Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Fri Jan  9 17:03:58 2026
| Host         : Cookie running 64-bit Linux Mint 22.2
| Command      : report_timing_summary -max_paths 10 -file miniRV_SoC_timing_summary_routed.rpt -rpx miniRV_SoC_timing_summary_routed.rpx -warn_on_violation
| Design       : miniRV_SoC
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: fpga_rst (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Digital_LED_0/data_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Digital_LED_0/data_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Digital_LED_0/data_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Digital_LED_0/data_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.135        0.000                      0                86088        0.057        0.000                      0                86088        3.000        0.000                       0                 10531  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
fpga_clk           {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk  {0.000 10.000}     20.000          50.000          
  clkfbout_cpuclk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fpga_clk                                                                                                                                                             3.000        0.000                       0                     2  
  clk_out1_cpuclk        2.135        0.000                      0                86016        0.057        0.000                      0                86016        8.750        0.000                       0                 10526  
  clkfbout_cpuclk                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_cpuclk    clk_out1_cpuclk         16.457        0.000                      0                   72        0.698        0.000                      0                   72  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   Clkgen/inst/clkin1_bufg/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        2.135ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.135ns  (required time - arrival time)
  Source:                 Core_cpu/U_IF_ID/ID_inst_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/RF_0/rD1_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk fall@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        7.777ns  (logic 1.096ns (14.093%)  route 6.681ns (85.907%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.102ns = ( 18.102 - 10.000 ) 
    Source Clock Delay      (SCD):    8.680ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       1.789     8.680    Core_cpu/U_IF_ID/CLK
    SLICE_X53Y15         FDCE                                         r  Core_cpu/U_IF_ID/ID_inst_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDCE (Prop_fdce_C_Q)         0.456     9.136 r  Core_cpu/U_IF_ID/ID_inst_reg[15]/Q
                         net (fo=261, routed)         5.406    14.543    Core_cpu/RF_0/Q[0]
    SLICE_X0Y24          LUT6 (Prop_lut6_I4_O)        0.124    14.667 r  Core_cpu/RF_0/rD1[23]_i_7/O
                         net (fo=1, routed)           0.000    14.667    Core_cpu/RF_0/rD1[23]_i_7_n_0
    SLICE_X0Y24          MUXF7 (Prop_muxf7_I1_O)      0.217    14.884 r  Core_cpu/RF_0/rD1_reg[23]_i_2/O
                         net (fo=1, routed)           1.275    16.158    Core_cpu/RF_0/rD1_reg[23]_i_2_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.299    16.457 r  Core_cpu/RF_0/rD1[23]_i_1/O
                         net (fo=1, routed)           0.000    16.457    Core_cpu/RF_0/rf[23]
    SLICE_X1Y21          FDRE                                         r  Core_cpu/RF_0/rD1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    15.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    11.467 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    13.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    15.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    15.617 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    16.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.346 f  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       1.756    18.102    Core_cpu/RF_0/CLK
    SLICE_X1Y21          FDRE                                         r  Core_cpu/RF_0/rD1_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.561    18.663    
                         clock uncertainty           -0.103    18.561    
    SLICE_X1Y21          FDRE (Setup_fdre_C_D)        0.032    18.593    Core_cpu/RF_0/rD1_reg[23]
  -------------------------------------------------------------------
                         required time                         18.593    
                         arrival time                         -16.457    
  -------------------------------------------------------------------
                         slack                                  2.135    

Slack (MET) :             2.136ns  (required time - arrival time)
  Source:                 Core_cpu/U_IF_ID/ID_inst_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/RF_0/rD1_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk fall@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        7.782ns  (logic 1.091ns (14.019%)  route 6.691ns (85.981%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.108ns = ( 18.108 - 10.000 ) 
    Source Clock Delay      (SCD):    8.680ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       1.789     8.680    Core_cpu/U_IF_ID/CLK
    SLICE_X53Y15         FDCE                                         r  Core_cpu/U_IF_ID/ID_inst_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDCE (Prop_fdce_C_Q)         0.456     9.136 r  Core_cpu/U_IF_ID/ID_inst_reg[15]/Q
                         net (fo=261, routed)         5.701    14.838    Core_cpu/RF_0/Q[0]
    SLICE_X3Y14          LUT6 (Prop_lut6_I4_O)        0.124    14.962 r  Core_cpu/RF_0/rD1[22]_i_8/O
                         net (fo=1, routed)           0.000    14.962    Core_cpu/RF_0/rD1[22]_i_8_n_0
    SLICE_X3Y14          MUXF7 (Prop_muxf7_I0_O)      0.212    15.174 r  Core_cpu/RF_0/rD1_reg[22]_i_3/O
                         net (fo=1, routed)           0.990    16.164    Core_cpu/RF_0/rD1_reg[22]_i_3_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I1_O)        0.299    16.463 r  Core_cpu/RF_0/rD1[22]_i_1/O
                         net (fo=1, routed)           0.000    16.463    Core_cpu/RF_0/rf[22]
    SLICE_X3Y15          FDRE                                         r  Core_cpu/RF_0/rD1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    15.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    11.467 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    13.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    15.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    15.617 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    16.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.346 f  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       1.762    18.108    Core_cpu/RF_0/CLK
    SLICE_X3Y15          FDRE                                         r  Core_cpu/RF_0/rD1_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.561    18.669    
                         clock uncertainty           -0.103    18.567    
    SLICE_X3Y15          FDRE (Setup_fdre_C_D)        0.032    18.599    Core_cpu/RF_0/rD1_reg[22]
  -------------------------------------------------------------------
                         required time                         18.599    
                         arrival time                         -16.463    
  -------------------------------------------------------------------
                         slack                                  2.136    

Slack (MET) :             2.348ns  (required time - arrival time)
  Source:                 Core_cpu/U_IF_ID/ID_inst_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/RF_0/rD1_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk fall@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        7.570ns  (logic 1.086ns (14.347%)  route 6.484ns (85.653%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.107ns = ( 18.107 - 10.000 ) 
    Source Clock Delay      (SCD):    8.680ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       1.789     8.680    Core_cpu/U_IF_ID/CLK
    SLICE_X53Y15         FDCE                                         r  Core_cpu/U_IF_ID/ID_inst_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDCE (Prop_fdce_C_Q)         0.456     9.136 r  Core_cpu/U_IF_ID/ID_inst_reg[15]/Q
                         net (fo=261, routed)         5.837    14.973    Core_cpu/RF_0/Q[0]
    SLICE_X2Y16          LUT5 (Prop_lut5_I4_O)        0.124    15.097 r  Core_cpu/RF_0/rD1[31]_i_12/O
                         net (fo=1, routed)           0.000    15.097    Core_cpu/RF_0/rD1[31]_i_12_n_0
    SLICE_X2Y16          MUXF7 (Prop_muxf7_I0_O)      0.209    15.306 r  Core_cpu/RF_0/rD1_reg[31]_i_5/O
                         net (fo=1, routed)           0.647    15.953    Core_cpu/RF_0/rD1_reg[31]_i_5_n_0
    SLICE_X3Y16          LUT6 (Prop_lut6_I5_O)        0.297    16.250 r  Core_cpu/RF_0/rD1[31]_i_1/O
                         net (fo=1, routed)           0.000    16.250    Core_cpu/RF_0/rf[31]
    SLICE_X3Y16          FDRE                                         r  Core_cpu/RF_0/rD1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    15.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    11.467 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    13.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    15.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    15.617 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    16.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.346 f  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       1.761    18.107    Core_cpu/RF_0/CLK
    SLICE_X3Y16          FDRE                                         r  Core_cpu/RF_0/rD1_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.561    18.668    
                         clock uncertainty           -0.103    18.566    
    SLICE_X3Y16          FDRE (Setup_fdre_C_D)        0.032    18.598    Core_cpu/RF_0/rD1_reg[31]
  -------------------------------------------------------------------
                         required time                         18.598    
                         arrival time                         -16.250    
  -------------------------------------------------------------------
                         slack                                  2.348    

Slack (MET) :             2.421ns  (required time - arrival time)
  Source:                 Core_cpu/U_IF_ID/ID_inst_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/RF_0/rD1_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk fall@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        7.478ns  (logic 1.091ns (14.589%)  route 6.387ns (85.411%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.035ns = ( 18.035 - 10.000 ) 
    Source Clock Delay      (SCD):    8.680ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       1.789     8.680    Core_cpu/U_IF_ID/CLK
    SLICE_X53Y15         FDCE                                         r  Core_cpu/U_IF_ID/ID_inst_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDCE (Prop_fdce_C_Q)         0.456     9.136 r  Core_cpu/U_IF_ID/ID_inst_reg[15]/Q
                         net (fo=261, routed)         5.449    14.585    Core_cpu/RF_0/Q[0]
    SLICE_X14Y2          LUT6 (Prop_lut6_I4_O)        0.124    14.709 r  Core_cpu/RF_0/rD1[26]_i_11/O
                         net (fo=1, routed)           0.000    14.709    Core_cpu/RF_0/rD1[26]_i_11_n_0
    SLICE_X14Y2          MUXF7 (Prop_muxf7_I1_O)      0.214    14.923 r  Core_cpu/RF_0/rD1_reg[26]_i_4/O
                         net (fo=1, routed)           0.938    15.861    Core_cpu/RF_0/rD1_reg[26]_i_4_n_0
    SLICE_X14Y4          LUT6 (Prop_lut6_I3_O)        0.297    16.158 r  Core_cpu/RF_0/rD1[26]_i_1/O
                         net (fo=1, routed)           0.000    16.158    Core_cpu/RF_0/rf[26]
    SLICE_X14Y4          FDRE                                         r  Core_cpu/RF_0/rD1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    15.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    11.467 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    13.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    15.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    15.617 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    16.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.346 f  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       1.689    18.035    Core_cpu/RF_0/CLK
    SLICE_X14Y4          FDRE                                         r  Core_cpu/RF_0/rD1_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.561    18.596    
                         clock uncertainty           -0.103    18.494    
    SLICE_X14Y4          FDRE (Setup_fdre_C_D)        0.086    18.580    Core_cpu/RF_0/rD1_reg[26]
  -------------------------------------------------------------------
                         required time                         18.580    
                         arrival time                         -16.158    
  -------------------------------------------------------------------
                         slack                                  2.421    

Slack (MET) :             2.431ns  (required time - arrival time)
  Source:                 Core_cpu/U_IF_ID/ID_inst_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/RF_0/rD2_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk fall@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        7.551ns  (logic 1.119ns (14.819%)  route 6.432ns (85.181%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.108ns = ( 18.108 - 10.000 ) 
    Source Clock Delay      (SCD):    8.690ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       1.799     8.690    Core_cpu/U_IF_ID/CLK
    SLICE_X40Y18         FDCE                                         r  Core_cpu/U_IF_ID/ID_inst_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDCE (Prop_fdce_C_Q)         0.456     9.146 r  Core_cpu/U_IF_ID/ID_inst_reg[21]/Q
                         net (fo=262, routed)         5.348    14.494    Core_cpu/RF_0/Q[6]
    SLICE_X2Y12          LUT6 (Prop_lut6_I2_O)        0.124    14.618 r  Core_cpu/RF_0/rD2[22]_i_10/O
                         net (fo=1, routed)           0.000    14.618    Core_cpu/RF_0/rD2[22]_i_10_n_0
    SLICE_X2Y12          MUXF7 (Prop_muxf7_I0_O)      0.241    14.859 r  Core_cpu/RF_0/rD2_reg[22]_i_4/O
                         net (fo=1, routed)           1.085    15.944    Core_cpu/RF_0/rD2_reg[22]_i_4_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I3_O)        0.298    16.242 r  Core_cpu/RF_0/rD2[22]_i_1/O
                         net (fo=1, routed)           0.000    16.242    Core_cpu/RF_0/rD2[22]_i_1_n_0
    SLICE_X3Y15          FDRE                                         r  Core_cpu/RF_0/rD2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    15.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    11.467 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    13.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    15.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    15.617 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    16.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.346 f  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       1.762    18.108    Core_cpu/RF_0/CLK
    SLICE_X3Y15          FDRE                                         r  Core_cpu/RF_0/rD2_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.633    18.741    
                         clock uncertainty           -0.103    18.639    
    SLICE_X3Y15          FDRE (Setup_fdre_C_D)        0.034    18.673    Core_cpu/RF_0/rD2_reg[22]
  -------------------------------------------------------------------
                         required time                         18.673    
                         arrival time                         -16.242    
  -------------------------------------------------------------------
                         slack                                  2.431    

Slack (MET) :             2.456ns  (required time - arrival time)
  Source:                 Core_cpu/U_IF_ID/ID_inst_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/RF_0/rD2_reg[29]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk fall@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        7.522ns  (logic 1.123ns (14.930%)  route 6.399ns (85.070%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.102ns = ( 18.102 - 10.000 ) 
    Source Clock Delay      (SCD):    8.690ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       1.799     8.690    Core_cpu/U_IF_ID/CLK
    SLICE_X40Y18         FDCE                                         r  Core_cpu/U_IF_ID/ID_inst_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDCE (Prop_fdce_C_Q)         0.456     9.146 r  Core_cpu/U_IF_ID/ID_inst_reg[21]/Q
                         net (fo=262, routed)         5.670    14.816    Core_cpu/RF_0/Q[6]
    SLICE_X1Y23          LUT6 (Prop_lut6_I2_O)        0.124    14.940 r  Core_cpu/RF_0/rD2[29]_i_11/O
                         net (fo=1, routed)           0.000    14.940    Core_cpu/RF_0/rD2[29]_i_11_n_0
    SLICE_X1Y23          MUXF7 (Prop_muxf7_I1_O)      0.245    15.185 r  Core_cpu/RF_0/rD2_reg[29]_i_4/O
                         net (fo=1, routed)           0.728    15.914    Core_cpu/RF_0/rD2_reg[29]_i_4_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I3_O)        0.298    16.212 r  Core_cpu/RF_0/rD2[29]_i_1/O
                         net (fo=1, routed)           0.000    16.212    Core_cpu/RF_0/rD2[29]_i_1_n_0
    SLICE_X1Y21          FDRE                                         r  Core_cpu/RF_0/rD2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    15.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    11.467 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    13.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    15.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    15.617 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    16.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.346 f  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       1.756    18.102    Core_cpu/RF_0/CLK
    SLICE_X1Y21          FDRE                                         r  Core_cpu/RF_0/rD2_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.633    18.735    
                         clock uncertainty           -0.103    18.633    
    SLICE_X1Y21          FDRE (Setup_fdre_C_D)        0.035    18.668    Core_cpu/RF_0/rD2_reg[29]
  -------------------------------------------------------------------
                         required time                         18.668    
                         arrival time                         -16.212    
  -------------------------------------------------------------------
                         slack                                  2.456    

Slack (MET) :             2.462ns  (required time - arrival time)
  Source:                 Core_cpu/U_IF_ID/ID_inst_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/RF_0/rD1_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk fall@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        7.458ns  (logic 1.123ns (15.057%)  route 6.335ns (84.943%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.108ns = ( 18.108 - 10.000 ) 
    Source Clock Delay      (SCD):    8.680ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       1.789     8.680    Core_cpu/U_IF_ID/CLK
    SLICE_X53Y15         FDCE                                         r  Core_cpu/U_IF_ID/ID_inst_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDCE (Prop_fdce_C_Q)         0.456     9.136 r  Core_cpu/U_IF_ID/ID_inst_reg[15]/Q
                         net (fo=261, routed)         5.692    14.828    Core_cpu/RF_0/Q[0]
    SLICE_X3Y13          LUT6 (Prop_lut6_I4_O)        0.124    14.952 r  Core_cpu/RF_0/rD1[8]_i_11/O
                         net (fo=1, routed)           0.000    14.952    Core_cpu/RF_0/rD1[8]_i_11_n_0
    SLICE_X3Y13          MUXF7 (Prop_muxf7_I1_O)      0.245    15.197 r  Core_cpu/RF_0/rD1_reg[8]_i_4/O
                         net (fo=1, routed)           0.644    15.841    Core_cpu/RF_0/rD1_reg[8]_i_4_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I3_O)        0.298    16.139 r  Core_cpu/RF_0/rD1[8]_i_1/O
                         net (fo=1, routed)           0.000    16.139    Core_cpu/RF_0/rf[8]
    SLICE_X3Y15          FDRE                                         r  Core_cpu/RF_0/rD1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    15.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    11.467 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    13.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    15.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    15.617 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    16.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.346 f  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       1.762    18.108    Core_cpu/RF_0/CLK
    SLICE_X3Y15          FDRE                                         r  Core_cpu/RF_0/rD1_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.561    18.669    
                         clock uncertainty           -0.103    18.567    
    SLICE_X3Y15          FDRE (Setup_fdre_C_D)        0.034    18.601    Core_cpu/RF_0/rD1_reg[8]
  -------------------------------------------------------------------
                         required time                         18.601    
                         arrival time                         -16.139    
  -------------------------------------------------------------------
                         slack                                  2.462    

Slack (MET) :             2.487ns  (required time - arrival time)
  Source:                 Core_cpu/U_IF_ID/ID_inst_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/RF_0/rD1_reg[29]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk fall@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        7.429ns  (logic 1.031ns (13.878%)  route 6.398ns (86.122%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.102ns = ( 18.102 - 10.000 ) 
    Source Clock Delay      (SCD):    8.678ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       1.787     8.678    Core_cpu/U_IF_ID/CLK
    SLICE_X53Y17         FDCE                                         r  Core_cpu/U_IF_ID/ID_inst_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.456     9.134 r  Core_cpu/U_IF_ID/ID_inst_reg[17]/Q
                         net (fo=133, routed)         5.586    14.720    Core_cpu/RF_0/Q[2]
    SLICE_X1Y23          MUXF7 (Prop_muxf7_S_O)       0.276    14.996 r  Core_cpu/RF_0/rD1_reg[29]_i_4/O
                         net (fo=1, routed)           0.812    15.808    Core_cpu/RF_0/rD1_reg[29]_i_4_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I3_O)        0.299    16.107 r  Core_cpu/RF_0/rD1[29]_i_1/O
                         net (fo=1, routed)           0.000    16.107    Core_cpu/RF_0/rf[29]
    SLICE_X1Y21          FDRE                                         r  Core_cpu/RF_0/rD1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    15.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    11.467 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    13.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    15.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    15.617 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    16.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.346 f  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       1.756    18.102    Core_cpu/RF_0/CLK
    SLICE_X1Y21          FDRE                                         r  Core_cpu/RF_0/rD1_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.561    18.663    
                         clock uncertainty           -0.103    18.561    
    SLICE_X1Y21          FDRE (Setup_fdre_C_D)        0.034    18.595    Core_cpu/RF_0/rD1_reg[29]
  -------------------------------------------------------------------
                         required time                         18.595    
                         arrival time                         -16.107    
  -------------------------------------------------------------------
                         slack                                  2.487    

Slack (MET) :             2.503ns  (required time - arrival time)
  Source:                 Core_cpu/U_IF_ID/ID_inst_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/RF_0/rD1_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk fall@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        7.418ns  (logic 1.031ns (13.900%)  route 6.387ns (86.100%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.108ns = ( 18.108 - 10.000 ) 
    Source Clock Delay      (SCD):    8.678ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       1.787     8.678    Core_cpu/U_IF_ID/CLK
    SLICE_X53Y17         FDCE                                         r  Core_cpu/U_IF_ID/ID_inst_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.456     9.134 r  Core_cpu/U_IF_ID/ID_inst_reg[17]/Q
                         net (fo=133, routed)         5.885    15.019    Core_cpu/RF_0/Q[2]
    SLICE_X1Y17          MUXF7 (Prop_muxf7_S_O)       0.276    15.295 r  Core_cpu/RF_0/rD1_reg[16]_i_5/O
                         net (fo=1, routed)           0.502    15.797    Core_cpu/RF_0/rD1_reg[16]_i_5_n_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I5_O)        0.299    16.096 r  Core_cpu/RF_0/rD1[16]_i_1/O
                         net (fo=1, routed)           0.000    16.096    Core_cpu/RF_0/rf[16]
    SLICE_X4Y14          FDRE                                         r  Core_cpu/RF_0/rD1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    15.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    11.467 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    13.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    15.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    15.617 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    16.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.346 f  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       1.762    18.108    Core_cpu/RF_0/CLK
    SLICE_X4Y14          FDRE                                         r  Core_cpu/RF_0/rD1_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.561    18.669    
                         clock uncertainty           -0.103    18.567    
    SLICE_X4Y14          FDRE (Setup_fdre_C_D)        0.032    18.599    Core_cpu/RF_0/rD1_reg[16]
  -------------------------------------------------------------------
                         required time                         18.599    
                         arrival time                         -16.096    
  -------------------------------------------------------------------
                         slack                                  2.503    

Slack (MET) :             2.550ns  (required time - arrival time)
  Source:                 Core_cpu/U_IF_ID/ID_inst_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/RF_0/rD2_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk fall@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        7.433ns  (logic 1.123ns (15.109%)  route 6.310ns (84.891%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.108ns = ( 18.108 - 10.000 ) 
    Source Clock Delay      (SCD):    8.690ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       1.799     8.690    Core_cpu/U_IF_ID/CLK
    SLICE_X40Y18         FDCE                                         r  Core_cpu/U_IF_ID/ID_inst_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDCE (Prop_fdce_C_Q)         0.456     9.146 r  Core_cpu/U_IF_ID/ID_inst_reg[21]/Q
                         net (fo=262, routed)         5.345    14.492    Core_cpu/RF_0/Q[6]
    SLICE_X0Y13          LUT6 (Prop_lut6_I2_O)        0.124    14.616 r  Core_cpu/RF_0/rD2[30]_i_13/O
                         net (fo=1, routed)           0.000    14.616    Core_cpu/RF_0/rD2[30]_i_13_n_0
    SLICE_X0Y13          MUXF7 (Prop_muxf7_I1_O)      0.245    14.861 r  Core_cpu/RF_0/rD2_reg[30]_i_5/O
                         net (fo=1, routed)           0.964    15.825    Core_cpu/RF_0/rD2_reg[30]_i_5_n_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I5_O)        0.298    16.123 r  Core_cpu/RF_0/rD2[30]_i_1/O
                         net (fo=1, routed)           0.000    16.123    Core_cpu/RF_0/rD2[30]_i_1_n_0
    SLICE_X4Y14          FDRE                                         r  Core_cpu/RF_0/rD2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    15.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    11.467 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    13.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    15.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    15.617 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    16.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.346 f  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       1.762    18.108    Core_cpu/RF_0/CLK
    SLICE_X4Y14          FDRE                                         r  Core_cpu/RF_0/rD2_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.633    18.741    
                         clock uncertainty           -0.103    18.639    
    SLICE_X4Y14          FDRE (Setup_fdre_C_D)        0.034    18.673    Core_cpu/RF_0/rD2_reg[30]
  -------------------------------------------------------------------
                         required time                         18.673    
                         arrival time                         -16.123    
  -------------------------------------------------------------------
                         slack                                  2.550    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 UART_0/rx_sync_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_0/rx_sync_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.397%)  route 0.323ns (69.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.638ns
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       0.572     2.682    UART_0/cpu_clk
    SLICE_X11Y58         FDPE                                         r  UART_0/rx_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDPE (Prop_fdpe_C_Q)         0.141     2.823 r  UART_0/rx_sync_reg[0]/Q
                         net (fo=1, routed)           0.323     3.145    UART_0/rx_sync_reg_n_0_[0]
    SLICE_X11Y46         FDPE                                         r  UART_0/rx_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       0.914     3.638    UART_0/cpu_clk
    SLICE_X11Y46         FDPE                                         r  UART_0/rx_sync_reg[1]/C
                         clock pessimism             -0.619     3.019    
    SLICE_X11Y46         FDPE (Hold_fdpe_C_D)         0.070     3.089    UART_0/rx_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.089    
                         arrival time                           3.145    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 Keypad4x4_0/line_sync1_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Keypad4x4_0/line_sync2_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.456%)  route 0.293ns (67.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.616ns
    Source Clock Delay      (SCD):    2.727ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       0.617     2.727    Keypad4x4_0/CLK
    SLICE_X57Y26         FDPE                                         r  Keypad4x4_0/line_sync1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDPE (Prop_fdpe_C_Q)         0.141     2.868 r  Keypad4x4_0/line_sync1_reg[3]/Q
                         net (fo=1, routed)           0.293     3.162    Keypad4x4_0/line_sync1[3]
    SLICE_X44Y26         FDPE                                         r  Keypad4x4_0/line_sync2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       0.892     3.616    Keypad4x4_0/CLK
    SLICE_X44Y26         FDPE                                         r  Keypad4x4_0/line_sync2_reg[3]/C
                         clock pessimism             -0.623     2.993    
    SLICE_X44Y26         FDPE (Hold_fdpe_C_D)         0.057     3.050    Keypad4x4_0/line_sync2_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.050    
                         arrival time                           3.162    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 Core_cpu/U_EX_MEM/MEM_rD2_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.141ns (27.940%)  route 0.364ns (72.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.673ns
    Source Clock Delay      (SCD):    2.736ns
    Clock Pessimism Removal (CPR):    0.852ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       0.626     2.736    Core_cpu/U_EX_MEM/CLK
    SLICE_X15Y24         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_rD2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDCE (Prop_fdce_C_Q)         0.141     2.877 r  Core_cpu/U_EX_MEM/MEM_rD2_reg[29]/Q
                         net (fo=260, routed)         0.364     3.241    PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dinb[2]
    RAMB36_X0Y3          RAMB36E1                                     r  PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       0.949     3.673    PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.852     2.822    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.296     3.118    PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.118    
                         arrival time                           3.241    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Core_cpu/U_EX_MEM/MEM_rD2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.164ns (31.662%)  route 0.354ns (68.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.668ns
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.852ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       0.630     2.740    Core_cpu/U_EX_MEM/CLK
    SLICE_X8Y29          FDCE                                         r  Core_cpu/U_EX_MEM/MEM_rD2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDCE (Prop_fdce_C_Q)         0.164     2.904 r  Core_cpu/U_EX_MEM/MEM_rD2_reg[4]/Q
                         net (fo=266, routed)         0.354     3.258    PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[4]
    RAMB36_X0Y4          RAMB36E1                                     r  PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       0.944     3.668    PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.852     2.817    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.296     3.113    PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.113    
                         arrival time                           3.258    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 Core_cpu/U_EX_MEM/MEM_rD2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_12_12/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.346%)  route 0.163ns (53.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.628ns
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    0.873ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       0.632     2.742    Core_cpu/U_EX_MEM/CLK
    SLICE_X15Y18         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_rD2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y18         FDCE (Prop_fdce_C_Q)         0.141     2.883 r  Core_cpu/U_EX_MEM/MEM_rD2_reg[12]/Q
                         net (fo=265, routed)         0.163     3.046    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_12_12/D
    SLICE_X12Y19         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_12_12/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       0.904     3.628    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_12_12/WCLK
    SLICE_X12Y19         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_12_12/RAMS64E_D/CLK
                         clock pessimism             -0.873     2.755    
    SLICE_X12Y19         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     2.899    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_12_12/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -2.899    
                         arrival time                           3.046    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Timer_0/CNT0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Timer_0/rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.042%)  route 0.098ns (40.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.617ns
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    0.872ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       0.622     2.732    Timer_0/cpu_clk
    SLICE_X36Y25         FDCE                                         r  Timer_0/CNT0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDCE (Prop_fdce_C_Q)         0.141     2.873 r  Timer_0/CNT0_reg[1]/Q
                         net (fo=2, routed)           0.098     2.971    Timer_0/CNT0_reg_n_0_[1]
    SLICE_X37Y25         FDRE                                         r  Timer_0/rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       0.893     3.617    Timer_0/cpu_clk
    SLICE_X37Y25         FDRE                                         r  Timer_0/rdata_reg[1]/C
                         clock pessimism             -0.872     2.745    
    SLICE_X37Y25         FDRE (Hold_fdre_C_D)         0.057     2.802    Timer_0/rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.802    
                         arrival time                           2.971    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Core_cpu/U_EX_MEM/MEM_rD2_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.141ns (25.687%)  route 0.408ns (74.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.673ns
    Source Clock Delay      (SCD):    2.739ns
    Clock Pessimism Removal (CPR):    0.852ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       0.629     2.739    Core_cpu/U_EX_MEM/CLK
    SLICE_X16Y20         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_rD2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y20         FDCE (Prop_fdce_C_Q)         0.141     2.880 r  Core_cpu/U_EX_MEM/MEM_rD2_reg[30]/Q
                         net (fo=260, routed)         0.408     3.288    PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dinb[3]
    RAMB36_X0Y3          RAMB36E1                                     r  PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       0.949     3.673    PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.852     2.822    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.296     3.118    PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.118    
                         arrival time                           3.288    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Core_cpu/U_EX_MEM/MEM_wR_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/U_MEM_WB/WB_wR_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.727%)  route 0.143ns (50.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.633ns
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    0.852ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       0.634     2.744    Core_cpu/U_EX_MEM/CLK
    SLICE_X16Y14         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_wR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y14         FDCE (Prop_fdce_C_Q)         0.141     2.885 r  Core_cpu/U_EX_MEM/MEM_wR_reg[3]/Q
                         net (fo=3, routed)           0.143     3.028    Core_cpu/U_MEM_WB/MEM_wR_reg[4][3]
    SLICE_X15Y14         FDCE                                         r  Core_cpu/U_MEM_WB/WB_wR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       0.909     3.633    Core_cpu/U_MEM_WB/CLK
    SLICE_X15Y14         FDCE                                         r  Core_cpu/U_MEM_WB/WB_wR_reg[3]/C
                         clock pessimism             -0.852     2.781    
    SLICE_X15Y14         FDCE (Hold_fdce_C_D)         0.066     2.847    Core_cpu/U_MEM_WB/WB_wR_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.847    
                         arrival time                           3.028    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Core_cpu/U_EX_MEM/MEM_ext_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/U_MEM_WB/WB_ext_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.844%)  route 0.121ns (46.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.633ns
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    0.874ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       0.634     2.744    Core_cpu/U_EX_MEM/CLK
    SLICE_X20Y15         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_ext_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y15         FDCE (Prop_fdce_C_Q)         0.141     2.885 r  Core_cpu/U_EX_MEM/MEM_ext_reg[3]/Q
                         net (fo=2, routed)           0.121     3.006    Core_cpu/U_MEM_WB/MEM_ext_reg[31][3]
    SLICE_X20Y14         FDCE                                         r  Core_cpu/U_MEM_WB/WB_ext_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       0.909     3.633    Core_cpu/U_MEM_WB/CLK
    SLICE_X20Y14         FDCE                                         r  Core_cpu/U_MEM_WB/WB_ext_reg[3]/C
                         clock pessimism             -0.874     2.759    
    SLICE_X20Y14         FDCE (Hold_fdce_C_D)         0.066     2.825    Core_cpu/U_MEM_WB/WB_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.825    
                         arrival time                           3.006    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Core_cpu/U_EX_MEM/MEM_ext_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/U_MEM_WB/WB_ext_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.627ns
    Source Clock Delay      (SCD):    2.738ns
    Clock Pessimism Removal (CPR):    0.874ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       0.628     2.738    Core_cpu/U_EX_MEM/CLK
    SLICE_X25Y20         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_ext_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y20         FDCE (Prop_fdce_C_Q)         0.141     2.879 r  Core_cpu/U_EX_MEM/MEM_ext_reg[20]/Q
                         net (fo=3, routed)           0.122     3.001    Core_cpu/U_MEM_WB/MEM_ext_reg[31][20]
    SLICE_X25Y19         FDCE                                         r  Core_cpu/U_MEM_WB/WB_ext_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       0.903     3.627    Core_cpu/U_MEM_WB/CLK
    SLICE_X25Y19         FDCE                                         r  Core_cpu/U_MEM_WB/WB_ext_reg[20]/C
                         clock pessimism             -0.874     2.753    
    SLICE_X25Y19         FDCE (Hold_fdce_C_D)         0.066     2.819    Core_cpu/U_MEM_WB/WB_ext_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.819    
                         arrival time                           3.001    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Clkgen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y4     PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y4     PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y3     PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y3     PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y4     PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y4     PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y3     PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y3     PRAM_0/PRAM_BRAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3   Clkgen/inst/clkout1_buf/I
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   cpu_clk_BUFG_inst/I
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y27    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_29_29/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y27    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_29_29/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y27    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_29_29/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y27    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_29_29/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y16    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_19_19/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y16    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_19_19/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y16    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_19_19/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X80Y29    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_1_1/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X80Y29    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_1_1/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X80Y29    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_1_1/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y103   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_7_7/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y105   Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_9_9/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y47    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_16_16/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y47    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_16_16/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y47    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_16_16/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y47    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_16_16/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X78Y48    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_24_24/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X78Y48    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_24_24/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X78Y48    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_24_24/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X78Y48    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_24_24/RAMS64E_D/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Clkgen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1   Clkgen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       16.457ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.698ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.457ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/ctrl_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.996ns  (logic 0.580ns (19.361%)  route 2.416ns (80.639%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.011ns = ( 28.011 - 20.000 ) 
    Source Clock Delay      (SCD):    8.684ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       1.793     8.684    WDT_0/cpu_clk
    SLICE_X31Y24         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDCE (Prop_fdce_C_Q)         0.456     9.140 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.403     9.544    WDT_0/wdt_reset_out
    SLICE_X31Y24         LUT2 (Prop_lut2_I1_O)        0.124     9.668 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          2.013    11.680    PWM_0/AR[0]
    SLICE_X39Y26         FDCE                                         f  PWM_0/ctrl_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       1.665    28.011    PWM_0/CLK
    SLICE_X39Y26         FDCE                                         r  PWM_0/ctrl_reg_reg[3]/C
                         clock pessimism              0.633    28.644    
                         clock uncertainty           -0.103    28.542    
    SLICE_X39Y26         FDCE (Recov_fdce_C_CLR)     -0.405    28.137    PWM_0/ctrl_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         28.137    
                         arrival time                         -11.680    
  -------------------------------------------------------------------
                         slack                                 16.457    

Slack (MET) :             16.457ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/ctrl_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.996ns  (logic 0.580ns (19.361%)  route 2.416ns (80.639%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.011ns = ( 28.011 - 20.000 ) 
    Source Clock Delay      (SCD):    8.684ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       1.793     8.684    WDT_0/cpu_clk
    SLICE_X31Y24         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDCE (Prop_fdce_C_Q)         0.456     9.140 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.403     9.544    WDT_0/wdt_reset_out
    SLICE_X31Y24         LUT2 (Prop_lut2_I1_O)        0.124     9.668 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          2.013    11.680    PWM_0/AR[0]
    SLICE_X39Y26         FDCE                                         f  PWM_0/ctrl_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       1.665    28.011    PWM_0/CLK
    SLICE_X39Y26         FDCE                                         r  PWM_0/ctrl_reg_reg[5]/C
                         clock pessimism              0.633    28.644    
                         clock uncertainty           -0.103    28.542    
    SLICE_X39Y26         FDCE (Recov_fdce_C_CLR)     -0.405    28.137    PWM_0/ctrl_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         28.137    
                         arrival time                         -11.680    
  -------------------------------------------------------------------
                         slack                                 16.457    

Slack (MET) :             16.457ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/ctrl_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.996ns  (logic 0.580ns (19.361%)  route 2.416ns (80.639%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.011ns = ( 28.011 - 20.000 ) 
    Source Clock Delay      (SCD):    8.684ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       1.793     8.684    WDT_0/cpu_clk
    SLICE_X31Y24         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDCE (Prop_fdce_C_Q)         0.456     9.140 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.403     9.544    WDT_0/wdt_reset_out
    SLICE_X31Y24         LUT2 (Prop_lut2_I1_O)        0.124     9.668 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          2.013    11.680    PWM_0/AR[0]
    SLICE_X39Y26         FDCE                                         f  PWM_0/ctrl_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       1.665    28.011    PWM_0/CLK
    SLICE_X39Y26         FDCE                                         r  PWM_0/ctrl_reg_reg[7]/C
                         clock pessimism              0.633    28.644    
                         clock uncertainty           -0.103    28.542    
    SLICE_X39Y26         FDCE (Recov_fdce_C_CLR)     -0.405    28.137    PWM_0/ctrl_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         28.137    
                         arrival time                         -11.680    
  -------------------------------------------------------------------
                         slack                                 16.457    

Slack (MET) :             16.548ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/max_reg_reg[10]/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.953ns  (logic 0.580ns (19.641%)  route 2.373ns (80.359%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.014ns = ( 28.014 - 20.000 ) 
    Source Clock Delay      (SCD):    8.684ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       1.793     8.684    WDT_0/cpu_clk
    SLICE_X31Y24         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDCE (Prop_fdce_C_Q)         0.456     9.140 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.403     9.544    WDT_0/wdt_reset_out
    SLICE_X31Y24         LUT2 (Prop_lut2_I1_O)        0.124     9.668 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          1.970    11.637    PWM_0/AR[0]
    SLICE_X41Y28         FDPE                                         f  PWM_0/max_reg_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       1.668    28.014    PWM_0/CLK
    SLICE_X41Y28         FDPE                                         r  PWM_0/max_reg_reg[10]/C
                         clock pessimism              0.633    28.647    
                         clock uncertainty           -0.103    28.545    
    SLICE_X41Y28         FDPE (Recov_fdpe_C_PRE)     -0.359    28.186    PWM_0/max_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         28.186    
                         arrival time                         -11.637    
  -------------------------------------------------------------------
                         slack                                 16.548    

Slack (MET) :             16.548ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/max_reg_reg[15]/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.953ns  (logic 0.580ns (19.641%)  route 2.373ns (80.359%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.014ns = ( 28.014 - 20.000 ) 
    Source Clock Delay      (SCD):    8.684ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       1.793     8.684    WDT_0/cpu_clk
    SLICE_X31Y24         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDCE (Prop_fdce_C_Q)         0.456     9.140 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.403     9.544    WDT_0/wdt_reset_out
    SLICE_X31Y24         LUT2 (Prop_lut2_I1_O)        0.124     9.668 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          1.970    11.637    PWM_0/AR[0]
    SLICE_X41Y28         FDPE                                         f  PWM_0/max_reg_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       1.668    28.014    PWM_0/CLK
    SLICE_X41Y28         FDPE                                         r  PWM_0/max_reg_reg[15]/C
                         clock pessimism              0.633    28.647    
                         clock uncertainty           -0.103    28.545    
    SLICE_X41Y28         FDPE (Recov_fdpe_C_PRE)     -0.359    28.186    PWM_0/max_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         28.186    
                         arrival time                         -11.637    
  -------------------------------------------------------------------
                         slack                                 16.548    

Slack (MET) :             16.548ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/max_reg_reg[9]/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.953ns  (logic 0.580ns (19.641%)  route 2.373ns (80.359%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.014ns = ( 28.014 - 20.000 ) 
    Source Clock Delay      (SCD):    8.684ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       1.793     8.684    WDT_0/cpu_clk
    SLICE_X31Y24         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDCE (Prop_fdce_C_Q)         0.456     9.140 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.403     9.544    WDT_0/wdt_reset_out
    SLICE_X31Y24         LUT2 (Prop_lut2_I1_O)        0.124     9.668 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          1.970    11.637    PWM_0/AR[0]
    SLICE_X41Y28         FDPE                                         f  PWM_0/max_reg_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       1.668    28.014    PWM_0/CLK
    SLICE_X41Y28         FDPE                                         r  PWM_0/max_reg_reg[9]/C
                         clock pessimism              0.633    28.647    
                         clock uncertainty           -0.103    28.545    
    SLICE_X41Y28         FDPE (Recov_fdpe_C_PRE)     -0.359    28.186    PWM_0/max_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         28.186    
                         arrival time                         -11.637    
  -------------------------------------------------------------------
                         slack                                 16.548    

Slack (MET) :             16.736ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/ctrl_reg_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.718ns  (logic 0.580ns (21.343%)  route 2.138ns (78.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.012ns = ( 28.012 - 20.000 ) 
    Source Clock Delay      (SCD):    8.684ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       1.793     8.684    WDT_0/cpu_clk
    SLICE_X31Y24         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDCE (Prop_fdce_C_Q)         0.456     9.140 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.403     9.544    WDT_0/wdt_reset_out
    SLICE_X31Y24         LUT2 (Prop_lut2_I1_O)        0.124     9.668 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          1.734    11.402    PWM_0/AR[0]
    SLICE_X40Y27         FDCE                                         f  PWM_0/ctrl_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       1.666    28.012    PWM_0/CLK
    SLICE_X40Y27         FDCE                                         r  PWM_0/ctrl_reg_reg[15]/C
                         clock pessimism              0.633    28.645    
                         clock uncertainty           -0.103    28.543    
    SLICE_X40Y27         FDCE (Recov_fdce_C_CLR)     -0.405    28.138    PWM_0/ctrl_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         28.138    
                         arrival time                         -11.402    
  -------------------------------------------------------------------
                         slack                                 16.736    

Slack (MET) :             16.736ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/ctrl_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.718ns  (logic 0.580ns (21.343%)  route 2.138ns (78.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.012ns = ( 28.012 - 20.000 ) 
    Source Clock Delay      (SCD):    8.684ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       1.793     8.684    WDT_0/cpu_clk
    SLICE_X31Y24         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDCE (Prop_fdce_C_Q)         0.456     9.140 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.403     9.544    WDT_0/wdt_reset_out
    SLICE_X31Y24         LUT2 (Prop_lut2_I1_O)        0.124     9.668 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          1.734    11.402    PWM_0/AR[0]
    SLICE_X40Y27         FDCE                                         f  PWM_0/ctrl_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       1.666    28.012    PWM_0/CLK
    SLICE_X40Y27         FDCE                                         r  PWM_0/ctrl_reg_reg[6]/C
                         clock pessimism              0.633    28.645    
                         clock uncertainty           -0.103    28.543    
    SLICE_X40Y27         FDCE (Recov_fdce_C_CLR)     -0.405    28.138    PWM_0/ctrl_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         28.138    
                         arrival time                         -11.402    
  -------------------------------------------------------------------
                         slack                                 16.736    

Slack (MET) :             16.736ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/ctrl_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.718ns  (logic 0.580ns (21.343%)  route 2.138ns (78.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.012ns = ( 28.012 - 20.000 ) 
    Source Clock Delay      (SCD):    8.684ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       1.793     8.684    WDT_0/cpu_clk
    SLICE_X31Y24         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDCE (Prop_fdce_C_Q)         0.456     9.140 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.403     9.544    WDT_0/wdt_reset_out
    SLICE_X31Y24         LUT2 (Prop_lut2_I1_O)        0.124     9.668 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          1.734    11.402    PWM_0/AR[0]
    SLICE_X40Y27         FDCE                                         f  PWM_0/ctrl_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       1.666    28.012    PWM_0/CLK
    SLICE_X40Y27         FDCE                                         r  PWM_0/ctrl_reg_reg[9]/C
                         clock pessimism              0.633    28.645    
                         clock uncertainty           -0.103    28.543    
    SLICE_X40Y27         FDCE (Recov_fdce_C_CLR)     -0.405    28.138    PWM_0/ctrl_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         28.138    
                         arrival time                         -11.402    
  -------------------------------------------------------------------
                         slack                                 16.736    

Slack (MET) :             16.786ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/cmp_reg_reg[10]/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.713ns  (logic 0.580ns (21.377%)  route 2.133ns (78.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.012ns = ( 28.012 - 20.000 ) 
    Source Clock Delay      (SCD):    8.684ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       1.793     8.684    WDT_0/cpu_clk
    SLICE_X31Y24         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDCE (Prop_fdce_C_Q)         0.456     9.140 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.403     9.544    WDT_0/wdt_reset_out
    SLICE_X31Y24         LUT2 (Prop_lut2_I1_O)        0.124     9.668 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          1.730    11.397    PWM_0/AR[0]
    SLICE_X41Y27         FDPE                                         f  PWM_0/cmp_reg_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       1.666    28.012    PWM_0/CLK
    SLICE_X41Y27         FDPE                                         r  PWM_0/cmp_reg_reg[10]/C
                         clock pessimism              0.633    28.645    
                         clock uncertainty           -0.103    28.543    
    SLICE_X41Y27         FDPE (Recov_fdpe_C_PRE)     -0.359    28.184    PWM_0/cmp_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         28.184    
                         arrival time                         -11.397    
  -------------------------------------------------------------------
                         slack                                 16.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/DN_data_reg[1]_P/PRE
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.186ns (30.195%)  route 0.430ns (69.805%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.553ns
    Source Clock Delay      (SCD):    2.671ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       0.561     2.671    Digital_LED_0/CLK
    SLICE_X15Y73         FDCE                                         r  Digital_LED_0/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDCE (Prop_fdce_C_Q)         0.141     2.812 f  Digital_LED_0/data_reg[1]/Q
                         net (fo=3, routed)           0.167     2.979    Digital_LED_0/data[1]
    SLICE_X13Y73         LUT2 (Prop_lut2_I1_O)        0.045     3.024 f  Digital_LED_0/DN_data_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.263     3.287    Digital_LED_0/DN_data_reg[1]_LDC_i_1_n_0
    SLICE_X13Y73         FDPE                                         f  Digital_LED_0/DN_data_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       0.829     3.553    Digital_LED_0/CLK
    SLICE_X13Y73         FDPE                                         r  Digital_LED_0/DN_data_reg[1]_P/C
                         clock pessimism             -0.869     2.684    
    SLICE_X13Y73         FDPE (Remov_fdpe_C_PRE)     -0.095     2.589    Digital_LED_0/DN_data_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -2.589    
                         arrival time                           3.287    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/DN_data_reg[0]_C/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.209ns (29.839%)  route 0.491ns (70.161%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.560ns
    Source Clock Delay      (SCD):    2.671ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       0.561     2.671    Digital_LED_0/CLK
    SLICE_X12Y76         FDCE                                         r  Digital_LED_0/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDCE (Prop_fdce_C_Q)         0.164     2.835 r  Digital_LED_0/data_reg[0]/Q
                         net (fo=3, routed)           0.295     3.129    Digital_LED_0/data[0]
    SLICE_X11Y81         LUT2 (Prop_lut2_I1_O)        0.045     3.174 f  Digital_LED_0/DN_data_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.197     3.371    Digital_LED_0/DN_data_reg[0]_LDC_i_2_n_0
    SLICE_X11Y82         FDCE                                         f  Digital_LED_0/DN_data_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       0.836     3.560    Digital_LED_0/CLK
    SLICE_X11Y82         FDCE                                         r  Digital_LED_0/DN_data_reg[0]_C/C
                         clock pessimism             -0.848     2.712    
    SLICE_X11Y82         FDCE (Remov_fdce_C_CLR)     -0.092     2.620    Digital_LED_0/DN_data_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -2.620    
                         arrival time                           3.371    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/cmp_reg_reg[13]/PRE
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.186ns (26.926%)  route 0.505ns (73.074%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.616ns
    Source Clock Delay      (SCD):    2.733ns
    Clock Pessimism Removal (CPR):    0.852ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       0.623     2.733    WDT_0/cpu_clk
    SLICE_X31Y24         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDCE (Prop_fdce_C_Q)         0.141     2.874 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.136     3.010    WDT_0/wdt_reset_out
    SLICE_X31Y24         LUT2 (Prop_lut2_I1_O)        0.045     3.055 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          0.369     3.424    PWM_0/AR[0]
    SLICE_X41Y24         FDPE                                         f  PWM_0/cmp_reg_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       0.892     3.616    PWM_0/CLK
    SLICE_X41Y24         FDPE                                         r  PWM_0/cmp_reg_reg[13]/C
                         clock pessimism             -0.852     2.764    
    SLICE_X41Y24         FDPE (Remov_fdpe_C_PRE)     -0.095     2.669    PWM_0/cmp_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.669    
                         arrival time                           3.424    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/cmp_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.186ns (26.926%)  route 0.505ns (73.074%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.616ns
    Source Clock Delay      (SCD):    2.733ns
    Clock Pessimism Removal (CPR):    0.852ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       0.623     2.733    WDT_0/cpu_clk
    SLICE_X31Y24         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDCE (Prop_fdce_C_Q)         0.141     2.874 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.136     3.010    WDT_0/wdt_reset_out
    SLICE_X31Y24         LUT2 (Prop_lut2_I1_O)        0.045     3.055 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          0.369     3.424    PWM_0/AR[0]
    SLICE_X41Y24         FDPE                                         f  PWM_0/cmp_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       0.892     3.616    PWM_0/CLK
    SLICE_X41Y24         FDPE                                         r  PWM_0/cmp_reg_reg[1]/C
                         clock pessimism             -0.852     2.764    
    SLICE_X41Y24         FDPE (Remov_fdpe_C_PRE)     -0.095     2.669    PWM_0/cmp_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.669    
                         arrival time                           3.424    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/cmp_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.186ns (26.926%)  route 0.505ns (73.074%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.616ns
    Source Clock Delay      (SCD):    2.733ns
    Clock Pessimism Removal (CPR):    0.852ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       0.623     2.733    WDT_0/cpu_clk
    SLICE_X31Y24         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDCE (Prop_fdce_C_Q)         0.141     2.874 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.136     3.010    WDT_0/wdt_reset_out
    SLICE_X31Y24         LUT2 (Prop_lut2_I1_O)        0.045     3.055 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          0.369     3.424    PWM_0/AR[0]
    SLICE_X41Y24         FDPE                                         f  PWM_0/cmp_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       0.892     3.616    PWM_0/CLK
    SLICE_X41Y24         FDPE                                         r  PWM_0/cmp_reg_reg[2]/C
                         clock pessimism             -0.852     2.764    
    SLICE_X41Y24         FDPE (Remov_fdpe_C_PRE)     -0.095     2.669    PWM_0/cmp_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.669    
                         arrival time                           3.424    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/cmp_reg_reg[3]/PRE
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.186ns (26.926%)  route 0.505ns (73.074%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.616ns
    Source Clock Delay      (SCD):    2.733ns
    Clock Pessimism Removal (CPR):    0.852ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       0.623     2.733    WDT_0/cpu_clk
    SLICE_X31Y24         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDCE (Prop_fdce_C_Q)         0.141     2.874 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.136     3.010    WDT_0/wdt_reset_out
    SLICE_X31Y24         LUT2 (Prop_lut2_I1_O)        0.045     3.055 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          0.369     3.424    PWM_0/AR[0]
    SLICE_X41Y24         FDPE                                         f  PWM_0/cmp_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       0.892     3.616    PWM_0/CLK
    SLICE_X41Y24         FDPE                                         r  PWM_0/cmp_reg_reg[3]/C
                         clock pessimism             -0.852     2.764    
    SLICE_X41Y24         FDPE (Remov_fdpe_C_PRE)     -0.095     2.669    PWM_0/cmp_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.669    
                         arrival time                           3.424    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/cmp_reg_reg[4]/PRE
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.186ns (26.926%)  route 0.505ns (73.074%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.616ns
    Source Clock Delay      (SCD):    2.733ns
    Clock Pessimism Removal (CPR):    0.852ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       0.623     2.733    WDT_0/cpu_clk
    SLICE_X31Y24         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDCE (Prop_fdce_C_Q)         0.141     2.874 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.136     3.010    WDT_0/wdt_reset_out
    SLICE_X31Y24         LUT2 (Prop_lut2_I1_O)        0.045     3.055 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          0.369     3.424    PWM_0/AR[0]
    SLICE_X41Y24         FDPE                                         f  PWM_0/cmp_reg_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       0.892     3.616    PWM_0/CLK
    SLICE_X41Y24         FDPE                                         r  PWM_0/cmp_reg_reg[4]/C
                         clock pessimism             -0.852     2.764    
    SLICE_X41Y24         FDPE (Remov_fdpe_C_PRE)     -0.095     2.669    PWM_0/cmp_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.669    
                         arrival time                           3.424    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/ctrl_reg_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.186ns (26.757%)  route 0.509ns (73.243%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.616ns
    Source Clock Delay      (SCD):    2.733ns
    Clock Pessimism Removal (CPR):    0.852ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       0.623     2.733    WDT_0/cpu_clk
    SLICE_X31Y24         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDCE (Prop_fdce_C_Q)         0.141     2.874 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.136     3.010    WDT_0/wdt_reset_out
    SLICE_X31Y24         LUT2 (Prop_lut2_I1_O)        0.045     3.055 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          0.373     3.428    PWM_0/AR[0]
    SLICE_X40Y24         FDCE                                         f  PWM_0/ctrl_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       0.892     3.616    PWM_0/CLK
    SLICE_X40Y24         FDCE                                         r  PWM_0/ctrl_reg_reg[11]/C
                         clock pessimism             -0.852     2.764    
    SLICE_X40Y24         FDCE (Remov_fdce_C_CLR)     -0.092     2.672    PWM_0/ctrl_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.672    
                         arrival time                           3.428    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/ctrl_reg_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.186ns (26.757%)  route 0.509ns (73.243%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.616ns
    Source Clock Delay      (SCD):    2.733ns
    Clock Pessimism Removal (CPR):    0.852ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       0.623     2.733    WDT_0/cpu_clk
    SLICE_X31Y24         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDCE (Prop_fdce_C_Q)         0.141     2.874 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.136     3.010    WDT_0/wdt_reset_out
    SLICE_X31Y24         LUT2 (Prop_lut2_I1_O)        0.045     3.055 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          0.373     3.428    PWM_0/AR[0]
    SLICE_X40Y24         FDCE                                         f  PWM_0/ctrl_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       0.892     3.616    PWM_0/CLK
    SLICE_X40Y24         FDCE                                         r  PWM_0/ctrl_reg_reg[13]/C
                         clock pessimism             -0.852     2.764    
    SLICE_X40Y24         FDCE (Remov_fdce_C_CLR)     -0.092     2.672    PWM_0/ctrl_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.672    
                         arrival time                           3.428    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/ctrl_reg_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.186ns (26.757%)  route 0.509ns (73.243%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.616ns
    Source Clock Delay      (SCD):    2.733ns
    Clock Pessimism Removal (CPR):    0.852ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       0.623     2.733    WDT_0/cpu_clk
    SLICE_X31Y24         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDCE (Prop_fdce_C_Q)         0.141     2.874 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.136     3.010    WDT_0/wdt_reset_out
    SLICE_X31Y24         LUT2 (Prop_lut2_I1_O)        0.045     3.055 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          0.373     3.428    PWM_0/AR[0]
    SLICE_X40Y24         FDCE                                         f  PWM_0/ctrl_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10523, routed)       0.892     3.616    PWM_0/CLK
    SLICE_X40Y24         FDCE                                         r  PWM_0/ctrl_reg_reg[14]/C
                         clock pessimism             -0.852     2.764    
    SLICE_X40Y24         FDCE (Remov_fdce_C_CLR)     -0.092     2.672    PWM_0/ctrl_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.672    
                         arrival time                           3.428    
  -------------------------------------------------------------------
                         slack                                  0.756    





