<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Counter_UP_DWN_4b_STRCTL.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="COUNTER_UD_TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="COUNTER_UD_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="COUNTER_UD_TB_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="COUNTER_UD_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Counter_UD.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Counter_UD.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Counter_UD.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Counter_UD.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Counter_UD.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Counter_UD.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Counter_UD.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Counter_UD.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Counter_UD_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Counter_UD_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Counter_UD_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Counter_UD_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1625340542" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1625340542">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1625341328" xil_pn:in_ck="-4345402722918582064" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1625341328">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="COUNTER_UD_TB.vhd"/>
      <outfile xil_pn:name="Control_Block.vhd"/>
      <outfile xil_pn:name="Counter_UD.vhd"/>
      <outfile xil_pn:name="JK_FF.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1625340599" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="9022435526194748003" xil_pn:start_ts="1625340599">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1625340599" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="259438489291395877" xil_pn:start_ts="1625340599">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1625340542" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7702334010083511405" xil_pn:start_ts="1625340542">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1625341333" xil_pn:in_ck="-4345402722918582064" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1625341332">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="COUNTER_UD_TB.vhd"/>
      <outfile xil_pn:name="Control_Block.vhd"/>
      <outfile xil_pn:name="Counter_UD.vhd"/>
      <outfile xil_pn:name="JK_FF.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1625341336" xil_pn:in_ck="-4345402722918582064" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4866372663411481064" xil_pn:start_ts="1625341333">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="COUNTER_UD_TB_beh.prj"/>
      <outfile xil_pn:name="COUNTER_UD_TB_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1625341337" xil_pn:in_ck="-7058348627745863716" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1188292414841676939" xil_pn:start_ts="1625341336">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="COUNTER_UD_TB_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1625340434" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1625340434">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1625340434" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1667548670785842219" xil_pn:start_ts="1625340434">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1625340434" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7702334010083511405" xil_pn:start_ts="1625340434">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1625340434" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1625340434">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1625340434" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2808765952046538579" xil_pn:start_ts="1625340434">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1625340434" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280845075520" xil_pn:start_ts="1625340434">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1625340434" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4090874717934793655" xil_pn:start_ts="1625340434">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1625341127" xil_pn:in_ck="1338878411953827187" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-4422169936352012502" xil_pn:start_ts="1625341118">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="COUNTER_UD_TB_beh.prj"/>
      <outfile xil_pn:name="COUNTER_UD_TB_stx_beh.prj"/>
      <outfile xil_pn:name="Counter_UD.lso"/>
      <outfile xil_pn:name="Counter_UD.ngc"/>
      <outfile xil_pn:name="Counter_UD.ngr"/>
      <outfile xil_pn:name="Counter_UD.prj"/>
      <outfile xil_pn:name="Counter_UD.stx"/>
      <outfile xil_pn:name="Counter_UD.syr"/>
      <outfile xil_pn:name="Counter_UD.xst"/>
      <outfile xil_pn:name="Counter_UD_vhdl.prj"/>
      <outfile xil_pn:name="Counter_UD_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
