module dff_tb;
reg clk,rst,d;
wire q,qb;
dff uut (clk,rst,d,q,qb);
initial
begin
clk = 0;
rst = 1;
d = 0;
# 10;
rst = 0;
d = 1;
# 20;
d = 0;
end
always #5 clk =~clk;
endmodule