.supply VDD 
.ground VSS 
.P-Type PMOS_VTL 
.N-Type NMOS_VTL 
.inputs N1 N2 N3 N6 N7
.outputs N22 N23 N24

M_i_1_test1 net_0_test1 N3 VSS VSS NMOS_VTL W=0.415000U L=0.050000U
M_i_0_test1 N10 N1 net_0_test1 VSS NMOS_VTL W=0.415000U L=0.050000U
M_i_3_test1 N10 N3 VDD VDD PMOS_VTL W=0.630000U L=0.050000U
M_i_2_test1 VDD N1 N10 VDD PMOS_VTL W=0.630000U L=0.050000U

M_i_2_test2 net_0_test2 N3 ZN_neg_test2 VSS NMOS_VTL W=0.210000U L=0.050000U
M_i_3_test2 VSS N6 net_0_test2 VSS NMOS_VTL W=0.210000U L=0.050000U
M_i_0_test2 N11 ZN_neg_test2 VSS VSS NMOS_VTL W=0.415000U L=0.050000U
M_i_4_test2 ZN_neg_test2 N3 VDD VDD PMOS_VTL W=0.315000U L=0.050000U
M_i_5_test2 VDD N6 ZN_neg_test2 VDD PMOS_VTL W=0.315000U L=0.050000U
M_i_1_test2 N11 ZN_neg_test2 VDD VDD PMOS_VTL W=0.630000U L=0.050000U

M_i_1_test3 N16 N11 VSS VSS NMOS_VTL W=0.415000U L=0.050000U
M_i_0_test3 VSS N2 N16 VSS NMOS_VTL W=0.415000U L=0.050000U
M_i_3_test3 net_0_test3 N11 VDD VDD PMOS_VTL W=0.630000U L=0.050000U
M_i_2_test3 N16 N2 net_0_test3 VDD PMOS_VTL W=0.630000U L=0.050000U

M_i_2_test4 ZN_neg_test4 N11 VSS VSS NMOS_VTL W=0.210000U L=0.050000U
M_i_3_test4 VSS N7 ZN_neg_test4 VSS NMOS_VTL W=0.210000U L=0.050000U
M_i_0_test4 N19 ZN_neg_test4 VSS VSS NMOS_VTL W=0.415000U L=0.050000U
M_i_4_test4 net_0_test4 N11 ZN_neg_test4 VDD PMOS_VTL W=0.315000U L=0.050000U
M_i_5_test4 VDD N7 net_0_test4 VDD PMOS_VTL W=0.315000U L=0.050000U
M_i_1_test4 N19 ZN_neg_test4 VDD VDD PMOS_VTL W=0.630000U L=0.050000U

M_i_0_schvittz net_000_schvittz N10 VSS VSS NMOS_VTL W=0.210000U L=0.050000U
M_i_7_schvittz VSS N16 net_000_schvittz VSS NMOS_VTL W=0.210000U L=0.050000U
M_i_13_schvittz N22 net_000_schvittz VSS VSS NMOS_VTL W=0.415000U L=0.050000U
M_i_19_schvittz net_001_schvittz N10 N22 VSS NMOS_VTL W=0.415000U L=0.050000U
M_i_24_schvittz VSS N16 net_001_schvittz VSS NMOS_VTL W=0.415000U L=0.050000U
M_i_30_schvittz net_002_schvittz N10 net_000_schvittz VDD PMOS_VTL W=0.315000U L=0.050000U
M_i_35_schvittz VDD N16 net_002_schvittz VDD PMOS_VTL W=0.315000U L=0.050000U
M_i_41_schvittz net_003_schvittz net_000_schvittz VDD VDD PMOS_VTL W=0.630000U L=0.050000U
M_i_47_schvittz N22 N10 net_003_schvittz VDD PMOS_VTL W=0.630000U L=0.050000U
M_i_53_schvittz net_003_schvittz N16 N22 VDD PMOS_VTL W=0.630000U L=0.050000U

M_i_1_paulo net_0_paulo N19 VSS VSS NMOS_VTL W=0.415000U L=0.050000U
M_i_0_paulo N23 N16 net_0_paulo VSS NMOS_VTL W=0.415000U L=0.050000U
M_i_2_paulo VSS x1_paulo N23 VSS NMOS_VTL W=0.415000U L=0.050000U
M_i_7_paulo x1_paulo N19 VSS VSS NMOS_VTL W=0.210000U L=0.050000U
M_i_6_paulo VSS N16 x1_paulo VSS NMOS_VTL W=0.210000U L=0.050000U
M_i_12_paulo net_3_paulo N16 CO_neg_paulo VSS NMOS_VTL W=0.210000U L=0.050000U
M_i_13_paulo VSS N19 net_3_paulo VSS NMOS_VTL W=0.210000U L=0.050000U
M_i_10_paulo N24 CO_neg_paulo VSS VSS NMOS_VTL W=0.415000U L=0.050000U
M_i_4_paulo N23 N19 net_1_paulo VDD PMOS_VTL W=0.630000U L=0.050000U
M_i_3_paulo net_1_paulo N16 N23 VDD PMOS_VTL W=0.630000U L=0.050000U
M_i_5_paulo VDD x1_paulo net_1_paulo VDD PMOS_VTL W=0.630000U L=0.050000U
M_i_9_paulo net_2_paulo N19 VDD VDD PMOS_VTL W=0.315000U L=0.050000U
M_i_8_paulo x1_paulo N16 net_2_paulo VDD PMOS_VTL W=0.315000U L=0.050000U
M_i_14_paulo CO_neg_paulo N16 VDD VDD PMOS_VTL W=0.315000U L=0.050000U
M_i_15_paulo VDD N19 CO_neg_paulo VDD PMOS_VTL W=0.315000U L=0.050000U
M_i_11_paulo N24 CO_neg_paulo VDD VDD PMOS_VTL W=0.630000U L=0.050000U

