# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../cpu_final.srcs/sources_1/new/ControlUnit_FSM.v" \
"../../../../cpu_final.srcs/sources_1/new/Control_Unit.v" \
"../../../../cpu_final.srcs/sources_1/new/decoder_for_alu.v" \
"../../../../cpu_final.srcs/sim_1/new/Control_Unit_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
