# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Bicubic_0723.srcs/sources_1/ip/add_30/sim/add_30.vhd" \
"../../../../Bicubic_0723.srcs/sources_1/ip/add_29/sim/add_29.vhd" \
"../../../../Bicubic_0723.srcs/sources_1/ip/add_28/sim/add_28.vhd" \
"../../../../Bicubic_0723.srcs/sources_1/ip/add_27_1/sim/add_27.vhd" \
"../../../../Bicubic_0723.srcs/sources_1/ip/mult_8x19/sim/mult_8x19.vhd" \

# Do not sort compile order
nosort
