// Seed: 116741521
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input id_6;
  inout id_5;
  inout id_4;
  output id_3;
  input id_2;
  output id_1;
  type_0 id_6 (
      .id_0(~id_4),
      .id_1(1'b0)
  );
  logic id_7;
  assign id_3 = 1 == id_7;
endmodule
