{
  "creator": "Next Generation Place and Route (Version nextpnr-0.5-34-ga93f49eb)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/budgetBased": "0 ",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "cst": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "01010011010110001001011110010011",
        "arch.type": "none",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "arch.enable-auto-longwires": "00000000000000000000000000000000",
        "arch.enable-globals": "00000000000000000000000000000001"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:3.1-193.10"
      },
      "ports": {
        "uart_tx": {
          "direction": "output",
          "bits": [ 3877465 ]
        },
        "uart_rx": {
          "direction": "input",
          "bits": [ 3877464 ]
        },
        "led": {
          "direction": "output",
          "bits": [ 823, 823, 823, 823, 823, 823 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 3877462 ]
        },
        "btn1": {
          "direction": "input",
          "bits": [ 3877461 ]
        }
      },
      "cells": {
        "byteReady_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:31.1-72.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877484 ],
            "Q": [ 3877489 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877487 ]
          }
        },
        "dataIn_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C3_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:31.1-72.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877577 ],
            "Q": [ 3877579 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877578 ]
          }
        },
        "dataIn_DFFE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C3_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:31.1-72.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877577 ],
            "Q": [ 3877581 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877579 ]
          }
        },
        "dataIn_DFFE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C3_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:31.1-72.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877577 ],
            "Q": [ 3877583 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877581 ]
          }
        },
        "dataIn_DFFE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C3_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:31.1-72.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877577 ],
            "Q": [ 3877585 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877583 ]
          }
        },
        "dataIn_DFFE_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C3_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:31.1-72.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877577 ],
            "Q": [ 3877588 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877585 ]
          }
        },
        "dataIn_DFFE_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:31.1-72.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877577 ],
            "Q": [ 3877591 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877588 ]
          }
        },
        "dataIn_DFFE_Q_6_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:31.1-72.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877577 ],
            "Q": [ 3877594 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877591 ]
          }
        },
        "dataIn_DFFE_Q_7_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:31.1-72.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877577 ],
            "Q": [ 3877597 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877594 ]
          }
        },
        "led_OBUF_O_I_DFF_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C2_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:90.1-101.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877650 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877667 ]
          }
        },
        "led_OBUF_O_I_DFF_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C2_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:90.1-101.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877659 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877674 ]
          }
        },
        "led_OBUF_O_I_DFF_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C2_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:90.1-101.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877662 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877674 ]
          }
        },
        "rxBitNumber_DFFRE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C3_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:31.1-72.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877491 ],
            "CE": [ 3877756 ],
            "Q": [ 3877759 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877757 ]
          }
        },
        "rxBitNumber_DFFRE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:31.1-72.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877491 ],
            "CE": [ 3877756 ],
            "Q": [ 3877763 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877761 ]
          }
        },
        "rxBitNumber_DFFRE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C3_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:31.1-72.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877491 ],
            "CE": [ 3877756 ],
            "Q": [ 3877767 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877765 ]
          }
        },
        "txBitNumber_DFFRE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:136.1-192.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877883 ],
            "CE": [ 3877878 ],
            "Q": [ 3877881 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877879 ]
          }
        },
        "txBitNumber_DFFRE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C10_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:136.1-192.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877888 ],
            "CE": [ 3877878 ],
            "Q": [ 3877887 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877885 ]
          }
        },
        "txBitNumber_DFFRE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C10_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:136.1-192.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877894 ],
            "CE": [ 3877878 ],
            "Q": [ 3877893 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877891 ]
          }
        },
        "txByteCounter_DFFRE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:136.1-192.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877909 ],
            "CE": [ 3877907 ],
            "Q": [ 3877636 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877908 ]
          }
        },
        "txByteCounter_DFFRE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:136.1-192.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877909 ],
            "CE": [ 3877907 ],
            "Q": [ 3877635 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877911 ]
          }
        },
        "txByteCounter_DFFRE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:136.1-192.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877909 ],
            "CE": [ 3877907 ],
            "Q": [ 3877637 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877913 ]
          }
        },
        "txByteCounter_DFFRE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:136.1-192.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877909 ],
            "CE": [ 3877907 ],
            "Q": [ 3877638 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877915 ]
          }
        },
        "txState_DFFE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:136.1-192.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878265 ],
            "Q": [ 3877477 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878269 ]
          }
        },
        "txState_DFFE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:136.1-192.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878265 ],
            "Q": [ 3877473 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878251 ]
          }
        },
        "byteReady_MUX2_LUT5_S0_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011000110100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877566 ],
            "CLK": [  ],
            "D": [ 3877573 ],
            "C": [ 3877572 ],
            "B": [ 3877571 ],
            "A": [ 3877570 ]
          }
        },
        "dataIn_DFFE_Q_CE_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C4_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877577 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877605 ],
            "B": [ 3877602 ],
            "A": [ 3877600 ]
          }
        },
        "dataOut_DFFE_Q_CE_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877608 ],
            "CLK": [  ],
            "D": [ 3877633 ],
            "C": [ 3877632 ],
            "B": [ 3877631 ],
            "A": [ 3877473 ]
          }
        },
        "dataOut_DFFE_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0011110111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877608 ],
            "Q": [ 3877611 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [ 3877638 ],
            "C": [ 3877637 ],
            "B": [ 3877636 ],
            "A": [ 3877635 ]
          }
        },
        "dataOut_DFFE_Q_D_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1110111111111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877608 ],
            "Q": [ 3877614 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [ 3877637 ],
            "C": [ 3877635 ],
            "B": [ 3877638 ],
            "A": [ 3877636 ]
          }
        },
        "dataOut_DFFE_Q_D_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000001000110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C9_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877608 ],
            "Q": [ 3877617 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [ 3877637 ],
            "C": [ 3877636 ],
            "B": [ 3877638 ],
            "A": [ 3877635 ]
          }
        },
        "dataOut_DFFE_Q_D_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0011110000000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C10_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877608 ],
            "Q": [ 3877620 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [ 3877638 ],
            "C": [ 3877636 ],
            "B": [ 3877637 ],
            "A": [ 3877635 ]
          }
        },
        "dataOut_DFFE_Q_D_LUT4_F_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0011110111110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C10_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877608 ],
            "Q": [ 3877623 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [ 3877638 ],
            "C": [ 3877637 ],
            "B": [ 3877636 ],
            "A": [ 3877635 ]
          }
        },
        "dataOut_DFFE_Q_D_LUT4_F_5_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0001000110110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877608 ],
            "Q": [ 3877626 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [ 3877636 ],
            "C": [ 3877635 ],
            "B": [ 3877638 ],
            "A": [ 3877637 ]
          }
        },
        "dataOut_DFFE_Q_D_LUT4_F_6_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000101100000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877608 ],
            "Q": [ 3877629 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [ 3877635 ],
            "C": [ 3877636 ],
            "B": [ 3877638 ],
            "A": [ 3877637 ]
          }
        },
        "txState_LUT3_I0_1_F_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877968 ],
            "CLK": [  ],
            "D": [ 3878081 ],
            "C": [ 3878084 ],
            "B": [ 3878087 ],
            "A": [ 3878090 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C4_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877491 ],
            "CLK": [  ],
            "D": [ 3877605 ],
            "C": [ 3877602 ],
            "B": [ 3877578 ],
            "A": [ 3877600 ]
          }
        },
        "txState_LUT3_I0_1_F_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877971 ],
            "CLK": [  ],
            "D": [ 3878093 ],
            "C": [ 3878096 ],
            "B": [ 3878099 ],
            "A": [ 3878047 ]
          }
        },
        "txState_LUT3_I0_1_F_LUT4_F_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877965 ],
            "CLK": [  ],
            "D": [ 3878202 ],
            "C": [ 3878041 ],
            "B": [ 3878044 ],
            "A": [ 3878078 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877849 ],
            "CLK": [  ],
            "D": [ 3877558 ],
            "C": [ 3877557 ],
            "B": [ 3877556 ],
            "A": [ 3877555 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000111110101011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C4_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877828 ],
            "CLK": [  ],
            "D": [ 3877602 ],
            "C": [ 3877600 ],
            "B": [ 3877578 ],
            "A": [ 3877605 ]
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C2_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877647 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877667 ],
            "A": [ 3877677 ]
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT2_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C2_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877667 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877680 ],
            "A": [ 3877679 ]
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "00001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C2_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877653 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [ 3877679 ],
            "B": [ 3877677 ],
            "A": [ 3877680 ]
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "00111010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C2_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877656 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [ 3877677 ],
            "B": [ 3877679 ],
            "A": [ 3877680 ]
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT3_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C2_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877674 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877679 ],
            "B": [ 3877677 ],
            "A": [ 3877680 ]
          }
        },
        "led_counter_DFFE_Q_1_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C3_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877567 ],
            "Q": [ 3877679 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [ 3877570 ],
            "B": [ 3877690 ],
            "A": [ 3877689 ]
          }
        },
        "led_counter_DFFE_Q_2_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C3_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877567 ],
            "Q": [ 3877680 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [ 3877570 ],
            "B": [ 3877695 ],
            "A": [ 3877694 ]
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C2_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877567 ],
            "Q": [ 3877677 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [ 3877570 ],
            "B": [ 3877698 ],
            "A": [ 3877697 ]
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C3_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877572 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877727 ],
            "B": [ 3877667 ],
            "A": [ 3877677 ]
          }
        },
        "txState_LUT3_I0_1_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877955 ],
            "CLK": [  ],
            "D": [ 3878050 ],
            "C": [ 3878053 ],
            "B": [ 3878056 ],
            "A": [ 3878059 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878476 ],
            "CLK": [  ],
            "D": [ 3877949 ],
            "C": [ 3877955 ],
            "B": [ 3877974 ],
            "A": [ 3877971 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878475 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_1_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877747 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_1_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877748 ],
            "CLK": [  ],
            "D": [ 3877751 ],
            "C": [ 3877597 ],
            "B": [ 3877594 ],
            "A": [ 3877591 ]
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877744 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877745 ],
            "CLK": [  ],
            "D": [ 3877591 ],
            "C": [ 3877597 ],
            "B": [ 3877751 ],
            "A": [ 3877594 ]
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C3_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877751 ],
            "CLK": [  ],
            "D": [ 3877583 ],
            "C": [ 3877579 ],
            "B": [ 3877581 ],
            "A": [ 3877585 ]
          }
        },
        "rxBitNumber_DFFRE_Q_CE_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C3_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877756 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877577 ],
            "A": [ 3877491 ]
          }
        },
        "rxState_DFFE_Q_CE_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C5_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877842 ],
            "CLK": [  ],
            "D": [ 3877828 ],
            "C": [ 3877496 ],
            "B": [ 3877849 ],
            "A": [ 3877517 ]
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877842 ],
            "Q": [ 3877602 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [ 3877852 ],
            "B": [ 3877499 ],
            "A": [ 3877851 ]
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "00001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C4_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877842 ],
            "Q": [ 3877605 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [ 3877852 ],
            "B": [ 3877602 ],
            "A": [ 3877605 ]
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C5_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877855 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877814 ],
            "A": [ 3877822 ]
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877857 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877826 ],
            "B": [ 3877792 ],
            "A": [ 3877794 ]
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I0_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C4_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877851 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877605 ],
            "B": [ 3877602 ],
            "A": [ 3877600 ]
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877860 ],
            "CLK": [  ],
            "D": [ 3877782 ],
            "C": [ 3877786 ],
            "B": [ 3877802 ],
            "A": [ 3877818 ]
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877862 ],
            "CLK": [  ],
            "D": [ 3877810 ],
            "C": [ 3877798 ],
            "B": [ 3877806 ],
            "A": [ 3877824 ]
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I0_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877864 ],
            "CLK": [  ],
            "D": [ 3877860 ],
            "C": [ 3877857 ],
            "B": [ 3877862 ],
            "A": [ 3877855 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878406 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I0_MUX2_LUT5_S0_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877866 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I1_LUT2_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C5_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877517 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877499 ],
            "A": [ 3877487 ]
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C4_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877499 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877602 ],
            "B": [ 3877605 ],
            "A": [ 3877600 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878471 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C4_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877871 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C4_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877872 ],
            "CLK": [  ],
            "D": [ 3877600 ],
            "C": [ 3877767 ],
            "B": [ 3877763 ],
            "A": [ 3877759 ]
          }
        },
        "rxState_DFFE_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C4_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877842 ],
            "Q": [ 3877600 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [ 3877759 ],
            "C": [ 3877763 ],
            "B": [ 3877767 ],
            "A": [ 3877577 ]
          }
        },
        "rxState_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C4_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877487 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877605 ],
            "B": [ 3877600 ],
            "A": [ 3877602 ]
          }
        },
        "txBitNumber_DFFRE_Q_1_RESET_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C10_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877888 ],
            "CLK": [  ],
            "D": [ 3877633 ],
            "C": [ 3877632 ],
            "B": [ 3877631 ],
            "A": [ 3877473 ]
          }
        },
        "txBitNumber_DFFRE_Q_2_RESET_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C10_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877894 ],
            "CLK": [  ],
            "D": [ 3877633 ],
            "C": [ 3877632 ],
            "B": [ 3877631 ],
            "A": [ 3877473 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877878 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877632 ],
            "B": [ 3877631 ],
            "A": [ 3877633 ]
          }
        },
        "txBitNumber_DFFRE_Q_RESET_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877883 ],
            "CLK": [  ],
            "D": [ 3877633 ],
            "C": [ 3877632 ],
            "B": [ 3877631 ],
            "A": [ 3877473 ]
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000011110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877907 ],
            "CLK": [  ],
            "D": [ 3877922 ],
            "C": [ 3877909 ],
            "B": [ 3877920 ],
            "A": [ 3877918 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877909 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877935 ],
            "B": [ 3877468 ],
            "A": [ 3877479 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877935 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877477 ],
            "A": [ 3877473 ]
          }
        },
        "txState_LUT3_I0_1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877949 ],
            "CLK": [  ],
            "D": [ 3878062 ],
            "C": [ 3878065 ],
            "B": [ 3878068 ],
            "A": [ 3878071 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878483 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878470 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877952 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877953 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878407 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877960 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877961 ],
            "CLK": [  ],
            "D": [ 3877974 ],
            "C": [ 3877971 ],
            "B": [ 3877968 ],
            "A": [ 3877965 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878484 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878040 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877479 ],
            "B": [ 3877473 ],
            "A": [ 3877477 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877980 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877981 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877985 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877986 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878399 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878460 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877993 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877994 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878459 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877998 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877999 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878488 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_S0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878346 ],
            "CLK": [  ],
            "D": [ 3878145 ],
            "C": [ 3878149 ],
            "B": [ 3878153 ],
            "A": [ 3878157 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878006 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878007 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878455 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878011 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878012 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878217 ],
            "Q": [ 3878105 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878020 ],
            "A": [ 3878016 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878217 ],
            "Q": [ 3878109 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878025 ],
            "A": [ 3878016 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878217 ],
            "Q": [ 3878113 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878029 ],
            "A": [ 3878016 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878217 ],
            "Q": [ 3878119 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878033 ],
            "A": [ 3878016 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878217 ],
            "Q": [ 3878125 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878037 ],
            "A": [ 3878016 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878217 ],
            "Q": [ 3878181 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [ 3878041 ],
            "B": [ 3878040 ],
            "A": [ 3877471 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878217 ],
            "Q": [ 3878185 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [ 3878044 ],
            "B": [ 3878040 ],
            "A": [ 3877471 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_10_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878217 ],
            "Q": [ 3878157 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [ 3878047 ],
            "B": [ 3878040 ],
            "A": [ 3877471 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_11_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878217 ],
            "Q": [ 3878161 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [ 3878050 ],
            "B": [ 3878040 ],
            "A": [ 3877471 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_12_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878217 ],
            "Q": [ 3878165 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [ 3878053 ],
            "B": [ 3878040 ],
            "A": [ 3877471 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_13_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878217 ],
            "Q": [ 3878169 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [ 3878056 ],
            "B": [ 3878040 ],
            "A": [ 3877471 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_14_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878217 ],
            "Q": [ 3878171 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [ 3878059 ],
            "B": [ 3878040 ],
            "A": [ 3877471 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_15_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878217 ],
            "Q": [ 3878133 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [ 3878062 ],
            "B": [ 3878040 ],
            "A": [ 3877471 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_16_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878217 ],
            "Q": [ 3878135 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [ 3878065 ],
            "B": [ 3878040 ],
            "A": [ 3877471 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_17_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878217 ],
            "Q": [ 3878173 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [ 3878068 ],
            "B": [ 3878040 ],
            "A": [ 3877471 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_18_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878217 ],
            "Q": [ 3878175 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [ 3878071 ],
            "B": [ 3878040 ],
            "A": [ 3877471 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_19_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878217 ],
            "Q": [ 3878127 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [ 3878075 ],
            "B": [ 3878040 ],
            "A": [ 3877471 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C10_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878217 ],
            "Q": [ 3878189 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [ 3878078 ],
            "B": [ 3878040 ],
            "A": [ 3877471 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878217 ],
            "Q": [ 3878193 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [ 3878081 ],
            "B": [ 3878040 ],
            "A": [ 3877471 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878217 ],
            "Q": [ 3878197 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [ 3878084 ],
            "B": [ 3878040 ],
            "A": [ 3877471 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_5_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878217 ],
            "Q": [ 3878199 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [ 3878087 ],
            "B": [ 3878040 ],
            "A": [ 3877471 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_6_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878217 ],
            "Q": [ 3878141 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [ 3878090 ],
            "B": [ 3878040 ],
            "A": [ 3877471 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_7_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878217 ],
            "Q": [ 3878145 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [ 3878093 ],
            "B": [ 3878040 ],
            "A": [ 3877471 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_8_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878217 ],
            "Q": [ 3878149 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [ 3878096 ],
            "B": [ 3878040 ],
            "A": [ 3877471 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_9_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878217 ],
            "Q": [ 3878153 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [ 3878099 ],
            "B": [ 3878040 ],
            "A": [ 3877471 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878204 ],
            "CLK": [  ],
            "D": [ 3878025 ],
            "C": [ 3878033 ],
            "B": [ 3878037 ],
            "A": [ 3878075 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878454 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878411 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_MUX2_LUT5_S0_1_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878209 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_MUX2_LUT5_S0_1_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878210 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_MUX2_LUT5_S0_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878206 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878489 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txPinRegister_DFFSE_Q_CE_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878243 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877479 ],
            "A": [ 3877909 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0001000011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878529 ],
            "CE": [ 3878243 ],
            "Q": [ 3878245 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [ 3878251 ],
            "C": [ 3877473 ],
            "B": [ 3878249 ],
            "A": [ 3878248 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878248 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878254 ],
            "B": [ 3877881 ],
            "A": [ 3878253 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C10_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878254 ],
            "CLK": [  ],
            "D": [ 3877887 ],
            "C": [ 3877893 ],
            "B": [ 3877620 ],
            "A": [ 3877623 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_LUT3_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878253 ],
            "CLK": [  ],
            "D": [ 3877893 ],
            "C": [ 3877887 ],
            "B": [ 3877626 ],
            "A": [ 3877629 ]
          }
        },
        "txState_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878436 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877477 ],
            "A": [ 3877473 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878258 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1101110100001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878259 ],
            "CLK": [  ],
            "D": [ 3877887 ],
            "C": [ 3878262 ],
            "B": [ 3877893 ],
            "A": [ 3877611 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I1_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878262 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877893 ],
            "B": [ 3877614 ],
            "A": [ 3877617 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878447 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878271 ],
            "CLK": [  ],
            "D": [ 3878277 ],
            "C": [ 3878276 ],
            "B": [ 3878275 ],
            "A": [ 3877922 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878272 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_LUT3_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878217 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878275 ],
            "B": [ 3878273 ],
            "A": [ 3877471 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111110000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878273 ],
            "CLK": [  ],
            "D": [ 3877479 ],
            "C": [ 3877477 ],
            "B": [ 3877473 ],
            "A": [ 3877468 ]
          }
        },
        "txState_DFFE_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878265 ],
            "Q": [ 3877479 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877918 ],
            "A": [ 3877920 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878446 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878291 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878292 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878412 ],
            "CLK": [  ],
            "D": [ 3878348 ],
            "C": [ 3878346 ],
            "B": [ 3878344 ],
            "A": [ 3877468 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878296 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878297 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_D_LUT2_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C9_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878251 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878040 ],
            "A": [ 3878436 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878442 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878304 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878305 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878441 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878309 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878310 ],
            "CLK": [  ],
            "D": [ 3877955 ],
            "C": [ 3877974 ],
            "B": [ 3877971 ],
            "A": [ 3877968 ]
          }
        },
        "txState_DFFE_Q_D_LUT2_F_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878495 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877881 ],
            "B": [ 3877887 ],
            "A": [ 3877893 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_S0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878317 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878181 ],
            "B": [ 3878185 ],
            "A": [ 3878189 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878319 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878320 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_D_MUX2_LUT5_O_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C10_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878502 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877479 ],
            "B": [ 3877473 ],
            "A": [ 3877918 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878326 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878327 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_D_LUT2_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877918 ],
            "CLK": [  ],
            "D": [ 3877638 ],
            "C": [ 3877637 ],
            "B": [ 3877636 ],
            "A": [ 3877635 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878334 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878335 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878430 ],
            "CLK": [  ],
            "D": [ 3878119 ],
            "C": [ 3878175 ],
            "B": [ 3878127 ],
            "A": [ 3878125 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878339 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878340 ],
            "CLK": [  ],
            "D": [ 3878350 ],
            "C": [ 3878348 ],
            "B": [ 3878346 ],
            "A": [ 3878344 ]
          }
        },
        "txState_DFFE_Q_D_LUT2_F_I1_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C10_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877632 ],
            "CLK": [  ],
            "D": [ 3877473 ],
            "C": [ 3877477 ],
            "B": [ 3877479 ],
            "A": [ 3878495 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878429 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878364 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878365 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_S0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878322 ],
            "CLK": [  ],
            "D": [ 3878133 ],
            "C": [ 3878135 ],
            "B": [ 3878105 ],
            "A": [ 3878109 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878369 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878370 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_D_LUT2_F_I1_LUT4_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C9_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877631 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877949 ],
            "B": [ 3877955 ],
            "A": [ 3877974 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878425 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878377 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878378 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878424 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878382 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878383 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_D_LUT2_F_I1_LUT4_I0_F_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877633 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877971 ],
            "B": [ 3877968 ],
            "A": [ 3877965 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_S0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878350 ],
            "CLK": [  ],
            "D": [ 3878161 ],
            "C": [ 3878165 ],
            "B": [ 3878169 ],
            "A": [ 3878171 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878393 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878394 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_D_MUX2_LUT5_O_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C10_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878501 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877479 ],
            "B": [ 3877473 ],
            "A": [ 3878495 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878398 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878465 ],
            "SEL": [ 3877968 ],
            "I1": [ 3878481 ],
            "I0": [ 3878480 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877944 ],
            "SEL": [ 3877935 ],
            "I1": [ 3877943 ],
            "I0": [ 3877942 ]
          }
        },
        "led_OBUF_O_1$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R25C1_IOBB",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:11.22-11.25"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877650 ],
            "PAD": [  ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878355 ],
            "SEL": [ 3877471 ],
            "I1": [ 3878359 ],
            "I0": [ 3878358 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878277 ],
            "SEL": [ 3878040 ],
            "I1": [ 3878353 ],
            "I0": [ 3878352 ]
          }
        },
        "byteReady_MUX2_LUT5_S0_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877565 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878353 ],
            "SEL": [ 3878436 ],
            "I1": [ 3878465 ],
            "I0": [ 3878464 ]
          }
        },
        "led_OBUF_O_2$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R22C1_IOBB",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:11.22-11.25"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877653 ],
            "PAD": [  ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878016 ],
            "SEL": [ 3877479 ],
            "I1": [ 3877940 ],
            "I0": [ 3877944 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878285 ],
            "SEL": [ 3877965 ],
            "I1": [ 3878289 ],
            "I0": [ 3878288 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_S0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878348 ],
            "SEL": [ 3878113 ],
            "I1": [ 3878422 ],
            "I0": [ 3878421 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878435 ],
            "SEL": [ 3877968 ],
            "I1": [ 3878452 ],
            "I0": [ 3878451 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878387 ],
            "SEL": [ 3878322 ],
            "I1": [ 3878391 ],
            "I0": [ 3878390 ]
          }
        },
        "clk_IBUF_I$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R17C47_IOBA",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:8.11-8.14",
            "&PULL_MODE=UP": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3877485 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "uart_tx_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C2_IOBA",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:10.12-10.19",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3878245 ],
            "PAD": [  ]
          }
        },
        "btn1_IBUF_I$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R1C2_IOBA",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:12.11-12.15"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3877468 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "led_OBUF_O_4$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R16C1_IOBB",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:11.22-11.25"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877659 ],
            "PAD": [  ]
          }
        },
        "txState_LUT3_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877920 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877477 ],
            "B": [ 3877473 ],
            "A": [ 3877479 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877492 ],
            "SEL": [ 3877487 ],
            "I1": [ 3877543 ],
            "I0": [ 3877542 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877942 ],
            "SEL": [ 3877949 ],
            "I1": [ 3877947 ],
            "I0": [ 3877946 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877943 ],
            "SEL": [ 3877949 ],
            "I1": [ 3877978 ],
            "I0": [ 3877977 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877938 ],
            "SEL": [ 3877949 ],
            "I1": [ 3877991 ],
            "I0": [ 3877990 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877940 ],
            "SEL": [ 3877935 ],
            "I1": [ 3877939 ],
            "I0": [ 3877938 ]
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877556 ],
            "CLK": [  ],
            "D": [ 3877507 ],
            "C": [ 3877501 ],
            "B": [ 3877504 ],
            "A": [ 3877540 ]
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877557 ],
            "CLK": [  ],
            "D": [ 3877562 ],
            "C": [ 3877519 ],
            "B": [ 3877522 ],
            "A": [ 3877525 ]
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877558 ],
            "CLK": [  ],
            "D": [ 3877528 ],
            "C": [ 3877531 ],
            "B": [ 3877534 ],
            "A": [ 3877537 ]
          }
        },
        "byteReady_DFFE_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877555 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877510 ],
            "A": [ 3877513 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878275 ],
            "SEL": [ 3877479 ],
            "I1": [ 3878283 ],
            "I0": [ 3878282 ]
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877570 ],
            "SEL": [ 3877588 ],
            "I1": [ 3877748 ],
            "I0": [ 3877747 ]
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877573 ],
            "SEL": [ 3877588 ],
            "I1": [ 3877745 ],
            "I0": [ 3877744 ]
          }
        },
        "byteReady_MUX2_LUT5_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877567 ],
            "SEL": [ 3877489 ],
            "I1": [ 3877566 ],
            "I0": [ 3877565 ]
          }
        },
        "uart_rx_IBUF_I$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C2_IOBB",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:9.11-9.18",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3877578 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878388 ],
            "SEL": [ 3878322 ],
            "I1": [ 3878404 ],
            "I0": [ 3878403 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877543 ],
            "CLK": [  ],
            "D": [ 3877558 ],
            "C": [ 3877557 ],
            "B": [ 3877556 ],
            "A": [ 3877555 ]
          }
        },
        "led_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R26C1_IOBB",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:11.22-11.25"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877647 ],
            "PAD": [  ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877542 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_S0_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878344 ],
            "CLK": [  ],
            "D": [ 3878193 ],
            "C": [ 3878197 ],
            "B": [ 3878199 ],
            "A": [ 3878141 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_MUX2_LUT6_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877974 ],
            "SEL": [ 3878029 ],
            "I1": [ 3878207 ],
            "I0": [ 3878211 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878286 ],
            "SEL": [ 3877965 ],
            "I1": [ 3878302 ],
            "I0": [ 3878301 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878358 ],
            "SEL": [ 3878322 ],
            "I1": [ 3878362 ],
            "I0": [ 3878361 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878359 ],
            "SEL": [ 3878322 ],
            "I1": [ 3878375 ],
            "I0": [ 3878374 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878276 ],
            "SEL": [ 3878317 ],
            "I1": [ 3878356 ],
            "I0": [ 3878355 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878356 ],
            "SEL": [ 3877471 ],
            "I1": [ 3878388 ],
            "I0": [ 3878387 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878464 ],
            "SEL": [ 3877968 ],
            "I1": [ 3878468 ],
            "I0": [ 3878467 ]
          }
        },
        "led_OBUF_O_3$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R21C1_IOBB",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:11.22-11.25"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877656 ],
            "PAD": [  ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878282 ],
            "SEL": [ 3878317 ],
            "I1": [ 3878315 ],
            "I0": [ 3878314 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878352 ],
            "SEL": [ 3878436 ],
            "I1": [ 3878435 ],
            "I0": [ 3878434 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878434 ],
            "SEL": [ 3877968 ],
            "I1": [ 3878439 ],
            "I0": [ 3878438 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877939 ],
            "SEL": [ 3877949 ],
            "I1": [ 3878004 ],
            "I0": [ 3878003 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877922 ],
            "SEL": [ 3877920 ],
            "I1": [ 3878286 ],
            "I0": [ 3878285 ]
          }
        },
        "led_OBUF_O_5$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R15C1_IOBA",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:11.22-11.25"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877662 ],
            "PAD": [  ]
          }
        },
        "txState_DFFE_Q_D_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C10_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878269 ],
            "SEL": [ 3877477 ],
            "I1": [ 3878502 ],
            "I0": [ 3878501 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878481 ],
            "SEL": [ 3877965 ],
            "I1": [ 3878489 ],
            "I0": [ 3878488 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878468 ],
            "SEL": [ 3877965 ],
            "I1": [ 3878476 ],
            "I0": [ 3878475 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878452 ],
            "SEL": [ 3877965 ],
            "I1": [ 3878460 ],
            "I0": [ 3878459 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878480 ],
            "SEL": [ 3877965 ],
            "I1": [ 3878484 ],
            "I0": [ 3878483 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878467 ],
            "SEL": [ 3877965 ],
            "I1": [ 3878471 ],
            "I0": [ 3878470 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878283 ],
            "SEL": [ 3878317 ],
            "I1": [ 3878332 ],
            "I0": [ 3878331 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878087 ],
            "CLK": [  ],
            "D": [ 3878531 ],
            "C": [ 3878531 ],
            "B": [ 3878199 ],
            "A": [ 3878529 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878029 ],
            "CLK": [  ],
            "D": [ 3878531 ],
            "C": [ 3878531 ],
            "B": [ 3878113 ],
            "A": [ 3878529 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878081 ],
            "CLK": [  ],
            "D": [ 3878531 ],
            "C": [ 3878531 ],
            "B": [ 3878193 ],
            "A": [ 3878529 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878044 ],
            "CLK": [  ],
            "D": [ 3878531 ],
            "C": [ 3878531 ],
            "B": [ 3878185 ],
            "A": [ 3878529 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878202 ],
            "CLK": [  ],
            "D": [ 3878531 ],
            "C": [ 3878531 ],
            "B": [ 3878529 ],
            "A": [ 3878529 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878020 ],
            "CLK": [  ],
            "D": [ 3878531 ],
            "C": [ 3878531 ],
            "B": [ 3878105 ],
            "A": [ 3878529 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878062 ],
            "CLK": [  ],
            "D": [ 3878531 ],
            "C": [ 3878531 ],
            "B": [ 3878133 ],
            "A": [ 3878529 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_17_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878056 ],
            "CLK": [  ],
            "D": [ 3878531 ],
            "C": [ 3878531 ],
            "B": [ 3878169 ],
            "A": [ 3878529 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878037 ],
            "CLK": [  ],
            "D": [ 3878531 ],
            "C": [ 3878531 ],
            "B": [ 3878125 ],
            "A": [ 3878529 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878093 ],
            "CLK": [  ],
            "D": [ 3878531 ],
            "C": [ 3878531 ],
            "B": [ 3878145 ],
            "A": [ 3878529 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878033 ],
            "CLK": [  ],
            "D": [ 3878531 ],
            "C": [ 3878531 ],
            "B": [ 3878119 ],
            "A": [ 3878529 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_15_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878050 ],
            "CLK": [  ],
            "D": [ 3878531 ],
            "C": [ 3878531 ],
            "B": [ 3878161 ],
            "A": [ 3878529 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878099 ],
            "CLK": [  ],
            "D": [ 3878531 ],
            "C": [ 3878531 ],
            "B": [ 3878153 ],
            "A": [ 3878529 ]
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C4_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877852 ],
            "SEL": [ 3877605 ],
            "I1": [ 3877872 ],
            "I0": [ 3877871 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878249 ],
            "SEL": [ 3877881 ],
            "I1": [ 3878259 ],
            "I0": [ 3878258 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_MUX2_LUT5_S0_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878211 ],
            "SEL": [ 3878020 ],
            "I1": [ 3878210 ],
            "I0": [ 3878209 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_MUX2_LUT5_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878207 ],
            "SEL": [ 3878020 ],
            "I1": [ 3878204 ],
            "I0": [ 3878206 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878004 ],
            "SEL": [ 3877955 ],
            "I1": [ 3878012 ],
            "I0": [ 3878011 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878003 ],
            "SEL": [ 3877955 ],
            "I1": [ 3878007 ],
            "I0": [ 3878006 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877991 ],
            "SEL": [ 3877955 ],
            "I1": [ 3877999 ],
            "I0": [ 3877998 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877990 ],
            "SEL": [ 3877955 ],
            "I1": [ 3877994 ],
            "I0": [ 3877993 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878265 ],
            "SEL": [ 3878273 ],
            "I1": [ 3878272 ],
            "I0": [ 3878271 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877947 ],
            "SEL": [ 3877955 ],
            "I1": [ 3877961 ],
            "I0": [ 3877960 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877946 ],
            "SEL": [ 3877955 ],
            "I1": [ 3877953 ],
            "I0": [ 3877952 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877978 ],
            "SEL": [ 3877955 ],
            "I1": [ 3877986 ],
            "I0": [ 3877985 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877977 ],
            "SEL": [ 3877955 ],
            "I1": [ 3877981 ],
            "I0": [ 3877980 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878301 ],
            "SEL": [ 3877949 ],
            "I1": [ 3878305 ],
            "I0": [ 3878304 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878289 ],
            "SEL": [ 3877949 ],
            "I1": [ 3878297 ],
            "I0": [ 3878296 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878288 ],
            "SEL": [ 3877949 ],
            "I1": [ 3878292 ],
            "I0": [ 3878291 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878451 ],
            "SEL": [ 3877965 ],
            "I1": [ 3878455 ],
            "I0": [ 3878454 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2_LUT4_I2_F_LUT3_F_7_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877828 ],
            "Q": [ 3877798 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [ 3877540 ],
            "B": [ 3877496 ],
            "A": [ 3877517 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2_LUT4_I2_F_LUT3_F_6_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877828 ],
            "Q": [ 3877822 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [ 3877537 ],
            "B": [ 3877496 ],
            "A": [ 3877517 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2_LUT4_I2_F_LUT3_F_5_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877828 ],
            "Q": [ 3877814 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [ 3877534 ],
            "B": [ 3877496 ],
            "A": [ 3877517 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878439 ],
            "SEL": [ 3877965 ],
            "I1": [ 3878447 ],
            "I0": [ 3878446 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878438 ],
            "SEL": [ 3877965 ],
            "I1": [ 3878442 ],
            "I0": [ 3878441 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878422 ],
            "SEL": [ 3878173 ],
            "I1": [ 3878430 ],
            "I0": [ 3878429 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878421 ],
            "SEL": [ 3878173 ],
            "I1": [ 3878425 ],
            "I0": [ 3878424 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878404 ],
            "SEL": [ 3878350 ],
            "I1": [ 3878412 ],
            "I0": [ 3878411 ]
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I0_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C2_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877694 ],
            "CLK": [  ],
            "D": [ 3878529 ],
            "C": [ 3878531 ],
            "B": [ 3878531 ],
            "A": [ 3877680 ]
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I0_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C2_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877689 ],
            "CLK": [  ],
            "D": [ 3878529 ],
            "C": [ 3878531 ],
            "B": [ 3878529 ],
            "A": [ 3877679 ]
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C2_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877697 ],
            "CLK": [  ],
            "D": [ 3878529 ],
            "C": [ 3878531 ],
            "B": [ 3878529 ],
            "A": [ 3877677 ]
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I0_MUX2_LUT5_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877496 ],
            "SEL": [ 3877851 ],
            "I1": [ 3877864 ],
            "I0": [ 3877866 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878315 ],
            "SEL": [ 3878322 ],
            "I1": [ 3878327 ],
            "I0": [ 3878326 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878314 ],
            "SEL": [ 3878322 ],
            "I1": [ 3878320 ],
            "I0": [ 3878319 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878302 ],
            "SEL": [ 3877949 ],
            "I1": [ 3878310 ],
            "I0": [ 3878309 ]
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I0_ALU_SUM_2_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C2_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878531 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878361 ],
            "SEL": [ 3878350 ],
            "I1": [ 3878365 ],
            "I0": [ 3878364 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878332 ],
            "SEL": [ 3878322 ],
            "I1": [ 3878340 ],
            "I0": [ 3878339 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878331 ],
            "SEL": [ 3878322 ],
            "I1": [ 3878335 ],
            "I0": [ 3878334 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878375 ],
            "SEL": [ 3878350 ],
            "I1": [ 3878383 ],
            "I0": [ 3878382 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878374 ],
            "SEL": [ 3878350 ],
            "I1": [ 3878378 ],
            "I0": [ 3878377 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878362 ],
            "SEL": [ 3878350 ],
            "I1": [ 3878370 ],
            "I0": [ 3878369 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878403 ],
            "SEL": [ 3878350 ],
            "I1": [ 3878407 ],
            "I0": [ 3878406 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878391 ],
            "SEL": [ 3878350 ],
            "I1": [ 3878399 ],
            "I0": [ 3878398 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878390 ],
            "SEL": [ 3878350 ],
            "I1": [ 3878394 ],
            "I0": [ 3878393 ]
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I1_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C3_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877695 ],
            "CLK": [  ],
            "D": [ 3878531 ],
            "C": [ 3878531 ],
            "B": [ 3877680 ],
            "A": [ 3878531 ]
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I1_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C3_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877698 ],
            "CLK": [  ],
            "D": [ 3878531 ],
            "C": [ 3878531 ],
            "B": [ 3877677 ],
            "A": [ 3878529 ]
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I1_ALU_SUM_2_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C3_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878531 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C3_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877725 ],
            "CLK": [  ],
            "D": [ 3878529 ],
            "C": [ 3878531 ],
            "B": [ 3877680 ],
            "A": [ 3878529 ]
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C3_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877723 ],
            "CLK": [  ],
            "D": [ 3878529 ],
            "C": [ 3878531 ],
            "B": [ 3877679 ],
            "A": [ 3878529 ]
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I1_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C3_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877690 ],
            "CLK": [  ],
            "D": [ 3878531 ],
            "C": [ 3878531 ],
            "B": [ 3877679 ],
            "A": [ 3878529 ]
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C3_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877720 ],
            "CLK": [  ],
            "D": [ 3878529 ],
            "C": [ 3878531 ],
            "B": [ 3877677 ],
            "A": [ 3878529 ]
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C3_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877571 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_ALU_COUT_SUM_ALU_SUM_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C3_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878531 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C3_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877735 ],
            "CLK": [  ],
            "D": [ 3878529 ],
            "C": [ 3878531 ],
            "B": [ 3877679 ],
            "A": [ 3878531 ]
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C3_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877731 ],
            "CLK": [  ],
            "D": [ 3878529 ],
            "C": [ 3878531 ],
            "B": [ 3877677 ],
            "A": [ 3878531 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2_LUT4_I2_F_LUT3_F_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877828 ],
            "Q": [ 3877786 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [ 3877531 ],
            "B": [ 3877496 ],
            "A": [ 3877517 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2_LUT4_I2_F_LUT3_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877828 ],
            "Q": [ 3877782 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [ 3877528 ],
            "B": [ 3877496 ],
            "A": [ 3877517 ]
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C3_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C3_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877737 ],
            "CLK": [  ],
            "D": [ 3878529 ],
            "C": [ 3878531 ],
            "B": [ 3877680 ],
            "A": [ 3878529 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2_LUT4_I2_F_LUT3_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877828 ],
            "Q": [ 3877794 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [ 3877525 ],
            "B": [ 3877496 ],
            "A": [ 3877517 ]
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C3_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877727 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C3_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_ALU_COUT_SUM_ALU_SUM_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C3_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878531 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "type": "VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 3878531 ]
          }
        },
        "rxBitNumber_DFFRE_Q_D_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C3_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877765 ],
            "CLK": [  ],
            "D": [ 3878531 ],
            "C": [ 3878531 ],
            "B": [ 3877767 ],
            "A": [ 3878531 ]
          }
        },
        "rxBitNumber_DFFRE_Q_D_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C3_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877761 ],
            "CLK": [  ],
            "D": [ 3878531 ],
            "C": [ 3878531 ],
            "B": [ 3877763 ],
            "A": [ 3878529 ]
          }
        },
        "rxBitNumber_DFFRE_Q_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C3_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877757 ],
            "CLK": [  ],
            "D": [ 3878531 ],
            "C": [ 3878531 ],
            "B": [ 3877759 ],
            "A": [ 3878529 ]
          }
        },
        "rxBitNumber_DFFRE_Q_D_ALU_SUM_2_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C3_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878531 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "rxCounter_ALU_I1_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C4_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877540 ],
            "CLK": [  ],
            "D": [ 3878531 ],
            "C": [ 3878531 ],
            "B": [ 3877798 ],
            "A": [ 3878531 ]
          }
        },
        "rxCounter_ALU_I1_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C4_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877537 ],
            "CLK": [  ],
            "D": [ 3878531 ],
            "C": [ 3878531 ],
            "B": [ 3877822 ],
            "A": [ 3878529 ]
          }
        },
        "rxCounter_ALU_I1_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C4_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877534 ],
            "CLK": [  ],
            "D": [ 3878531 ],
            "C": [ 3878531 ],
            "B": [ 3877814 ],
            "A": [ 3878529 ]
          }
        },
        "rxCounter_ALU_I1_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877504 ],
            "CLK": [  ],
            "D": [ 3878531 ],
            "C": [ 3878531 ],
            "B": [ 3877806 ],
            "A": [ 3878529 ]
          }
        },
        "rxCounter_ALU_I1_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877531 ],
            "CLK": [  ],
            "D": [ 3878531 ],
            "C": [ 3878531 ],
            "B": [ 3877786 ],
            "A": [ 3878529 ]
          }
        },
        "rxCounter_ALU_I1_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877525 ],
            "CLK": [  ],
            "D": [ 3878531 ],
            "C": [ 3878531 ],
            "B": [ 3877794 ],
            "A": [ 3878529 ]
          }
        },
        "rxCounter_ALU_I1_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877519 ],
            "CLK": [  ],
            "D": [ 3878531 ],
            "C": [ 3878531 ],
            "B": [ 3877826 ],
            "A": [ 3878529 ]
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_ALU_COUT_SUM_ALU_SUM_COUT_ALU_I3_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "rxCounter_ALU_I1_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C4_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877513 ],
            "CLK": [  ],
            "D": [ 3878531 ],
            "C": [ 3878531 ],
            "B": [ 3877824 ],
            "A": [ 3878529 ]
          }
        },
        "rxCounter_ALU_I1_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C4_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877510 ],
            "CLK": [  ],
            "D": [ 3878531 ],
            "C": [ 3878531 ],
            "B": [ 3877818 ],
            "A": [ 3878529 ]
          }
        },
        "rxCounter_ALU_I1_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877507 ],
            "CLK": [  ],
            "D": [ 3878531 ],
            "C": [ 3878531 ],
            "B": [ 3877810 ],
            "A": [ 3878529 ]
          }
        },
        "rxCounter_ALU_I1_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877501 ],
            "CLK": [  ],
            "D": [ 3878531 ],
            "C": [ 3878531 ],
            "B": [ 3877802 ],
            "A": [ 3878529 ]
          }
        },
        "rxCounter_ALU_I1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877528 ],
            "CLK": [  ],
            "D": [ 3878531 ],
            "C": [ 3878531 ],
            "B": [ 3877782 ],
            "A": [ 3878529 ]
          }
        },
        "rxCounter_ALU_I1_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877522 ],
            "CLK": [  ],
            "D": [ 3878531 ],
            "C": [ 3878531 ],
            "B": [ 3877792 ],
            "A": [ 3878529 ]
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_ALU_COUT_SUM_ALU_SUM_COUT_ALU_I3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877562 ],
            "CLK": [  ],
            "D": [ 3878531 ],
            "C": [ 3878531 ],
            "B": [ 3878529 ],
            "A": [ 3878529 ]
          }
        },
        "rxCounter_ALU_I1_12_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C4_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878531 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2_LUT4_I2_F_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877828 ],
            "Q": [ 3877792 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [ 3877522 ],
            "B": [ 3877496 ],
            "A": [ 3877517 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2_LUT4_I2_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877828 ],
            "Q": [ 3877826 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [  ],
            "C": [ 3877519 ],
            "B": [ 3877496 ],
            "A": [ 3877517 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2_LUT4_I2_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877828 ],
            "Q": [ 3877824 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [ 3877513 ],
            "C": [ 3877492 ],
            "B": [ 3877499 ],
            "A": [ 3877496 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2_LUT4_I2_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877828 ],
            "Q": [ 3877818 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [ 3877510 ],
            "C": [ 3877492 ],
            "B": [ 3877499 ],
            "A": [ 3877496 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2_LUT4_I2_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877828 ],
            "Q": [ 3877810 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [ 3877507 ],
            "C": [ 3877492 ],
            "B": [ 3877499 ],
            "A": [ 3877496 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2_LUT4_I2_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877828 ],
            "Q": [ 3877806 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [ 3877504 ],
            "C": [ 3877492 ],
            "B": [ 3877499 ],
            "A": [ 3877496 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2_LUT4_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877828 ],
            "Q": [ 3877802 ],
            "F": [  ],
            "CLK": [ 3877485 ],
            "D": [ 3877501 ],
            "C": [ 3877492 ],
            "B": [ 3877499 ],
            "A": [ 3877496 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877484 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877492 ],
            "B": [ 3877491 ],
            "A": [ 3877487 ]
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "type": "GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 3878529 ]
          }
        },
        "txBitNumber_DFFRE_Q_D_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C10_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877891 ],
            "CLK": [  ],
            "D": [ 3878531 ],
            "C": [ 3878531 ],
            "B": [ 3877893 ],
            "A": [ 3878531 ]
          }
        },
        "txBitNumber_DFFRE_Q_D_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C10_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877885 ],
            "CLK": [  ],
            "D": [ 3878531 ],
            "C": [ 3878531 ],
            "B": [ 3877887 ],
            "A": [ 3878529 ]
          }
        },
        "txBitNumber_DFFRE_Q_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C10_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877879 ],
            "CLK": [  ],
            "D": [ 3878531 ],
            "C": [ 3878531 ],
            "B": [ 3877881 ],
            "A": [ 3878529 ]
          }
        },
        "txBitNumber_DFFRE_Q_D_ALU_SUM_2_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C10_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878531 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C8_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877915 ],
            "CLK": [  ],
            "D": [ 3878531 ],
            "C": [ 3878531 ],
            "B": [ 3877638 ],
            "A": [ 3878531 ]
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C8_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877913 ],
            "CLK": [  ],
            "D": [ 3878531 ],
            "C": [ 3878531 ],
            "B": [ 3877637 ],
            "A": [ 3878529 ]
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C8_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877911 ],
            "CLK": [  ],
            "D": [ 3878531 ],
            "C": [ 3878531 ],
            "B": [ 3877635 ],
            "A": [ 3878529 ]
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C8_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877908 ],
            "CLK": [  ],
            "D": [ 3878531 ],
            "C": [ 3878531 ],
            "B": [ 3877636 ],
            "A": [ 3878529 ]
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C8_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_3_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C8_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878531 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878075 ],
            "CLK": [  ],
            "D": [ 3878531 ],
            "C": [ 3878531 ],
            "B": [ 3878127 ],
            "A": [ 3878531 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878071 ],
            "CLK": [  ],
            "D": [ 3878531 ],
            "C": [ 3878531 ],
            "B": [ 3878175 ],
            "A": [ 3878529 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878068 ],
            "CLK": [  ],
            "D": [ 3878531 ],
            "C": [ 3878531 ],
            "B": [ 3878173 ],
            "A": [ 3878529 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878025 ],
            "CLK": [  ],
            "D": [ 3878531 ],
            "C": [ 3878531 ],
            "B": [ 3878109 ],
            "A": [ 3878529 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878065 ],
            "CLK": [  ],
            "D": [ 3878531 ],
            "C": [ 3878531 ],
            "B": [ 3878135 ],
            "A": [ 3878529 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_18_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878059 ],
            "CLK": [  ],
            "D": [ 3878531 ],
            "C": [ 3878531 ],
            "B": [ 3878171 ],
            "A": [ 3878529 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_16_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878053 ],
            "CLK": [  ],
            "D": [ 3878531 ],
            "C": [ 3878531 ],
            "B": [ 3878165 ],
            "A": [ 3878529 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878047 ],
            "CLK": [  ],
            "D": [ 3878531 ],
            "C": [ 3878531 ],
            "B": [ 3878157 ],
            "A": [ 3878529 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878096 ],
            "CLK": [  ],
            "D": [ 3878531 ],
            "C": [ 3878531 ],
            "B": [ 3878149 ],
            "A": [ 3878529 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878090 ],
            "CLK": [  ],
            "D": [ 3878531 ],
            "C": [ 3878531 ],
            "B": [ 3878141 ],
            "A": [ 3878529 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878084 ],
            "CLK": [  ],
            "D": [ 3878531 ],
            "C": [ 3878531 ],
            "B": [ 3878197 ],
            "A": [ 3878529 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878078 ],
            "CLK": [  ],
            "D": [ 3878531 ],
            "C": [ 3878531 ],
            "B": [ 3878189 ],
            "A": [ 3878529 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878041 ],
            "CLK": [  ],
            "D": [ 3878531 ],
            "C": [ 3878531 ],
            "B": [ 3878181 ],
            "A": [ 3878529 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877471 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877479 ],
            "B": [ 3877477 ],
            "A": [ 3877473 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_5_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878531 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R1C1_GSR0"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 3878531 ]
          }
        }
      },
      "netnames": {
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3878359 ] ,
          "attributes": {
            "ROUTING": "R13C12_OF1;;1;R13C12_I1MUX3;R13C12_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3878358 ] ,
          "attributes": {
            "ROUTING": "R13C12_OF5;;1;R13C12_I0MUX3;R13C12_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3878356 ] ,
          "attributes": {
            "ROUTING": "R13C11_OF3;;1;R13C11_I1MUX7;R13C11_OF3_DUMMY_I1MUX7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3878355 ] ,
          "attributes": {
            "ROUTING": "R13C12_OF3;;1;R13C11_I0MUX7;R13C11_OF3_DUMMY_I0MUX7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 3878353 ] ,
          "attributes": {
            "ROUTING": "R14C6_OF3;;1;R14C6_I1MUX7;R14C6_OF3_DUMMY_I1MUX7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 3878352 ] ,
          "attributes": {
            "ROUTING": "R14C7_OF3;;1;R14C6_I0MUX7;R14C6_OF3_DUMMY_I0MUX7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "btn1_IBUF_I_O[4]": {
          "hide_name": 0,
          "bits": [ 3878350 ] ,
          "attributes": {
            "ROUTING": "R13C12_SEL2;R13C12_X08_SEL2;1;R13C11_SEL0;R13C11_X07_SEL0;1;R13C11_SEL2;R13C11_X07_SEL2;1;R13C12_SEL0;R13C12_X08_SEL0;1;R13C12_SEL6;R13C12_X08_SEL6;1;R13C11_E25;R13C11_E242_E250;1;R13C12_X08;R13C12_E251_X08;1;R13C12_SEL4;R13C12_X08_SEL4;1;R13C11_SEL6;R13C11_X07_SEL6;1;R13C11_S24;R13C11_E242_S240;1;R14C11_X03;R14C11_S241_X03;1;R14C11_D1;R14C11_X03_D1;1;R12C9_F6;;1;R12C9_S10;R12C9_F6_S100;1;R13C9_E24;R13C9_S101_E240;1;R13C11_X07;R13C11_E242_X07;1;R13C11_SEL4;R13C11_X07_SEL4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O[3]": {
          "hide_name": 0,
          "bits": [ 3878348 ] ,
          "attributes": {
            "ROUTING": "R12C10_S21;R12C10_E212_S210;1;R13C10_E21;R13C10_S211_E210;1;R13C11_X06;R13C11_E211_X06;1;R13C11_D1;R13C11_X06_D1;1;R12C6_OF1;;1;R12C6_E21;R12C6_OF1_E210;1;R12C8_E21;R12C8_E212_E210;1;R12C10_E24;R12C10_E212_E240;1;R12C11_S24;R12C11_E241_S240;1;R14C11_C1;R14C11_S242_C1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O[2]": {
          "hide_name": 0,
          "bits": [ 3878346 ] ,
          "attributes": {
            "ROUTING": "R13C11_S20;R13C11_S101_S200;1;R14C11_X07;R14C11_S201_X07;1;R14C11_B1;R14C11_X07_B1;1;R12C11_F7;;1;R12C11_S10;R12C11_F7_S100;1;R13C11_C1;R13C11_S101_C1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O[1]": {
          "hide_name": 0,
          "bits": [ 3878344 ] ,
          "attributes": {
            "ROUTING": "R13C10_E27;R13C10_F7_E270;1;R13C11_X04;R13C11_E271_X04;1;R13C11_B1;R13C11_X04_B1;1;R13C10_F7;;1;R13C10_SN10;R13C10_F7_SN10;1;R14C10_E25;R14C10_S111_E250;1;R14C11_A1;R14C11_E251_A1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878340 ] ,
          "attributes": {
            "ROUTING": "R14C11_F1;;1;R14C11_I1MUX0;R14C11_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878339 ] ,
          "attributes": {
            "ROUTING": "R14C11_F0;;1;R14C11_I0MUX0;R14C11_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878335 ] ,
          "attributes": {
            "ROUTING": "R14C11_F3;;1;R14C11_I1MUX2;R14C11_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878334 ] ,
          "attributes": {
            "ROUTING": "R14C11_F2;;1;R14C11_I0MUX2;R14C11_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878332 ] ,
          "attributes": {
            "ROUTING": "R14C11_OF0;;1;R14C11_I1MUX1;R14C11_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878331 ] ,
          "attributes": {
            "ROUTING": "R14C11_OF2;;1;R14C11_I0MUX1;R14C11_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878327 ] ,
          "attributes": {
            "ROUTING": "R14C11_F5;;1;R14C11_I1MUX4;R14C11_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878326 ] ,
          "attributes": {
            "ROUTING": "R14C11_F4;;1;R14C11_I0MUX4;R14C11_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "btn1_IBUF_I_O[5]": {
          "hide_name": 0,
          "bits": [ 3878322 ] ,
          "attributes": {
            "ROUTING": "R13C11_SEL5;R13C11_S261_SEL5;1;R14C11_SEL0;R14C11_X05_SEL0;1;R13C12_SEL5;R13C12_S261_SEL5;1;R13C11_SEL1;R13C11_S261_SEL1;1;R14C11_SEL4;R14C11_X05_SEL4;1;R14C11_SEL2;R14C11_X05_SEL2;1;R12C11_S26;R12C11_E261_S260;1;R14C11_X05;R14C11_S262_X05;1;R14C11_SEL6;R14C11_X05_SEL6;1;R12C8_F6;;1;R12C8_E26;R12C8_F6_E260;1;R12C10_E26;R12C10_E262_E260;1;R12C12_S26;R12C12_E262_S260;1;R13C12_SEL1;R13C12_S261_SEL1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878320 ] ,
          "attributes": {
            "ROUTING": "R14C11_F7;;1;R14C11_I1MUX6;R14C11_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878319 ] ,
          "attributes": {
            "ROUTING": "R14C11_F6;;1;R14C11_I0MUX6;R14C11_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "btn1_IBUF_I_O[7]": {
          "hide_name": 0,
          "bits": [ 3878317 ] ,
          "attributes": {
            "ROUTING": "R12C11_E10;R12C11_F6_E100;1;R12C11_S22;R12C11_E100_S220;1;R13C11_X01;R13C11_S221_X01;1;R13C11_SEL7;R13C11_X01_SEL7;1;R14C11_SEL1;R14C11_S261_SEL1;1;R12C11_F6;;1;R12C11_SN20;R12C11_F6_SN20;1;R13C11_S26;R13C11_S121_S260;1;R14C11_SEL5;R14C11_S261_SEL5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878315 ] ,
          "attributes": {
            "ROUTING": "R14C11_OF4;;1;R14C11_I1MUX5;R14C11_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878314 ] ,
          "attributes": {
            "ROUTING": "R14C11_OF6;;1;R14C11_I0MUX5;R14C11_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878310 ] ,
          "attributes": {
            "ROUTING": "R15C7_F1;;1;R15C7_I1MUX0;R15C7_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878309 ] ,
          "attributes": {
            "ROUTING": "R15C7_F0;;1;R15C7_I0MUX0;R15C7_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878305 ] ,
          "attributes": {
            "ROUTING": "R15C7_F3;;1;R15C7_I1MUX2;R15C7_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878304 ] ,
          "attributes": {
            "ROUTING": "R15C7_F2;;1;R15C7_I0MUX2;R15C7_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878302 ] ,
          "attributes": {
            "ROUTING": "R15C7_OF0;;1;R15C7_I1MUX1;R15C7_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878301 ] ,
          "attributes": {
            "ROUTING": "R15C7_OF2;;1;R15C7_I0MUX1;R15C7_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878297 ] ,
          "attributes": {
            "ROUTING": "R15C7_F5;;1;R15C7_I1MUX4;R15C7_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878296 ] ,
          "attributes": {
            "ROUTING": "R15C7_F4;;1;R15C7_I0MUX4;R15C7_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878292 ] ,
          "attributes": {
            "ROUTING": "R15C7_F7;;1;R15C7_I1MUX6;R15C7_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878291 ] ,
          "attributes": {
            "ROUTING": "R15C7_F6;;1;R15C7_I0MUX6;R15C7_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878289 ] ,
          "attributes": {
            "ROUTING": "R15C7_OF4;;1;R15C7_I1MUX5;R15C7_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878288 ] ,
          "attributes": {
            "ROUTING": "R15C7_OF6;;1;R15C7_I0MUX5;R15C7_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3878286 ] ,
          "attributes": {
            "ROUTING": "R15C7_OF1;;1;R15C7_I1MUX3;R15C7_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3878285 ] ,
          "attributes": {
            "ROUTING": "R15C7_OF5;;1;R15C7_I0MUX3;R15C7_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3878283 ] ,
          "attributes": {
            "ROUTING": "R14C11_OF1;;1;R14C11_I1MUX3;R14C11_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3878282 ] ,
          "attributes": {
            "ROUTING": "R14C11_OF5;;1;R14C11_I0MUX3;R14C11_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 3878277 ] ,
          "attributes": {
            "ROUTING": "R14C6_OF7;;1;R14C6_E27;R14C6_OF7_E270;1;R14C8_E22;R14C8_E272_E220;1;R14C10_D0;R14C10_E222_D0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0[2]": {
          "hide_name": 0,
          "bits": [ 3878276 ] ,
          "attributes": {
            "ROUTING": "R13C11_OF7;;1;R13C11_SN20;R13C11_OF7_SN20;1;R14C11_W26;R14C11_S121_W260;1;R14C10_C0;R14C10_W261_C0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0[1]": {
          "hide_name": 0,
          "bits": [ 3878275 ] ,
          "attributes": {
            "ROUTING": "R14C10_S23;R14C10_W231_S230;1;R14C10_C6;R14C10_S230_C6;1;R14C11_W23;R14C11_OF3_W230;1;R14C10_B0;R14C10_W231_B0;1;R14C11_OF3;;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 3878273 ] ,
          "attributes": {
            "ROUTING": "R14C10_X06;R14C10_F3_X06;1;R14C10_SEL0;R14C10_X06_SEL0;1;R14C10_F3;;1;R14C10_B6;R14C10_F3_B6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878272 ] ,
          "attributes": {
            "ROUTING": "R14C10_F1;;1;R14C10_I1MUX0;R14C10_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878271 ] ,
          "attributes": {
            "ROUTING": "R14C10_F0;;1;R14C10_I0MUX0;R14C10_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3878269 ] ,
          "attributes": {
            "ROUTING": "R15C10_OF0;;1;R15C10_N20;R15C10_OF0_N200;1;R14C10_X07;R14C10_N201_X07;1;R14C10_A5;R14C10_X07_A5;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:0.0-0.0|/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:137.5-191.12|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:575.21-575.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878480 ] ,
          "attributes": {
            "ROUTING": "R14C6_OF2;;1;R14C6_I0MUX1;R14C6_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txState_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878265 ] ,
          "attributes": {
            "ROUTING": "R15C10_W21;R15C10_S111_W210;1;R15C9_CE1;R15C9_W211_CE1;1;R14C10_OF0;;1;R14C10_SN10;R14C10_OF0_SN10;1;R15C10_E21;R15C10_S111_E210;1;R15C11_N21;R15C11_E211_N210;1;R14C11_W21;R14C11_N211_W210;1;R14C10_CE2;R14C10_W211_CE2;1"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I1_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878262 ] ,
          "attributes": {
            "ROUTING": "R17C9_F3;;1;R17C9_SN20;R17C9_F3_SN20;1;R16C9_C1;R16C9_N121_C1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878259 ] ,
          "attributes": {
            "ROUTING": "R16C9_F1;;1;R16C9_I1MUX0;R16C9_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878258 ] ,
          "attributes": {
            "ROUTING": "R16C9_F0;;1;R16C9_I0MUX0;R16C9_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3878254 ] ,
          "attributes": {
            "ROUTING": "R17C10_F5;;1;R17C10_W10;R17C10_F5_W100;1;R17C9_C2;R17C9_W101_C2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878253 ] ,
          "attributes": {
            "ROUTING": "R17C9_F7;;1;R17C9_A2;R17C9_F7_A2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3878251 ] ,
          "attributes": {
            "ROUTING": "R14C9_S13;R14C9_F6_S130;1;R15C9_A3;R15C9_S131_A3;1;R14C9_F6;;1;R14C9_SN20;R14C9_F6_SN20;1;R15C9_D1;R15C9_S121_D1;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:0.0-0.0|/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:137.5-191.12|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:575.21-575.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3878249 ] ,
          "attributes": {
            "ROUTING": "R16C9_OF0;;1;R16C9_W10;R16C9_OF0_W100;1;R16C9_N23;R16C9_W100_N230;1;R15C9_B1;R15C9_N231_B1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878248 ] ,
          "attributes": {
            "ROUTING": "R17C9_F2;;1;R17C9_N22;R17C9_F2_N220;1;R15C9_X01;R15C9_N222_X01;1;R15C9_A1;R15C9_X01_A1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txPinRegister": {
          "hide_name": 0,
          "bits": [ 3878245 ] ,
          "attributes": {
            "ROUTING": "R15C9_Q1;;1;R15C9_W21;R15C9_Q1_W210;1;R15C7_W24;R15C7_W212_W240;1;R15C5_S24;R15C5_W242_S240;1;R17C5_S24;R17C5_S242_S240;1;R19C5_S24;R19C5_S242_S240;1;R21C5_W24;R21C5_S242_W240;1;R21C3_S24;R21C3_W242_S240;1;R23C3_S25;R23C3_S242_S250;1;R25C3_S25;R25C3_S252_S250;1;R27C3_S25;R27C3_S252_S250;1;R29C3_W25;R29C3_S252_W250;1;R29C2_A0;R29C2_W251_A0;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:106.5-106.18"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878476 ] ,
          "attributes": {
            "ROUTING": "R14C6_F5;;1;R14C6_I1MUX4;R14C6_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txPinRegister_DFFSE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878243 ] ,
          "attributes": {
            "ROUTING": "R15C8_F1;;1;R15C8_E21;R15C8_F1_E210;1;R15C9_CE0;R15C9_E211_CE0;1"
          }
        },
        "txCounter_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878217 ] ,
          "attributes": {
            "ROUTING": "R11C10_W27;R11C10_N272_W270;1;R11C8_X08;R11C8_W272_X08;1;R11C8_CE1;R11C8_X08_CE1;1;R13C8_W26;R13C8_N261_W260;1;R13C7_X07;R13C7_W261_X07;1;R13C7_CE2;R13C7_X07_CE2;1;R14C10_N13;R14C10_F6_N130;1;R13C10_N27;R13C10_N131_N270;1;R12C10_E27;R12C10_N271_E270;1;R12C11_CE2;R12C11_E271_CE2;1;R13C10_CE1;R13C10_X05_CE1;1;R11C7_CE1;R11C7_X06_CE1;1;R12C10_N27;R12C10_N262_N270;1;R11C10_X06;R11C10_N271_X06;1;R11C10_CE2;R11C10_X06_CE2;1;R14C8_N26;R14C8_W262_N260;1;R12C8_N27;R12C8_N262_N270;1;R11C8_X06;R11C8_N271_X06;1;R11C8_CE0;R11C8_X06_CE0;1;R13C10_CE0;R13C10_X05_CE0;1;R11C7_CE0;R11C7_X06_CE0;1;R14C8_CE1;R14C8_X07_CE1;1;R14C10_N26;R14C10_F6_N260;1;R13C10_X05;R13C10_N261_X05;1;R13C10_CE2;R13C10_X05_CE2;1;R11C9_CE0;R11C9_X05_CE0;1;R14C8_W26;R14C8_W262_W260;1;R14C7_N26;R14C7_W261_N260;1;R12C7_N27;R12C7_N262_N270;1;R11C7_X06;R11C7_N271_X06;1;R11C7_CE2;R11C7_X06_CE2;1;R11C9_CE2;R11C9_X05_CE2;1;R14C9_N26;R14C9_W261_N260;1;R12C9_N26;R12C9_N262_N260;1;R11C9_X05;R11C9_N261_X05;1;R11C9_CE1;R11C9_X05_CE1;1;R14C10_F6;;1;R14C10_W26;R14C10_F6_W260;1;R14C8_X07;R14C8_W262_X07;1;R14C8_CE2;R14C8_X07_CE2;1"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_MUX2_LUT5_S0_1_O": {
          "hide_name": 0,
          "bits": [ 3878211 ] ,
          "attributes": {
            "ROUTING": "R13C7_OF2;;1;R13C7_I0MUX1;R13C7_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_MUX2_LUT5_S0_1_I1": {
          "hide_name": 0,
          "bits": [ 3878210 ] ,
          "attributes": {
            "ROUTING": "R13C7_F3;;1;R13C7_I1MUX2;R13C7_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_MUX2_LUT5_S0_1_I0": {
          "hide_name": 0,
          "bits": [ 3878209 ] ,
          "attributes": {
            "ROUTING": "R13C7_F2;;1;R13C7_I0MUX2;R13C7_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_MUX2_LUT5_S0_O": {
          "hide_name": 0,
          "bits": [ 3878207 ] ,
          "attributes": {
            "ROUTING": "R13C7_OF0;;1;R13C7_I1MUX1;R13C7_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 3878206 ] ,
          "attributes": {
            "ROUTING": "R13C7_F0;;1;R13C7_I0MUX0;R13C7_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 3878204 ] ,
          "attributes": {
            "ROUTING": "R13C7_F1;;1;R13C7_I1MUX0;R13C7_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[25]": {
          "hide_name": 0,
          "bits": [ 3878202 ] ,
          "attributes": {
            "ROUTING": "R12C11_F2;;1;R12C11_EW20;R12C11_F2_EW20;1;R12C10_D7;R12C10_W121_D7;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM_ALU_SUM_COUT[25]": {
          "hide_name": 0,
          "bits": [ 3878201 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[19]": {
          "hide_name": 0,
          "bits": [ 3878199 ] ,
          "attributes": {
            "ROUTING": "R13C10_X07;R13C10_Q4_X07;1;R13C10_B7;R13C10_X07_B7;1;R13C10_Q4;;1;R13C10_N13;R13C10_Q4_N130;1;R12C10_B2;R12C10_N131_B2;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:104.12-104.21"
          }
        },
        "txCounter[20]": {
          "hide_name": 0,
          "bits": [ 3878197 ] ,
          "attributes": {
            "ROUTING": "R13C10_X08;R13C10_Q5_X08;1;R13C10_C7;R13C10_X08_C7;1;R13C10_Q5;;1;R13C10_N25;R13C10_Q5_N250;1;R12C10_X04;R12C10_N251_X04;1;R12C10_B3;R12C10_X04_B3;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:104.12-104.21"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT[20]": {
          "hide_name": 0,
          "bits": [ 3878196 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[21]": {
          "hide_name": 0,
          "bits": [ 3878193 ] ,
          "attributes": {
            "ROUTING": "R13C10_S13;R13C10_Q2_S130;1;R13C10_D7;R13C10_S130_D7;1;R13C10_Q2;;1;R13C10_N10;R13C10_Q2_N100;1;R12C10_B4;R12C10_N101_B4;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:104.12-104.21"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT[21]": {
          "hide_name": 0,
          "bits": [ 3878192 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[22]": {
          "hide_name": 0,
          "bits": [ 3878189 ] ,
          "attributes": {
            "ROUTING": "R12C10_E22;R12C10_S121_E220;1;R12C11_X01;R12C11_E221_X01;1;R12C11_A6;R12C11_X01_A6;1;R11C10_Q5;;1;R11C10_SN20;R11C10_Q5_SN20;1;R12C10_B5;R12C10_S121_B5;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:104.12-104.21"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT[22]": {
          "hide_name": 0,
          "bits": [ 3878188 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[23]": {
          "hide_name": 0,
          "bits": [ 3878185 ] ,
          "attributes": {
            "ROUTING": "R12C11_W13;R12C11_Q5_W130;1;R12C11_B6;R12C11_W130_B6;1;R12C11_Q5;;1;R12C11_X04;R12C11_Q5_X04;1;R12C11_B0;R12C11_X04_B0;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:104.12-104.21"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT[23]": {
          "hide_name": 0,
          "bits": [ 3878184 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[24]": {
          "hide_name": 0,
          "bits": [ 3878181 ] ,
          "attributes": {
            "ROUTING": "R12C11_N13;R12C11_Q4_N130;1;R12C11_C6;R12C11_N130_C6;1;R12C11_Q4;;1;R12C11_X07;R12C11_Q4_X07;1;R12C11_B1;R12C11_X07_B1;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:104.12-104.21"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT[25]": {
          "hide_name": 0,
          "bits": [ 3878180 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT[24]": {
          "hide_name": 0,
          "bits": [ 3878178 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[2]": {
          "hide_name": 0,
          "bits": [ 3878175 ] ,
          "attributes": {
            "ROUTING": "R12C7_W24;R12C7_S241_W240;1;R12C6_C1;R12C6_W241_C1;1;R11C7_Q4;;1;R11C7_S24;R11C7_Q4_S240;1;R12C7_X03;R12C7_S241_X03;1;R12C7_B3;R12C7_X03_B3;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:104.12-104.21"
          }
        },
        "txCounter[4]": {
          "hide_name": 0,
          "bits": [ 3878173 ] ,
          "attributes": {
            "ROUTING": "R12C6_SEL2;R12C6_X05_SEL2;1;R12C7_W22;R12C7_S121_W220;1;R12C6_X05;R12C6_W221_X05;1;R12C6_SEL0;R12C6_X05_SEL0;1;R11C7_Q0;;1;R11C7_SN20;R11C7_Q0_SN20;1;R12C7_B5;R12C7_S121_B5;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:104.12-104.21"
          }
        },
        "txCounter[10]": {
          "hide_name": 0,
          "bits": [ 3878171 ] ,
          "attributes": {
            "ROUTING": "R11C8_SN10;R11C8_Q3_SN10;1;R12C8_E25;R12C8_S111_E250;1;R12C8_B5;R12C8_E250_B5;1;R11C8_Q3;;1;R12C8_E27;R12C8_S131_E270;1;R11C8_S13;R11C8_Q3_S130;1;R12C9_A6;R12C9_E271_A6;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:104.12-104.21"
          }
        },
        "txCounter[11]": {
          "hide_name": 0,
          "bits": [ 3878169 ] ,
          "attributes": {
            "ROUTING": "R11C9_S20;R11C9_Q0_S200;1;R12C9_X07;R12C9_S201_X07;1;R12C9_B6;R12C9_X07_B6;1;R11C9_Q0;;1;R11C9_SN10;R11C9_Q0_SN10;1;R12C9_B0;R12C9_S111_B0;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:104.12-104.21"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT[11]": {
          "hide_name": 0,
          "bits": [ 3878168 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[12]": {
          "hide_name": 0,
          "bits": [ 3878165 ] ,
          "attributes": {
            "ROUTING": "R11C9_S13;R11C9_Q5_S130;1;R12C9_C6;R12C9_S131_C6;1;R11C9_Q5;;1;R11C9_S10;R11C9_Q5_S100;1;R12C9_S24;R12C9_S101_S240;1;R12C9_B1;R12C9_S240_B1;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:104.12-104.21"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT[12]": {
          "hide_name": 0,
          "bits": [ 3878164 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[13]": {
          "hide_name": 0,
          "bits": [ 3878161 ] ,
          "attributes": {
            "ROUTING": "R12C9_X02;R12C9_S231_X02;1;R12C9_D6;R12C9_X02_D6;1;R11C9_Q3;;1;R11C9_S23;R11C9_Q3_S230;1;R12C9_B2;R12C9_S231_B2;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:104.12-104.21"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT[13]": {
          "hide_name": 0,
          "bits": [ 3878160 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[14]": {
          "hide_name": 0,
          "bits": [ 3878157 ] ,
          "attributes": {
            "ROUTING": "R11C9_E21;R11C9_Q1_E210;1;R11C11_S21;R11C11_E212_S210;1;R12C11_A7;R12C11_S211_A7;1;R11C9_Q1;;1;R11C9_S21;R11C9_Q1_S210;1;R12C9_B3;R12C9_S211_B3;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:104.12-104.21"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT[14]": {
          "hide_name": 0,
          "bits": [ 3878156 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[15]": {
          "hide_name": 0,
          "bits": [ 3878153 ] ,
          "attributes": {
            "ROUTING": "R12C9_E22;R12C9_S121_E220;1;R12C11_X05;R12C11_E222_X05;1;R12C11_B7;R12C11_X05_B7;1;R11C9_Q2;;1;R11C9_SN20;R11C9_Q2_SN20;1;R12C9_B4;R12C9_S121_B4;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:104.12-104.21"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT[15]": {
          "hide_name": 0,
          "bits": [ 3878152 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[16]": {
          "hide_name": 0,
          "bits": [ 3878149 ] ,
          "attributes": {
            "ROUTING": "R11C9_E10;R11C9_Q4_E100;1;R11C10_E20;R11C10_E101_E200;1;R11C11_S20;R11C11_E201_S200;1;R12C11_C7;R12C11_S201_C7;1;R11C9_Q4;;1;R11C9_S24;R11C9_Q4_S240;1;R12C9_X03;R12C9_S241_X03;1;R12C9_B5;R12C9_X03_B5;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:104.12-104.21"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT[16]": {
          "hide_name": 0,
          "bits": [ 3878148 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[17]": {
          "hide_name": 0,
          "bits": [ 3878145 ] ,
          "attributes": {
            "ROUTING": "R13C10_EW20;R13C10_Q1_EW20;1;R13C11_N26;R13C11_E121_N260;1;R12C11_D7;R12C11_N261_D7;1;R13C10_Q1;;1;R13C10_N21;R13C10_Q1_N210;1;R12C10_B0;R12C10_N211_B0;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:104.12-104.21"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT[17]": {
          "hide_name": 0,
          "bits": [ 3878144 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[18]": {
          "hide_name": 0,
          "bits": [ 3878141 ] ,
          "attributes": {
            "ROUTING": "R13C10_E13;R13C10_Q3_E130;1;R13C10_A7;R13C10_E130_A7;1;R13C10_Q3;;1;R13C10_N23;R13C10_Q3_N230;1;R12C10_B1;R12C10_N231_B1;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:104.12-104.21"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT[19]": {
          "hide_name": 0,
          "bits": [ 3878140 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT[18]": {
          "hide_name": 0,
          "bits": [ 3878138 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[8]": {
          "hide_name": 0,
          "bits": [ 3878135 ] ,
          "attributes": {
            "ROUTING": "R12C8_X01;R12C8_S221_X01;1;R12C8_B3;R12C8_X01_B3;1;R11C8_Q2;;1;R11C8_S22;R11C8_Q2_S220;1;R12C8_C6;R12C8_S221_C6;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:104.12-104.21"
          }
        },
        "txCounter[9]": {
          "hide_name": 0,
          "bits": [ 3878133 ] ,
          "attributes": {
            "ROUTING": "R12C8_W26;R12C8_S121_W260;1;R12C8_D6;R12C8_W260_D6;1;R11C8_Q1;;1;R11C8_SN20;R11C8_Q1_SN20;1;R12C8_B4;R12C8_S121_B4;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:104.12-104.21"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3878132 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3878130 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[0]": {
          "hide_name": 0,
          "bits": [ 3878127 ] ,
          "attributes": {
            "ROUTING": "R12C7_W25;R12C7_S111_W250;1;R12C6_X04;R12C6_W251_X04;1;R12C6_B1;R12C6_X04_B1;1;R11C7_Q3;;1;R11C7_SN10;R11C7_Q3_SN10;1;R12C7_B1;R12C7_S111_B1;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:104.12-104.21"
          }
        },
        "txCounter[1]": {
          "hide_name": 0,
          "bits": [ 3878125 ] ,
          "attributes": {
            "ROUTING": "R12C7_W27;R12C7_N131_W270;1;R12C6_A1;R12C6_W271_A1;1;R13C7_Q5;;1;R13C7_N13;R13C7_Q5_N130;1;R12C7_B2;R12C7_N131_B2;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:104.12-104.21"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3878124 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3878122 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[3]": {
          "hide_name": 0,
          "bits": [ 3878119 ] ,
          "attributes": {
            "ROUTING": "R12C7_W20;R12C7_N101_W200;1;R12C6_D1;R12C6_W201_D1;1;R13C7_Q4;;1;R13C7_N10;R13C7_Q4_N100;1;R12C7_B4;R12C7_N101_B4;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:104.12-104.21"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3878118 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3878116 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[5]": {
          "hide_name": 0,
          "bits": [ 3878113 ] ,
          "attributes": {
            "ROUTING": "R12C8_W22;R12C8_N222_W220;1;R12C6_X01;R12C6_W222_X01;1;R12C6_SEL1;R12C6_X01_SEL1;1;R14C8_Q2;;1;R14C8_N22;R14C8_Q2_N220;1;R12C8_X07;R12C8_N222_X07;1;R12C8_B0;R12C8_X07_B0;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:104.12-104.21"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3878112 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[6]": {
          "hide_name": 0,
          "bits": [ 3878109 ] ,
          "attributes": {
            "ROUTING": "R12C8_X06;R12C8_N252_X06;1;R12C8_A6;R12C8_X06_A6;1;R14C8_Q5;;1;R14C8_N25;R14C8_Q5_N250;1;R12C8_X04;R12C8_N252_X04;1;R12C8_B1;R12C8_X04_B1;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:104.12-104.21"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3878108 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[7]": {
          "hide_name": 0,
          "bits": [ 3878105 ] ,
          "attributes": {
            "ROUTING": "R14C8_SN10;R14C8_Q3_SN10;1;R13C8_N25;R13C8_N111_N250;1;R12C8_B6;R12C8_N251_B6;1;R14C8_Q3;;1;R14C8_N23;R14C8_Q3_N230;1;R12C8_B2;R12C8_N232_B2;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:104.12-104.21"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3878104 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3878102 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[15]": {
          "hide_name": 0,
          "bits": [ 3878099 ] ,
          "attributes": {
            "ROUTING": "R12C9_W13;R12C9_F4_W130;1;R12C9_B7;R12C9_W130_B7;1;R12C9_F4;;1;R12C9_N24;R12C9_F4_N240;1;R11C9_C2;R11C9_N241_C2;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878475 ] ,
          "attributes": {
            "ROUTING": "R14C6_F4;;1;R14C6_I0MUX4;R14C6_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[16]": {
          "hide_name": 0,
          "bits": [ 3878096 ] ,
          "attributes": {
            "ROUTING": "R12C9_SN10;R12C9_F5_SN10;1;R11C9_C4;R11C9_N111_C4;1;R12C9_F5;;1;R12C9_X08;R12C9_F5_X08;1;R12C9_C7;R12C9_X08_C7;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878471 ] ,
          "attributes": {
            "ROUTING": "R14C6_F7;;1;R14C6_I1MUX6;R14C6_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[17]": {
          "hide_name": 0,
          "bits": [ 3878093 ] ,
          "attributes": {
            "ROUTING": "R12C10_S20;R12C10_F0_S200;1;R13C10_X01;R13C10_S201_X01;1;R13C10_C1;R13C10_X01_C1;1;R12C10_F0;;1;R12C10_EW20;R12C10_F0_EW20;1;R12C9_D7;R12C9_W121_D7;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878470 ] ,
          "attributes": {
            "ROUTING": "R14C6_F6;;1;R14C6_I0MUX6;R14C6_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[18]": {
          "hide_name": 0,
          "bits": [ 3878090 ] ,
          "attributes": {
            "ROUTING": "R12C10_SN20;R12C10_F1_SN20;1;R13C10_W22;R13C10_S121_W220;1;R13C10_C3;R13C10_W220_C3;1;R12C10_F1;;1;R12C10_E13;R12C10_F1_E130;1;R12C10_A6;R12C10_E130_A6;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878468 ] ,
          "attributes": {
            "ROUTING": "R14C6_OF4;;1;R14C6_I1MUX5;R14C6_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[19]": {
          "hide_name": 0,
          "bits": [ 3878087 ] ,
          "attributes": {
            "ROUTING": "R12C10_S22;R12C10_F2_S220;1;R13C10_C4;R13C10_S221_C4;1;R12C10_F2;;1;R12C10_X05;R12C10_F2_X05;1;R12C10_B6;R12C10_X05_B6;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878467 ] ,
          "attributes": {
            "ROUTING": "R14C6_OF6;;1;R14C6_I0MUX5;R14C6_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[20]": {
          "hide_name": 0,
          "bits": [ 3878084 ] ,
          "attributes": {
            "ROUTING": "R12C10_S13;R12C10_F3_S130;1;R13C10_C5;R13C10_S131_C5;1;R12C10_F3;;1;R12C10_X06;R12C10_F3_X06;1;R12C10_C6;R12C10_X06_C6;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3878465 ] ,
          "attributes": {
            "ROUTING": "R14C6_OF1;;1;R14C6_I1MUX3;R14C6_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[21]": {
          "hide_name": 0,
          "bits": [ 3878081 ] ,
          "attributes": {
            "ROUTING": "R12C10_S10;R12C10_F4_S100;1;R13C10_C2;R13C10_S101_C2;1;R12C10_F4;;1;R12C10_X07;R12C10_F4_X07;1;R12C10_D6;R12C10_X07_D6;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3878464 ] ,
          "attributes": {
            "ROUTING": "R14C6_OF5;;1;R14C6_I0MUX3;R14C6_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[22]": {
          "hide_name": 0,
          "bits": [ 3878078 ] ,
          "attributes": {
            "ROUTING": "R12C10_SN10;R12C10_F5_SN10;1;R11C10_C5;R11C10_N111_C5;1;R12C10_F5;;1;R12C10_A7;R12C10_F5_A7;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878460 ] ,
          "attributes": {
            "ROUTING": "R14C7_F1;;1;R14C7_I1MUX0;R14C7_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1[0]": {
          "hide_name": 0,
          "bits": [ 3878075 ] ,
          "attributes": {
            "ROUTING": "R12C7_SN20;R12C7_F1_SN20;1;R11C7_C3;R11C7_N121_C3;1;R12C7_F1;;1;R12C7_S13;R12C7_F1_S130;1;R13C7_A1;R13C7_S131_A1;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878459 ] ,
          "attributes": {
            "ROUTING": "R14C7_F0;;1;R14C7_I0MUX0;R14C7_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3878071 ] ,
          "attributes": {
            "ROUTING": "R12C7_EW10;R12C7_F3_EW10;1;R12C8_A7;R12C8_E111_A7;1;R12C7_F3;;1;R12C7_N23;R12C7_F3_N230;1;R11C7_X08;R11C7_N231_X08;1;R11C7_C4;R11C7_X08_C4;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878455 ] ,
          "attributes": {
            "ROUTING": "R14C7_F3;;1;R14C7_I1MUX2;R14C7_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[4]": {
          "hide_name": 0,
          "bits": [ 3878068 ] ,
          "attributes": {
            "ROUTING": "R12C7_E13;R12C7_F5_E130;1;R12C8_B7;R12C8_E131_B7;1;R12C7_F5;;1;R12C7_N25;R12C7_F5_N250;1;R11C7_X04;R11C7_N251_X04;1;R11C7_C0;R11C7_X04_C0;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878454 ] ,
          "attributes": {
            "ROUTING": "R14C7_F2;;1;R14C7_I0MUX2;R14C7_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[8]": {
          "hide_name": 0,
          "bits": [ 3878065 ] ,
          "attributes": {
            "ROUTING": "R12C8_S23;R12C8_F3_S230;1;R12C8_C7;R12C8_S230_C7;1;R12C8_F3;;1;R12C8_SN20;R12C8_F3_SN20;1;R11C8_C2;R11C8_N121_C2;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878452 ] ,
          "attributes": {
            "ROUTING": "R14C7_OF0;;1;R14C7_I1MUX1;R14C7_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[9]": {
          "hide_name": 0,
          "bits": [ 3878062 ] ,
          "attributes": {
            "ROUTING": "R12C8_S13;R12C8_F4_S130;1;R12C8_D7;R12C8_S130_D7;1;R12C8_F4;;1;R12C8_N24;R12C8_F4_N240;1;R11C8_C1;R11C8_N241_C1;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878451 ] ,
          "attributes": {
            "ROUTING": "R14C7_OF2;;1;R14C7_I0MUX1;R14C7_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[10]": {
          "hide_name": 0,
          "bits": [ 3878059 ] ,
          "attributes": {
            "ROUTING": "R11C8_E27;R11C8_N131_E270;1;R11C9_A7;R11C9_E271_A7;1;R12C8_F5;;1;R12C8_N13;R12C8_F5_N130;1;R11C8_N23;R11C8_N131_N230;1;R11C8_C3;R11C8_N230_C3;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878447 ] ,
          "attributes": {
            "ROUTING": "R14C7_F5;;1;R14C7_I1MUX4;R14C7_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[11]": {
          "hide_name": 0,
          "bits": [ 3878056 ] ,
          "attributes": {
            "ROUTING": "R12C9_N10;R12C9_F0_N100;1;R11C9_B7;R11C9_N101_B7;1;R12C9_F0;;1;R12C9_SN20;R12C9_F0_SN20;1;R11C9_C0;R11C9_N121_C0;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878446 ] ,
          "attributes": {
            "ROUTING": "R14C7_F4;;1;R14C7_I0MUX4;R14C7_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[12]": {
          "hide_name": 0,
          "bits": [ 3878053 ] ,
          "attributes": {
            "ROUTING": "R11C9_C7;R11C9_X08_C7;1;R12C9_F1;;1;R12C9_N21;R12C9_F1_N210;1;R11C9_X08;R11C9_N211_X08;1;R11C9_C5;R11C9_X08_C5;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878442 ] ,
          "attributes": {
            "ROUTING": "R14C7_F7;;1;R14C7_I1MUX6;R14C7_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[13]": {
          "hide_name": 0,
          "bits": [ 3878050 ] ,
          "attributes": {
            "ROUTING": "R11C9_X07;R11C9_N221_X07;1;R11C9_D7;R11C9_X07_D7;1;R12C9_F2;;1;R12C9_N22;R12C9_F2_N220;1;R11C9_X01;R11C9_N221_X01;1;R11C9_C3;R11C9_X01_C3;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878441 ] ,
          "attributes": {
            "ROUTING": "R14C7_F6;;1;R14C7_I0MUX6;R14C7_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[14]": {
          "hide_name": 0,
          "bits": [ 3878047 ] ,
          "attributes": {
            "ROUTING": "R12C9_N13;R12C9_F3_N130;1;R11C9_W23;R11C9_N131_W230;1;R11C9_C1;R11C9_W230_C1;1;R12C9_F3;;1;R12C9_X06;R12C9_F3_X06;1;R12C9_A7;R12C9_X06_A7;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878439 ] ,
          "attributes": {
            "ROUTING": "R14C7_OF4;;1;R14C7_I1MUX5;R14C7_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[23]": {
          "hide_name": 0,
          "bits": [ 3878044 ] ,
          "attributes": {
            "ROUTING": "R12C11_N10;R12C11_F0_N100;1;R12C11_C5;R12C11_N100_C5;1;R12C11_F0;;1;R12C11_EW10;R12C11_F0_EW10;1;R12C10_B7;R12C10_W111_B7;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878438 ] ,
          "attributes": {
            "ROUTING": "R14C7_OF6;;1;R14C7_I0MUX5;R14C7_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM[24]": {
          "hide_name": 0,
          "bits": [ 3878041 ] ,
          "attributes": {
            "ROUTING": "R12C11_X06;R12C11_F1_X06;1;R12C11_C4;R12C11_X06_C4;1;R12C11_F1;;1;R12C11_W10;R12C11_F1_W100;1;R12C10_C7;R12C10_W101_C7;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_D_LUT2_F_1_I0[7]": {
          "hide_name": 0,
          "bits": [ 3878040 ] ,
          "attributes": {
            "ROUTING": "R14C9_W24;R14C9_F4_W240;1;R14C7_W24;R14C7_W242_W240;1;R14C6_SEL7;R14C6_W241_SEL7;1;R14C9_X07;R14C9_F4_X07;1;R14C9_B6;R14C9_X07_B6;1;R11C8_B3;R11C8_X04_B3;1;R11C8_B2;R11C8_S250_B2;1;R13C10_B4;R13C10_E211_B4;1;R13C10_B1;R13C10_E211_B1;1;R14C9_SN10;R14C9_F4_SN10;1;R13C9_E21;R13C9_N111_E210;1;R13C10_B5;R13C10_E211_B5;1;R11C9_B4;R11C9_N251_B4;1;R11C9_B3;R11C9_X04_B3;1;R11C9_B0;R11C9_X04_B0;1;R11C9_B5;R11C9_N251_B5;1;R11C9_B2;R11C9_X04_B2;1;R12C9_N25;R12C9_N242_N250;1;R11C9_X04;R11C9_N251_X04;1;R11C9_B1;R11C9_X04_B1;1;R13C10_B3;R13C10_E211_B3;1;R12C10_N24;R12C10_E241_N240;1;R11C10_X03;R11C10_N241_X03;1;R11C10_B5;R11C10_X03_B5;1;R11C9_W25;R11C9_N251_W250;1;R11C8_S25;R11C8_W251_S250;1;R13C10_B2;R13C10_E211_B2;1;R11C8_X04;R11C8_W251_X04;1;R11C8_B1;R11C8_X04_B1;1;R12C11_B4;R12C11_X03_B4;1;R12C9_E24;R12C9_N242_E240;1;R12C11_X03;R12C11_E242_X03;1;R12C11_B5;R12C11_X03_B5;1;R11C7_B4;R11C7_X03_B4;1;R11C7_X05;R11C7_N241_X05;1;R11C7_B0;R11C7_X05_B0;1;R14C9_F4;;1;R14C9_N24;R14C9_F4_N240;1;R12C9_W24;R12C9_N242_W240;1;R12C7_N24;R12C7_W242_N240;1;R11C7_X03;R11C7_N241_X03;1;R11C7_B3;R11C7_X03_B3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_D_LUT2_F_1_I0[6]": {
          "hide_name": 0,
          "bits": [ 3878436 ] ,
          "attributes": {
            "ROUTING": "R14C6_X01;R14C6_W222_X01;1;R14C6_SEL3;R14C6_X01_SEL3;1;R14C9_EW20;R14C9_F3_EW20;1;R14C8_W22;R14C8_W121_W220;1;R14C7_X01;R14C7_W221_X01;1;R14C7_SEL3;R14C7_X01_SEL3;1;R14C9_F3;;1;R14C9_X06;R14C9_F3_X06;1;R14C9_A6;R14C9_X06_A6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1[1]": {
          "hide_name": 0,
          "bits": [ 3878037 ] ,
          "attributes": {
            "ROUTING": "R12C7_SN10;R12C7_F2_SN10;1;R13C7_B1;R13C7_S111_B1;1;R13C7_B5;R13C7_X01_B5;1;R12C7_F2;;1;R12C7_S22;R12C7_F2_S220;1;R13C7_X01;R13C7_S221_X01;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3878435 ] ,
          "attributes": {
            "ROUTING": "R14C7_OF1;;1;R14C7_I1MUX3;R14C7_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1[2]": {
          "hide_name": 0,
          "bits": [ 3878033 ] ,
          "attributes": {
            "ROUTING": "R12C7_S24;R12C7_F4_S240;1;R13C7_X03;R13C7_S241_X03;1;R13C7_B4;R13C7_X03_B4;1;R12C7_F4;;1;R12C7_S10;R12C7_F4_S100;1;R13C7_C1;R13C7_S101_C1;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3878434 ] ,
          "attributes": {
            "ROUTING": "R14C7_OF5;;1;R14C7_I0MUX3;R14C7_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1[5]": {
          "hide_name": 0,
          "bits": [ 3878029 ] ,
          "attributes": {
            "ROUTING": "R12C8_EW20;R12C8_F0_EW20;1;R12C7_S26;R12C7_W121_S260;1;R13C7_SEL1;R13C7_S261_SEL1;1;R12C8_F0;;1;R12C8_S20;R12C8_F0_S200;1;R14C8_X03;R14C8_S202_X03;1;R14C8_B2;R14C8_X03_B2;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878430 ] ,
          "attributes": {
            "ROUTING": "R12C6_F1;;1;R12C6_I1MUX0;R12C6_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1[3]": {
          "hide_name": 0,
          "bits": [ 3878025 ] ,
          "attributes": {
            "ROUTING": "R12C8_S21;R12C8_F1_S210;1;R14C8_X08;R14C8_S212_X08;1;R14C8_B5;R14C8_X08_B5;1;R12C8_F1;;1;R12C8_S10;R12C8_F1_S100;1;R13C8_W20;R13C8_S101_W200;1;R13C7_D1;R13C7_W201_D1;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878429 ] ,
          "attributes": {
            "ROUTING": "R12C6_F0;;1;R12C6_I0MUX0;R12C6_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O[1]": {
          "hide_name": 0,
          "bits": [ 3878020 ] ,
          "attributes": {
            "ROUTING": "R13C7_SEL2;R13C7_X05_SEL2;1;R13C8_W22;R13C8_S221_W220;1;R13C7_X05;R13C7_W221_X05;1;R13C7_SEL0;R13C7_X05_SEL0;1;R12C8_F2;;1;R12C8_S22;R12C8_F2_S220;1;R14C8_X01;R14C8_S222_X01;1;R14C8_B3;R14C8_X01_B3;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878425 ] ,
          "attributes": {
            "ROUTING": "R12C6_F3;;1;R12C6_I1MUX2;R12C6_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O[0]": {
          "hide_name": 0,
          "bits": [ 3878016 ] ,
          "attributes": {
            "ROUTING": "R14C8_A2;R14C8_S271_A2;1;R14C8_A3;R14C8_S271_A3;1;R13C7_A4;R13C7_W131_A4;1;R13C8_S27;R13C8_OF7_S270;1;R14C8_X06;R14C8_S271_X06;1;R14C8_A5;R14C8_X06_A5;1;R13C8_OF7;;1;R13C8_W13;R13C8_OF7_W130;1;R13C7_A5;R13C7_W131_A5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878012 ] ,
          "attributes": {
            "ROUTING": "R13C8_F1;;1;R13C8_I1MUX0;R13C8_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878011 ] ,
          "attributes": {
            "ROUTING": "R13C8_F0;;1;R13C8_I0MUX0;R13C8_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878007 ] ,
          "attributes": {
            "ROUTING": "R13C8_F3;;1;R13C8_I1MUX2;R13C8_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878006 ] ,
          "attributes": {
            "ROUTING": "R13C8_F2;;1;R13C8_I0MUX2;R13C8_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878004 ] ,
          "attributes": {
            "ROUTING": "R13C8_OF0;;1;R13C8_I1MUX1;R13C8_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878003 ] ,
          "attributes": {
            "ROUTING": "R13C8_OF2;;1;R13C8_I0MUX1;R13C8_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877999 ] ,
          "attributes": {
            "ROUTING": "R13C8_F5;;1;R13C8_I1MUX4;R13C8_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877998 ] ,
          "attributes": {
            "ROUTING": "R13C8_F4;;1;R13C8_I0MUX4;R13C8_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877994 ] ,
          "attributes": {
            "ROUTING": "R13C8_F7;;1;R13C8_I1MUX6;R13C8_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877993 ] ,
          "attributes": {
            "ROUTING": "R13C8_F6;;1;R13C8_I0MUX6;R13C8_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3877991 ] ,
          "attributes": {
            "ROUTING": "R13C8_OF4;;1;R13C8_I1MUX5;R13C8_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3877990 ] ,
          "attributes": {
            "ROUTING": "R13C8_OF6;;1;R13C8_I0MUX5;R13C8_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877986 ] ,
          "attributes": {
            "ROUTING": "R13C9_F1;;1;R13C9_I1MUX0;R13C9_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877985 ] ,
          "attributes": {
            "ROUTING": "R13C9_F0;;1;R13C9_I0MUX0;R13C9_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877981 ] ,
          "attributes": {
            "ROUTING": "R13C9_F3;;1;R13C9_I1MUX2;R13C9_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877980 ] ,
          "attributes": {
            "ROUTING": "R13C9_F2;;1;R13C9_I0MUX2;R13C9_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3877978 ] ,
          "attributes": {
            "ROUTING": "R13C9_OF0;;1;R13C9_I1MUX1;R13C9_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3877977 ] ,
          "attributes": {
            "ROUTING": "R13C9_OF2;;1;R13C9_I0MUX1;R13C9_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 3877974 ] ,
          "attributes": {
            "ROUTING": "R13C7_S21;R13C7_OF1_S210;1;R15C7_X02;R15C7_S212_X02;1;R15C7_C1;R15C7_X02_C1;1;R13C9_S21;R13C9_E212_S210;1;R15C9_A6;R15C9_S212_A6;1;R13C7_SN10;R13C7_OF1_SN10;1;R14C7_W21;R14C7_S111_W210;1;R14C6_B5;R14C6_W211_B5;1;R13C7_OF1;;1;R13C7_E21;R13C7_OF1_E210;1;R13C9_X02;R13C9_E212_X02;1;R13C9_D5;R13C9_X02_D5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3877971 ] ,
          "attributes": {
            "ROUTING": "R13C7_S23;R13C7_W232_S230;1;R15C7_B1;R15C7_S232_B1;1;R15C8_C6;R15C8_S230_C6;1;R13C6_S23;R13C6_W231_S230;1;R14C6_A5;R14C6_S231_A5;1;R15C8_S23;R15C8_W231_S230;1;R15C9_W23;R15C9_S232_W230;1;R13C9_S23;R13C9_S131_S230;1;R13C9_W23;R13C9_S131_W230;1;R13C7_W23;R13C7_W232_W230;1;R12C9_F7;;1;R12C9_S13;R12C9_F7_S130;1;R13C9_C5;R13C9_S131_C5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 3877968 ] ,
          "attributes": {
            "ROUTING": "R14C6_SEL5;R14C6_X04_SEL5;1;R14C8_S25;R14C8_W251_S250;1;R15C8_B6;R15C8_S251_B6;1;R14C7_SEL1;R14C7_X04_SEL1;1;R14C7_S25;R14C7_W252_S250;1;R15C7_A1;R15C7_S251_A1;1;R14C7_X04;R14C7_W252_X04;1;R14C7_SEL5;R14C7_X04_SEL5;1;R14C9_W25;R14C9_S252_W250;1;R14C7_W25;R14C7_W252_W250;1;R14C6_X04;R14C6_W251_X04;1;R14C6_SEL1;R14C6_X04_SEL1;1;R12C10_F6;;1;R12C10_EW10;R12C10_F6_EW10;1;R12C9_S25;R12C9_W111_S250;1;R13C9_B5;R13C9_S251_B5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 3877965 ] ,
          "attributes": {
            "ROUTING": "R14C7_SEL4;R14C7_X06_SEL4;1;R14C6_SEL6;R14C6_W261_SEL6;1;R15C7_SEL5;R15C7_X03_SEL5;1;R15C7_X03;R15C7_W262_X03;1;R15C7_SEL1;R15C7_X03_SEL1;1;R14C6_SEL0;R14C6_W261_SEL0;1;R14C6_SEL2;R14C6_W261_SEL2;1;R14C9_S26;R14C9_S232_S260;1;R14C7_SEL0;R14C7_X06_SEL0;1;R15C9_W26;R15C9_S261_W260;1;R14C8_S23;R14C8_W231_S230;1;R15C8_A6;R15C8_S231_A6;1;R14C7_SEL2;R14C7_X06_SEL2;1;R14C7_X06;R14C7_W232_X06;1;R14C7_SEL6;R14C7_X06_SEL6;1;R14C9_W23;R14C9_S232_W230;1;R14C7_W26;R14C7_W232_W260;1;R14C6_SEL4;R14C6_W261_SEL4;1;R12C10_F7;;1;R12C10_W13;R12C10_F7_W130;1;R12C9_S23;R12C9_W131_S230;1;R13C9_A5;R13C9_S231_A5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877961 ] ,
          "attributes": {
            "ROUTING": "R13C9_F5;;1;R13C9_I1MUX4;R13C9_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877960 ] ,
          "attributes": {
            "ROUTING": "R13C9_F4;;1;R13C9_I0MUX4;R13C9_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2[4]": {
          "hide_name": 0,
          "bits": [ 3877955 ] ,
          "attributes": {
            "ROUTING": "R13C9_S27;R13C9_S272_S270;1;R15C9_B6;R15C9_S272_B6;1;R13C8_SEL0;R13C8_X06_SEL0;1;R13C9_W27;R13C9_S272_W270;1;R13C7_S27;R13C7_W272_S270;1;R15C7_X06;R15C7_S272_X06;1;R15C7_D1;R15C7_X06_D1;1;R13C8_SEL2;R13C8_X06_SEL2;1;R13C9_SEL6;R13C9_X06_SEL6;1;R13C9_SEL2;R13C9_X06_SEL2;1;R13C9_SEL0;R13C9_X06_SEL0;1;R13C8_SEL4;R13C8_X06_SEL4;1;R11C9_S27;R11C9_F7_S270;1;R13C9_X06;R13C9_S272_X06;1;R13C9_SEL4;R13C9_X06_SEL4;1;R11C8_S27;R11C8_W271_S270;1;R13C8_X06;R13C8_S272_X06;1;R13C8_SEL6;R13C8_X06_SEL6;1;R11C9_F7;;1;R11C9_W27;R11C9_F7_W270;1;R11C7_W27;R11C7_W272_W270;1;R11C6_S27;R11C6_W271_S270;1;R13C6_S22;R13C6_S272_S220;1;R14C6_C5;R14C6_S221_C5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877953 ] ,
          "attributes": {
            "ROUTING": "R13C9_F7;;1;R13C9_I1MUX6;R13C9_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877952 ] ,
          "attributes": {
            "ROUTING": "R13C9_F6;;1;R13C9_I0MUX6;R13C9_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2[5]": {
          "hide_name": 0,
          "bits": [ 3877949 ] ,
          "attributes": {
            "ROUTING": "R13C9_SEL1;R13C9_X04_SEL1;1;R13C8_SEL1;R13C8_X04_SEL1;1;R15C7_SEL0;R15C7_X08_SEL0;1;R13C8_X04;R13C8_S271_X04;1;R13C8_SEL5;R13C8_X04_SEL5;1;R15C7_SEL6;R15C7_X08_SEL6;1;R12C8_SN10;R12C8_F7_SN10;1;R13C8_S25;R13C8_S111_S250;1;R15C8_E25;R15C8_S252_E250;1;R15C9_X08;R15C9_E251_X08;1;R15C9_C6;R15C9_X08_C6;1;R15C7_SEL2;R15C7_X08_SEL2;1;R14C8_W27;R14C8_S272_W270;1;R14C6_W27;R14C6_W272_W270;1;R14C6_D5;R14C6_W270_D5;1;R13C8_E27;R13C8_S271_E270;1;R13C9_X04;R13C9_E271_X04;1;R13C9_SEL5;R13C9_X04_SEL5;1;R12C8_F7;;1;R12C8_S27;R12C8_F7_S270;1;R14C8_S27;R14C8_S272_S270;1;R15C8_W27;R15C8_S271_W270;1;R15C7_X08;R15C7_W271_X08;1;R15C7_SEL4;R15C7_X08_SEL4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3877947 ] ,
          "attributes": {
            "ROUTING": "R13C9_OF4;;1;R13C9_I1MUX5;R13C9_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3877946 ] ,
          "attributes": {
            "ROUTING": "R13C9_OF6;;1;R13C9_I0MUX5;R13C9_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_O": {
          "hide_name": 0,
          "bits": [ 3877944 ] ,
          "attributes": {
            "ROUTING": "R13C9_OF3;;1;R13C8_I0MUX7;R13C8_OF3_DUMMY_I0MUX7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_I1": {
          "hide_name": 0,
          "bits": [ 3877943 ] ,
          "attributes": {
            "ROUTING": "R13C9_OF1;;1;R13C9_I1MUX3;R13C9_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_I0": {
          "hide_name": 0,
          "bits": [ 3877942 ] ,
          "attributes": {
            "ROUTING": "R13C9_OF5;;1;R13C9_I0MUX3;R13C9_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O": {
          "hide_name": 0,
          "bits": [ 3877940 ] ,
          "attributes": {
            "ROUTING": "R13C8_OF3;;1;R13C8_I1MUX7;R13C8_OF3_DUMMY_I1MUX7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_I1": {
          "hide_name": 0,
          "bits": [ 3877939 ] ,
          "attributes": {
            "ROUTING": "R13C8_OF1;;1;R13C8_I1MUX3;R13C8_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_I0": {
          "hide_name": 0,
          "bits": [ 3877938 ] ,
          "attributes": {
            "ROUTING": "R13C8_OF5;;1;R13C8_I0MUX3;R13C8_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2[6]": {
          "hide_name": 0,
          "bits": [ 3877935 ] ,
          "attributes": {
            "ROUTING": "R14C8_N24;R14C8_W101_N240;1;R13C8_SEL3;R13C8_N241_SEL3;1;R14C9_W10;R14C9_F2_W100;1;R14C8_C0;R14C8_W101_C0;1;R14C9_F2;;1;R14C9_N22;R14C9_F2_N220;1;R13C9_X01;R13C9_N221_X01;1;R13C9_SEL3;R13C9_X01_SEL3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_3_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3877932 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:177.38-177.55|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_3_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3877929 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:177.38-177.55|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3877926 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:177.38-177.55|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_3_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3877925 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:177.38-177.55|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_RESET[3]": {
          "hide_name": 0,
          "bits": [ 3877922 ] ,
          "attributes": {
            "ROUTING": "R15C9_E26;R15C9_E232_E260;1;R15C10_N26;R15C10_E261_N260;1;R14C10_X03;R14C10_N261_X03;1;R14C10_A0;R14C10_X03_A0;1;R15C7_OF3;;1;R15C7_E23;R15C7_OF3_E230;1;R15C8_X06;R15C8_E231_X06;1;R15C8_D0;R15C8_X06_D0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_RESET[1]": {
          "hide_name": 0,
          "bits": [ 3877920 ] ,
          "attributes": {
            "ROUTING": "R15C9_S13;R15C9_F4_S130;1;R15C9_W25;R15C9_S130_W250;1;R15C7_X04;R15C7_W252_X04;1;R15C7_SEL3;R15C7_X04_SEL3;1;R15C9_W24;R15C9_F4_W240;1;R15C8_X07;R15C8_W241_X07;1;R15C8_B0;R15C8_X07_B0;1;R15C9_F4;;1;R15C9_N13;R15C9_F4_N130;1;R15C9_A2;R15C9_N130_A2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_RESET[0]": {
          "hide_name": 0,
          "bits": [ 3877918 ] ,
          "attributes": {
            "ROUTING": "R16C8_N10;R16C8_F0_N100;1;R15C8_N20;R15C8_N101_N200;1;R15C8_A0;R15C8_N200_A0;1;R15C9_X04;R15C9_E271_X04;1;R15C9_B2;R15C9_X04_B2;1;R16C8_F0;;1;R16C8_N13;R16C8_F0_N130;1;R15C8_E27;R15C8_N131_E270;1;R15C10_A1;R15C10_E272_A1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3877915 ] ,
          "attributes": {
            "ROUTING": "R17C8_F1;;1;R17C8_SN10;R17C8_F1_SN10;1;R16C8_A3;R16C8_N111_A3;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:177.38-177.55|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 3877913 ] ,
          "attributes": {
            "ROUTING": "R17C8_F2;;1;R17C8_SN20;R17C8_F2_SN20;1;R16C8_A4;R16C8_N121_A4;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:177.38-177.55|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 3877911 ] ,
          "attributes": {
            "ROUTING": "R17C8_F3;;1;R17C8_N23;R17C8_F3_N230;1;R16C8_X02;R16C8_N231_X02;1;R16C8_A2;R16C8_X02_A2;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:177.38-177.55|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_RESET[2]": {
          "hide_name": 0,
          "bits": [ 3877909 ] ,
          "attributes": {
            "ROUTING": "R16C8_LSR2;R16C8_X07_LSR2;1;R15C8_A1;R15C8_X01_A1;1;R15C8_X01;R15C8_S201_X01;1;R15C8_C0;R15C8_X01_C0;1;R14C8_F0;;1;R14C8_S20;R14C8_F0_S200;1;R16C8_X07;R16C8_S202_X07;1;R16C8_LSR1;R16C8_X07_LSR1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_D[3]": {
          "hide_name": 0,
          "bits": [ 3877908 ] ,
          "attributes": {
            "ROUTING": "R17C8_F4;;1;R17C8_N24;R17C8_F4_N240;1;R16C8_X05;R16C8_N241_X05;1;R16C8_A5;R16C8_X05_A5;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:177.38-177.55|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3877907 ] ,
          "attributes": {
            "ROUTING": "R16C8_CE1;R16C8_S211_CE1;1;R15C8_F0;;1;R15C8_S10;R15C8_F0_S100;1;R15C8_S21;R15C8_S100_S210;1;R16C8_CE2;R16C8_S211_CE2;1"
          }
        },
        "txBitNumber_DFFRE_Q_D_ALU_SUM_2_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3877903 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:165.36-165.51|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_D_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3877900 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:165.36-165.51|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_D_ALU_SUM_2_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3877899 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:165.36-165.51|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_2_RESET": {
          "hide_name": 0,
          "bits": [ 3877894 ] ,
          "attributes": {
            "ROUTING": "R16C10_F7;;1;R16C10_X08;R16C10_F7_X08;1;R16C10_LSR2;R16C10_X08_LSR2;1"
          }
        },
        "txBitNumber[0]": {
          "hide_name": 0,
          "bits": [ 3877893 ] ,
          "attributes": {
            "ROUTING": "R16C10_X04;R16C10_Q5_X04;1;R16C10_B1;R16C10_X04_B1;1;R16C10_E13;R16C10_Q5_E130;1;R16C10_A6;R16C10_E130_A6;1;R16C9_B1;R16C9_S240_B1;1;R16C10_S13;R16C10_Q5_S130;1;R17C10_C5;R17C10_S131_C5;1;R17C9_D7;R17C9_S241_D7;1;R16C10_Q5;;1;R16C10_W10;R16C10_Q5_W100;1;R16C9_S24;R16C9_W101_S240;1;R17C9_C3;R17C9_S241_C3;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "txBitNumber_DFFRE_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3877891 ] ,
          "attributes": {
            "ROUTING": "R16C10_F1;;1;R16C10_X06;R16C10_F1_X06;1;R16C10_A5;R16C10_X06_A5;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:165.36-165.51|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_1_RESET": {
          "hide_name": 0,
          "bits": [ 3877888 ] ,
          "attributes": {
            "ROUTING": "R15C10_F2;;1;R15C10_X05;R15C10_F2_X05;1;R15C10_LSR2;R15C10_X05_LSR2;1"
          }
        },
        "txBitNumber[1]": {
          "hide_name": 0,
          "bits": [ 3877887 ] ,
          "attributes": {
            "ROUTING": "R15C10_SN10;R15C10_Q4_SN10;1;R16C10_B2;R16C10_S111_B2;1;R15C10_S10;R15C10_Q4_S100;1;R16C10_W20;R16C10_S101_W200;1;R16C9_D1;R16C9_W201_D1;1;R16C10_X05;R16C10_S241_X05;1;R16C10_B6;R16C10_X05_B6;1;R17C10_D5;R17C10_S242_D5;1;R15C10_Q4;;1;R15C10_S24;R15C10_Q4_S240;1;R17C10_W24;R17C10_S242_W240;1;R17C9_C7;R17C9_W241_C7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "txBitNumber_DFFRE_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 3877885 ] ,
          "attributes": {
            "ROUTING": "R16C10_F2;;1;R16C10_SN20;R16C10_F2_SN20;1;R15C10_A4;R15C10_N121_A4;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:165.36-165.51|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3877883 ] ,
          "attributes": {
            "ROUTING": "R16C9_F7;;1;R16C9_X08;R16C9_F7_X08;1;R16C9_LSR1;R16C9_X08_LSR1;1"
          }
        },
        "txBitNumber[2]": {
          "hide_name": 0,
          "bits": [ 3877881 ] ,
          "attributes": {
            "ROUTING": "R16C9_X06;R16C9_Q3_X06;1;R16C9_SEL0;R16C9_X06_SEL0;1;R16C9_E13;R16C9_Q3_E130;1;R16C10_B3;R16C10_E131_B3;1;R16C9_SN10;R16C9_Q3_SN10;1;R17C9_B2;R17C9_S111_B2;1;R16C9_Q3;;1;R16C9_EW20;R16C9_Q3_EW20;1;R16C10_C6;R16C10_E121_C6;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "txBitNumber_DFFRE_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 3877879 ] ,
          "attributes": {
            "ROUTING": "R16C10_F3;;1;R16C10_W13;R16C10_F3_W130;1;R16C9_A3;R16C9_W131_A3;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:165.36-165.51|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3877878 ] ,
          "attributes": {
            "ROUTING": "R16C9_E24;R16C9_S101_E240;1;R16C10_X07;R16C10_E241_X07;1;R16C10_CE2;R16C10_X07_CE2;1;R15C9_S10;R15C9_F7_S100;1;R15C9_S21;R15C9_S100_S210;1;R16C9_CE1;R16C9_S211_CE1;1;R15C10_CE2;R15C10_E271_CE2;1;R15C9_E27;R15C9_F7_E270;1;R15C9_F7;;1"
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877872 ] ,
          "attributes": {
            "ROUTING": "R18C4_F7;;1;R18C4_I1MUX6;R18C4_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877871 ] ,
          "attributes": {
            "ROUTING": "R18C4_F6;;1;R18C4_I0MUX6;R18C4_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I0_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 3877866 ] ,
          "attributes": {
            "ROUTING": "R16C6_F6;;1;R16C6_I0MUX6;R16C6_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I0_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 3877864 ] ,
          "attributes": {
            "ROUTING": "R16C6_F7;;1;R16C6_I1MUX6;R16C6_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3877862 ] ,
          "attributes": {
            "ROUTING": "R16C5_F7;;1;R16C5_E13;R16C5_F7_E130;1;R16C6_B7;R16C6_E131_B7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3877860 ] ,
          "attributes": {
            "ROUTING": "R16C6_F5;;1;R16C6_X04;R16C6_F5_X04;1;R16C6_D7;R16C6_X04_D7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3877857 ] ,
          "attributes": {
            "ROUTING": "R16C6_F4;;1;R16C6_C7;R16C6_F4_C7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3877855 ] ,
          "attributes": {
            "ROUTING": "R17C5_F5;;1;R17C5_N25;R17C5_F5_N250;1;R16C5_E25;R16C5_N251_E250;1;R16C6_A7;R16C6_E251_A7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3877852 ] ,
          "attributes": {
            "ROUTING": "R17C4_C0;R17C4_N261_C0;1;R18C4_OF6;;1;R18C4_N26;R18C4_OF6_N260;1;R17C4_C1;R17C4_N261_C1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I0[4]": {
          "hide_name": 0,
          "bits": [ 3877851 ] ,
          "attributes": {
            "ROUTING": "R16C4_E20;R16C4_N101_E200;1;R16C6_X05;R16C6_E202_X05;1;R16C6_SEL6;R16C6_X05_SEL6;1;R17C4_F3;;1;R17C4_N10;R17C4_F3_N100;1;R17C4_A0;R17C4_N100_A0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3877849 ] ,
          "attributes": {
            "ROUTING": "R15C5_F7;;1;R15C5_S27;R15C5_F7_S270;1;R17C5_B4;R17C5_S272_B4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_S0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878422 ] ,
          "attributes": {
            "ROUTING": "R12C6_OF0;;1;R12C6_I1MUX1;R12C6_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_S0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878421 ] ,
          "attributes": {
            "ROUTING": "R12C6_OF2;;1;R12C6_I0MUX1;R12C6_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878424 ] ,
          "attributes": {
            "ROUTING": "R12C6_F2;;1;R12C6_I0MUX2;R12C6_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rxState_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3877842 ] ,
          "attributes": {
            "ROUTING": "R17C5_W24;R17C5_F4_W240;1;R17C4_X07;R17C4_W241_X07;1;R17C4_CE0;R17C4_X07_CE0;1;R17C5_F4;;1;R17C5_S13;R17C5_F4_S130;1;R18C5_W23;R18C5_S131_W230;1;R18C4_X06;R18C4_W231_X06;1;R18C4_CE2;R18C4_X06_CE2;1"
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 3877828 ] ,
          "attributes": {
            "ROUTING": "R15C5_CE1;R15C5_E211_CE1;1;R15C6_CE2;R15C6_E212_CE2;1;R17C6_X07;R17C6_E262_X07;1;R17C6_CE1;R17C6_X07_CE1;1;R17C5_CE1;R17C5_X07_CE1;1;R15C5_CE0;R15C5_E211_CE0;1;R15C4_E21;R15C4_N211_E210;1;R15C6_CE0;R15C6_E212_CE0;1;R17C4_E26;R17C4_F6_E260;1;R17C5_X07;R17C5_E261_X07;1;R17C5_CE0;R17C5_X07_CE0;1;R15C4_CE1;R15C4_N211_CE1;1;R17C4_SN10;R17C4_F6_SN10;1;R16C4_N21;R16C4_N111_N210;1;R15C4_CE0;R15C4_N211_CE0;1;R17C4_F6;;1;R17C4_E10;R17C4_F6_E100;1;R17C5_D4;R17C5_E101_D4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter[12]": {
          "hide_name": 0,
          "bits": [ 3877826 ] ,
          "attributes": {
            "ROUTING": "R16C6_X08;R16C6_S211_X08;1;R16C6_C4;R16C6_X08_C4;1;R15C6_Q1;;1;R15C6_S21;R15C6_Q1_S210;1;R16C6_B1;R16C6_S211_B1;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:18.12-18.21"
          }
        },
        "rxCounter[1]": {
          "hide_name": 0,
          "bits": [ 3877824 ] ,
          "attributes": {
            "ROUTING": "R15C4_SN10;R15C4_Q0_SN10;1;R16C4_B2;R16C4_S111_B2;1;R15C4_Q0;;1;R15C4_S13;R15C4_Q0_S130;1;R16C4_E27;R16C4_S131_E270;1;R16C5_A7;R16C5_E271_A7;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:18.12-18.21"
          }
        },
        "rxCounter[2]": {
          "hide_name": 0,
          "bits": [ 3877822 ] ,
          "attributes": {
            "ROUTING": "R17C5_W23;R17C5_Q3_W230;1;R17C4_N23;R17C4_W231_N230;1;R16C4_B3;R16C4_N231_B3;1;R17C5_X06;R17C5_Q3_X06;1;R17C5_A5;R17C5_X06_A5;1;R17C5_Q3;;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:18.12-18.21"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_ALU_COUT_SUM_ALU_SUM_COUT_ALU_I3_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3877821 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:46.30-46.43|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter[3]": {
          "hide_name": 0,
          "bits": [ 3877818 ] ,
          "attributes": {
            "ROUTING": "R15C4_SN20;R15C4_Q2_SN20;1;R16C4_B4;R16C4_S121_B4;1;R15C4_Q2;;1;R15C4_E22;R15C4_Q2_E220;1;R15C6_S22;R15C6_E222_S220;1;R16C6_X07;R16C6_S221_X07;1;R16C6_A5;R16C6_X07_A5;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:18.12-18.21"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_ALU_COUT_SUM_ALU_SUM_COUT_ALU_I3_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3877817 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:46.30-46.43|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter[4]": {
          "hide_name": 0,
          "bits": [ 3877814 ] ,
          "attributes": {
            "ROUTING": "R17C5_X01;R17C5_Q0_X01;1;R17C5_B5;R17C5_X01_B5;1;R17C5_Q0;;1;R17C5_W13;R17C5_Q0_W130;1;R17C4_N27;R17C4_W131_N270;1;R16C4_B5;R16C4_N271_B5;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:18.12-18.21"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_ALU_COUT_SUM_ALU_SUM_COUT_ALU_I3_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3877813 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:46.30-46.43|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter[5]": {
          "hide_name": 0,
          "bits": [ 3877810 ] ,
          "attributes": {
            "ROUTING": "R16C5_X02;R16C5_S231_X02;1;R16C5_D7;R16C5_X02_D7;1;R15C5_Q3;;1;R15C5_S23;R15C5_Q3_S230;1;R16C5_B0;R16C5_S231_B0;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:18.12-18.21"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_ALU_COUT_SUM_ALU_SUM_COUT_ALU_I3_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3877809 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:46.30-46.43|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter[6]": {
          "hide_name": 0,
          "bits": [ 3877806 ] ,
          "attributes": {
            "ROUTING": "R16C5_X08;R16C5_S211_X08;1;R16C5_B7;R16C5_X08_B7;1;R15C5_Q1;;1;R15C5_S21;R15C5_Q1_S210;1;R16C5_B1;R16C5_S211_B1;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:18.12-18.21"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_ALU_COUT_SUM_ALU_SUM_COUT_ALU_I3_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3877805 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:46.30-46.43|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter[7]": {
          "hide_name": 0,
          "bits": [ 3877802 ] ,
          "attributes": {
            "ROUTING": "R15C5_SN10;R15C5_Q2_SN10;1;R16C5_B2;R16C5_S111_B2;1;R15C5_Q2;;1;R15C5_S13;R15C5_Q2_S130;1;R16C5_E23;R16C5_S131_E230;1;R16C6_B5;R16C6_E231_B5;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:18.12-18.21"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_ALU_COUT_SUM_ALU_SUM_COUT_ALU_I3_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3877801 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:46.30-46.43|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter[0]": {
          "hide_name": 0,
          "bits": [ 3877798 ] ,
          "attributes": {
            "ROUTING": "R16C5_W21;R16C5_N111_W210;1;R16C4_B1;R16C4_W211_B1;1;R17C5_SN10;R17C5_Q1_SN10;1;R16C5_C7;R16C5_N111_C7;1;R17C5_Q1;;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:18.12-18.21"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_ALU_COUT_SUM_ALU_SUM_COUT_ALU_I3_COUT[0]": {
          "hide_name": 0,
          "bits": [ 3877797 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:46.30-46.43|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter[10]": {
          "hide_name": 0,
          "bits": [ 3877794 ] ,
          "attributes": {
            "ROUTING": "R15C5_SN20;R15C5_Q0_SN20;1;R16C5_B5;R16C5_S121_B5;1;R15C5_Q0;;1;R15C5_E13;R15C5_Q0_E130;1;R15C6_S23;R15C6_E131_S230;1;R16C6_A4;R16C6_S231_A4;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:18.12-18.21"
          }
        },
        "rxCounter[11]": {
          "hide_name": 0,
          "bits": [ 3877792 ] ,
          "attributes": {
            "ROUTING": "R15C6_SN20;R15C6_Q4_SN20;1;R16C6_B4;R16C6_S121_B4;1;R15C6_Q4;;1;R15C6_SN10;R15C6_Q4_SN10;1;R16C6_B0;R16C6_S111_B0;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:18.12-18.21"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_ALU_COUT_SUM_ALU_SUM_COUT_ALU_I3_COUT[11]": {
          "hide_name": 0,
          "bits": [ 3877791 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:46.30-46.43|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_ALU_COUT_SUM_ALU_SUM_COUT_ALU_I3_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3877789 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:46.30-46.43|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter[8]": {
          "hide_name": 0,
          "bits": [ 3877786 ] ,
          "attributes": {
            "ROUTING": "R16C6_C5;R16C6_N111_C5;1;R17C6_Q3;;1;R17C6_SN10;R17C6_Q3_SN10;1;R16C6_W21;R16C6_N111_W210;1;R16C5_B3;R16C5_W211_B3;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:18.12-18.21"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_ALU_COUT_SUM_ALU_SUM_COUT_ALU_I3_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3877785 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:46.30-46.43|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter[9]": {
          "hide_name": 0,
          "bits": [ 3877782 ] ,
          "attributes": {
            "ROUTING": "R17C5_N10;R17C5_Q2_N100;1;R16C5_B4;R16C5_N101_B4;1;R17C5_Q2;;1;R17C5_SN20;R17C5_Q2_SN20;1;R16C5_E22;R16C5_N121_E220;1;R16C6_D5;R16C6_E221_D5;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:18.12-18.21"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_ALU_COUT_SUM_ALU_SUM_COUT_ALU_I3_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3877781 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:46.30-46.43|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_ALU_COUT_SUM_ALU_SUM_COUT_ALU_I3_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3877779 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:46.30-46.43|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxBitNumber_DFFRE_Q_D_ALU_SUM_2_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3877775 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:57.28-57.43|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxBitNumber_DFFRE_Q_D_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3877772 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:57.28-57.43|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxBitNumber_DFFRE_Q_D_ALU_SUM_2_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3877771 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:57.28-57.43|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataIn_DFFE_Q_CE[1]": {
          "hide_name": 0,
          "bits": [ 3877767 ] ,
          "attributes": {
            "ROUTING": "R18C3_X07;R18C3_Q4_X07;1;R18C3_B1;R18C3_X07_B1;1;R18C3_E13;R18C3_Q4_E130;1;R18C4_B5;R18C4_E131_B5;1;R18C3_Q4;;1;R18C3_EW20;R18C3_Q4_EW20;1;R18C4_C7;R18C4_E121_C7;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:20.11-20.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxBitNumber_DFFRE_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3877765 ] ,
          "attributes": {
            "ROUTING": "R18C3_F1;;1;R18C3_W21;R18C3_F1_W210;1;R18C3_A4;R18C3_W210_A4;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:57.28-57.43|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataIn_DFFE_Q_CE[2]": {
          "hide_name": 0,
          "bits": [ 3877763 ] ,
          "attributes": {
            "ROUTING": "R18C4_C5;R18C4_X05_C5;1;R18C4_X05;R18C4_Q0_X05;1;R18C4_B7;R18C4_X05_B7;1;R18C4_Q0;;1;R18C4_EW10;R18C4_Q0_EW10;1;R18C3_B2;R18C3_W111_B2;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:20.11-20.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxBitNumber_DFFRE_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 3877761 ] ,
          "attributes": {
            "ROUTING": "R18C3_F2;;1;R18C3_EW10;R18C3_F2_EW10;1;R18C4_A0;R18C4_E111_A0;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:57.28-57.43|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataIn_DFFE_Q_CE[3]": {
          "hide_name": 0,
          "bits": [ 3877759 ] ,
          "attributes": {
            "ROUTING": "R18C3_X04;R18C3_Q5_X04;1;R18C3_B3;R18C3_X04_B3;1;R18C3_E10;R18C3_Q5_E100;1;R18C4_D5;R18C4_E101_D5;1;R18C3_Q5;;1;R18C3_E25;R18C3_Q5_E250;1;R18C4_A7;R18C4_E251_A7;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:20.11-20.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxBitNumber_DFFRE_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 3877757 ] ,
          "attributes": {
            "ROUTING": "R18C3_F3;;1;R18C3_X06;R18C3_F3_X06;1;R18C3_A5;R18C3_X06_A5;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:57.28-57.43|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxBitNumber_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3877756 ] ,
          "attributes": {
            "ROUTING": "R17C3_S13;R17C3_F5_S130;1;R18C3_E27;R18C3_S131_E270;1;R18C4_CE0;R18C4_E271_CE0;1;R17C3_F5;;1;R17C3_S10;R17C3_F5_S100;1;R17C3_S21;R17C3_S100_S210;1;R18C3_CE2;R18C3_S211_CE2;1"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 3877751 ] ,
          "attributes": {
            "ROUTING": "R14C4_X03;R14C4_N241_X03;1;R14C4_B3;R14C4_X03_B3;1;R15C3_F6;;1;R15C3_E10;R15C3_F6_E100;1;R15C4_N24;R15C4_E101_N240;1;R14C4_D5;R14C4_N241_D5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3877748 ] ,
          "attributes": {
            "ROUTING": "R14C4_F5;;1;R14C4_I1MUX4;R14C4_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3877747 ] ,
          "attributes": {
            "ROUTING": "R14C4_F4;;1;R14C4_I0MUX4;R14C4_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877745 ] ,
          "attributes": {
            "ROUTING": "R14C4_F3;;1;R14C4_I1MUX2;R14C4_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877744 ] ,
          "attributes": {
            "ROUTING": "R14C4_F2;;1;R14C4_I0MUX2;R14C4_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_ALU_COUT_SUM_ALU_SUM_COUT_ALU_I3_COUT[13]": {
          "hide_name": 0,
          "bits": [ 3877741 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:46.30-46.43|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_ALU_COUT_SUM_ALU_SUM_COUT_ALU_I3_COUT[12]": {
          "hide_name": 0,
          "bits": [ 3877740 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:46.30-46.43|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3877737 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:78.17-78.32|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3877735 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:78.17-78.32|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 3877734 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:78.17-78.32|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3877731 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:78.17-78.32|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 3877730 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:78.17-78.32|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3877727 ] ,
          "attributes": {
            "ROUTING": "R16C3_F4;;1;R16C3_C7;R16C3_F4_C7;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:78.17-78.32|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3877725 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:82.17-82.32|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3877723 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:82.17-82.32|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_ALU_COUT_SUM_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3877722 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:82.17-82.32|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3877720 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:82.17-82.32|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_ALU_COUT_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3877719 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:82.17-82.32|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I1_ALU_SUM_2_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3877716 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:79.32-79.47|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I1_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3877713 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:79.32-79.47|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I1_ALU_SUM_2_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3877712 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:79.32-79.47|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "$PACKER_VCC_NET": {
          "hide_name": 1,
          "bits": [ 3878531 ] ,
          "attributes": {
            "ROUTING": "R16C3_A2;R16C3_X07_A2;1;R14C3_D1;R14C3_X08_D1;1;R16C10_C0;R16C10_N220_C0;1;R14C2_C2;R14C2_X04_C2;1;R12C10_C1;R12C10_N220_C1;1;R16C5_D0;R16C5_X03_D0;1;R14C3_N20;R14C3_VCC_N200;1;R14C3_A1;R14C3_N200_A1;1;R16C10_D2;R16C10_X03_D2;1;R13C3_C0;R13C3_X04_C0;1;R12C7_D3;R12C7_X08_D3;1;R14C3_C3;R14C3_W220_C3;1;R16C10_D1;R16C10_X03_D1;1;R12C11_C1;R12C11_N220_C1;1;R12C8_C1;R12C8_N220_C1;1;R12C9_C3;R12C9_X04_C3;1;R16C3_C0;R16C3_N220_C0;1;R12C9_D3;R12C9_E260_D3;1;R12C10_N22;R12C10_VCC_N220;1;R12C10_C0;R12C10_N220_C0;1;R17C8_D3;R17C8_X03_D3;1;R16C6_C1;R16C6_N220_C1;1;R12C7_C1;R12C7_X04_C1;1;R16C10_D3;R16C10_X03_D3;1;R16C5_D2;R16C5_X03_D2;1;R16C4_C3;R16C4_X04_C3;1;R17C8_D4;R17C8_X04_D4;1;R12C7_D2;R12C7_X08_D2;1;R17C8_A1;R17C8_X03_A1;1;R12C9_C1;R12C9_X04_C1;1;R12C9_D4;R12C9_X04_D4;1;R16C4_D1;R16C4_X03_D1;1;R12C10_D5;R12C10_N260_D5;1;R17C8_C0;R17C8_X04_C0;1;R13C3_C2;R13C3_X04_C2;1;R12C10_D2;R12C10_X08_D2;1;R1C1_N20;R1C1_VCC_N200;1;R1C1_C4;R1C1_S201_C4;1;R16C5_D5;R16C5_X04_D5;1;R14C2_B1;R14C2_X04_B1;1;R16C4_D4;R16C4_X04_D4;1;R12C8_D1;R12C8_X08_D1;1;R12C10_D0;R12C10_X03_D0;1;R18C3_D1;R18C3_X03_D1;1;R16C5_D1;R16C5_X03_D1;1;R16C6_D0;R16C6_X03_D0;1;R12C8_C3;R12C8_S241_C3;1;R18C3_D2;R18C3_X03_D2;1;R16C10_X03;R16C10_VCC_X03;1;R16C10_A1;R16C10_X03_A1;1;R14C3_C1;R14C3_N220_C1;1;R12C9_C2;R12C9_X04_C2;1;R16C4_C4;R16C4_X08_C4;1;R16C4_C1;R16C4_X04_C1;1;R16C4_C5;R16C4_X08_C5;1;R16C5_C1;R16C5_X04_C1;1;R14C2_C1;R14C2_X04_C1;1;R14C3_D2;R14C3_X08_D2;1;R12C10_C4;R12C10_X08_C4;1;R16C4_D2;R16C4_X08_D2;1;R12C8_C4;R12C8_X08_C4;1;R16C10_N22;R16C10_VCC_N220;1;R16C10_C1;R16C10_N220_C1;1;R12C8_D2;R12C8_X03_D2;1;R12C10_C3;R12C10_W220_C3;1;R18C3_C2;R18C3_W220_C2;1;R12C10_X08;R12C10_VCC_X08;1;R12C10_C5;R12C10_X08_C5;1;R12C11_W22;R12C11_VCC_W220;1;R12C11_C2;R12C11_W220_C2;1;R17C8_X08;R17C8_VCC_X08;1;R17C8_C4;R17C8_X08_C4;1;R16C6_N22;R16C6_VCC_N220;1;R16C6_C0;R16C6_N220_C0;1;R12C8_D0;R12C8_X08_D0;1;R12C8_D5;R12C8_N260_D5;1;R16C4_X03;R16C4_VCC_X03;1;R16C4_A1;R16C4_X03_A1;1;R12C8_X08;R12C8_VCC_X08;1;R12C8_C5;R12C8_X08_C5;1;R16C4_C0;R16C4_X04_C0;1;R12C7_C4;R12C7_X08_C4;1;R17C8_D1;R17C8_X03_D1;1;R14C2_C0;R14C2_X04_C0;1;R12C11_D2;R12C11_X08_D2;1;R16C5_D4;R16C5_X04_D4;1;R12C7_D1;R12C7_X08_D1;1;R12C10_N26;R12C10_VCC_N260;1;R12C10_D4;R12C10_N260_D4;1;R11C8_S24;R11C8_VCC_S240;1;R12C8_C2;R12C8_S241_C2;1;R12C9_C5;R12C9_S220_C5;1;R14C3_N22;R14C3_VCC_N220;1;R14C3_C0;R14C3_N220_C0;1;R13C3_C1;R13C3_X04_C1;1;R16C3_C2;R16C3_W220_C2;1;R18C3_C1;R18C3_N220_C1;1;R12C7_N20;R12C7_VCC_N200;1;R12C7_A1;R12C7_N200_A1;1;R18C3_D3;R18C3_X03_D3;1;R16C5_C5;R16C5_S220_C5;1;R12C8_X03;R12C8_VCC_X03;1;R12C8_D3;R12C8_X03_D3;1;R16C10_C2;R16C10_W220_C2;1;R12C9_D1;R12C9_S260_D1;1;R16C5_X03;R16C5_VCC_X03;1;R16C5_D3;R16C5_X03_D3;1;R12C9_X04;R12C9_VCC_X04;1;R12C9_C0;R12C9_X04_C0;1;R18C3_N22;R18C3_VCC_N220;1;R18C3_C0;R18C3_N220_C0;1;R16C5_C0;R16C5_X04_C0;1;R16C3_W22;R16C3_VCC_W220;1;R16C3_C3;R16C3_W220_C3;1;R16C6_D2;R16C6_X03_D2;1;R16C5_S22;R16C5_VCC_S220;1;R16C5_C4;R16C5_S220_C4;1;R16C4_X08;R16C4_VCC_X08;1;R16C4_D3;R16C4_X08_D3;1;R12C9_W27;R12C9_VCC_W270;1;R12C9_D5;R12C9_W270_D5;1;R12C10_W22;R12C10_VCC_W220;1;R12C10_C2;R12C10_W220_C2;1;R12C7_C2;R12C7_X04_C2;1;R12C7_D5;R12C7_X04_D5;1;R17C8_C1;R17C8_X04_C1;1;R16C5_C2;R16C5_X04_C2;1;R12C9_S26;R12C9_VCC_S260;1;R12C9_D0;R12C9_S260_D0;1;R16C5_X04;R16C5_VCC_X04;1;R16C5_C3;R16C5_X04_C3;1;R12C11_N22;R12C11_VCC_N220;1;R12C11_C0;R12C11_N220_C0;1;R14C3_X08;R14C3_VCC_X08;1;R14C3_D3;R14C3_X08_D3;1;R12C11_D1;R12C11_X08_D1;1;R16C4_D5;R16C4_X04_D5;1;R16C3_N22;R16C3_VCC_N220;1;R16C3_C1;R16C3_N220_C1;1;R16C3_X07;R16C3_VCC_X07;1;R16C3_A3;R16C3_X07_A3;1;R16C10_W22;R16C10_VCC_W220;1;R16C10_C3;R16C10_W220_C3;1;R12C7_C3;R12C7_X04_C3;1;R14C2_X04;R14C2_VCC_X04;1;R14C2_C3;R14C2_X04_C3;1;R16C6_W22;R16C6_VCC_W220;1;R16C6_C2;R16C6_W220_C2;1;R14C3_W22;R14C3_VCC_W220;1;R14C3_C2;R14C3_W220_C2;1;R12C7_X08;R12C7_VCC_X08;1;R12C7_C5;R12C7_X08_C5;1;R12C7_X04;R12C7_VCC_X04;1;R12C7_C0;R12C7_X04_C0;1;R12C8_N26;R12C8_VCC_N260;1;R12C8_D4;R12C8_N260_D4;1;R16C6_X03;R16C6_VCC_X03;1;R16C6_D1;R16C6_X03_D1;1;R12C9_E26;R12C9_VCC_E260;1;R12C9_D2;R12C9_E260_D2;1;R12C8_N22;R12C8_VCC_N220;1;R12C8_C0;R12C8_N220_C0;1;R12C7_X07;R12C7_VCC_X07;1;R12C7_D4;R12C7_X07_D4;1;R12C10_D3;R12C10_X03_D3;1;R17C8_C2;R17C8_X04_C2;1;R12C11_X08;R12C11_VCC_X08;1;R12C11_D0;R12C11_X08_D0;1;R18C3_X03;R18C3_VCC_X03;1;R18C3_A1;R18C3_X03_A1;1;R12C10_X03;R12C10_VCC_X03;1;R12C10_D1;R12C10_X03_D1;1;R17C8_X04;R17C8_VCC_X04;1;R17C8_C3;R17C8_X04_C3;1;R18C3_W22;R18C3_VCC_W220;1;R18C3_C3;R18C3_W220_C3;1;R13C3_X04;R13C3_VCC_X04;1;R13C3_C3;R13C3_X04_C3;1;R17C8_X03;R17C8_VCC_X03;1;R17C8_D2;R17C8_X03_D2;1;R16C4_X04;R16C4_VCC_X04;1;R16C4_C2;R16C4_X04_C2;1;VCC;;1;R12C9_S22;R12C9_VCC_S220;1;R12C9_C4;R12C9_S220_C4;1"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I0_ALU_SUM_2_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3877705 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:83.32-83.47|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I0_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3877702 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:83.32-83.47|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I0_ALU_SUM_2_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3877701 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:83.32-83.47|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3877698 ] ,
          "attributes": {
            "ROUTING": "R14C3_F3;;1;R14C3_EW10;R14C3_F3_EW10;1;R14C2_B4;R14C2_W111_B4;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:79.32-79.47|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3877697 ] ,
          "attributes": {
            "ROUTING": "R14C2_F3;;1;R14C2_X06;R14C2_F3_X06;1;R14C2_A4;R14C2_X06_A4;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:83.32-83.47|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3877695 ] ,
          "attributes": {
            "ROUTING": "R14C3_F1;;1;R14C3_B5;R14C3_F1_B5;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:79.32-79.47|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3877694 ] ,
          "attributes": {
            "ROUTING": "R14C2_F1;;1;R14C2_EW10;R14C2_F1_EW10;1;R14C3_A5;R14C3_E111_A5;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:83.32-83.47|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878411 ] ,
          "attributes": {
            "ROUTING": "R13C11_F0;;1;R13C11_I0MUX0;R13C11_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3877690 ] ,
          "attributes": {
            "ROUTING": "R14C3_F2;;1;R14C3_X01;R14C3_F2_X01;1;R14C3_B4;R14C3_X01_B4;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:79.32-79.47|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3877689 ] ,
          "attributes": {
            "ROUTING": "R14C2_F2;;1;R14C2_E10;R14C2_F2_E100;1;R14C3_S20;R14C3_E101_S200;1;R14C3_A4;R14C3_S200_A4;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:83.32-83.47|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878407 ] ,
          "attributes": {
            "ROUTING": "R13C11_F3;;1;R13C11_I1MUX2;R13C11_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878412 ] ,
          "attributes": {
            "ROUTING": "R13C11_F1;;1;R13C11_I1MUX0;R13C11_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "led_counter[0]": {
          "hide_name": 0,
          "bits": [ 3877680 ] ,
          "attributes": {
            "ROUTING": "R14C3_SN10;R14C3_Q5_SN10;1;R13C3_W25;R13C3_N111_W250;1;R13C3_B1;R13C3_W250_B1;1;R14C3_S13;R14C3_Q5_S130;1;R15C3_S23;R15C3_S131_S230;1;R16C3_B1;R16C3_S231_B1;1;R14C3_X04;R14C3_Q5_X04;1;R14C3_B1;R14C3_X04_B1;1;R14C3_W25;R14C3_Q5_W250;1;R14C2_A1;R14C2_W251_A1;1;R15C2_X03;R15C2_S241_X03;1;R15C2_A7;R15C2_X03_A7;1;R18C2_A2;R18C2_S252_A2;1;R18C2_A1;R18C2_S252_A1;1;R14C3_Q5;;1;R14C3_W10;R14C3_Q5_W100;1;R14C2_S24;R14C2_W101_S240;1;R16C2_S25;R16C2_S242_S250;1;R17C2_B4;R17C2_S251_B4;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:29.11-29.22"
          }
        },
        "led_counter[1]": {
          "hide_name": 0,
          "bits": [ 3877679 ] ,
          "attributes": {
            "ROUTING": "R16C3_X01;R16C3_S242_X01;1;R16C3_B2;R16C3_X01_B2;1;R14C3_N13;R14C3_Q4_N130;1;R13C3_B2;R13C3_N131_B2;1;R14C3_X03;R14C3_Q4_X03;1;R14C3_B2;R14C3_X03_B2;1;R14C3_W13;R14C3_Q4_W130;1;R14C2_A2;R14C2_W131_A2;1;R14C3_S10;R14C3_Q4_S100;1;R15C3_W24;R15C3_S101_W240;1;R15C2_C7;R15C2_W241_C7;1;R18C2_B2;R18C2_X04_B2;1;R18C3_W25;R18C3_S252_W250;1;R18C2_X04;R18C2_W251_X04;1;R18C2_C1;R18C2_X04_C1;1;R14C3_Q4;;1;R14C3_S24;R14C3_Q4_S240;1;R16C3_S25;R16C3_S242_S250;1;R17C3_W25;R17C3_S251_W250;1;R17C2_A4;R17C2_W251_A4;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:29.11-29.22"
          }
        },
        "led_counter[2]": {
          "hide_name": 0,
          "bits": [ 3877677 ] ,
          "attributes": {
            "ROUTING": "R16C3_X06;R16C3_S272_X06;1;R16C3_A7;R16C3_X06_A7;1;R13C2_E26;R13C2_N121_E260;1;R13C3_X03;R13C3_E261_X03;1;R13C3_B3;R13C3_X03_B3;1;R14C3_S27;R14C3_E131_S270;1;R16C3_X04;R16C3_S272_X04;1;R16C3_B3;R16C3_X04_B3;1;R14C2_X07;R14C2_Q4_X07;1;R14C2_A3;R14C2_X07_A3;1;R15C2_B7;R15C2_S121_B7;1;R14C2_E13;R14C2_Q4_E130;1;R14C3_B3;R14C3_E131_B3;1;R17C2_X07;R17C2_S262_X07;1;R17C2_A3;R17C2_X07_A3;1;R18C2_X05;R18C2_S261_X05;1;R18C2_B1;R18C2_X05_B1;1;R14C2_Q4;;1;R14C2_SN20;R14C2_Q4_SN20;1;R15C2_S26;R15C2_S121_S260;1;R17C2_S26;R17C2_S262_S260;1;R18C2_C2;R18C2_S261_C2;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:29.11-29.22"
          }
        },
        "led_OBUF_O_I_DFF_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3877674 ] ,
          "attributes": {
            "ROUTING": "R15C2_A0;R15C2_F7_A0;1;R15C2_F7;;1;R15C2_A1;R15C2_F7_A1;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:0.0-0.0|/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:91.5-100.12|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:575.21-575.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878406 ] ,
          "attributes": {
            "ROUTING": "R13C11_F2;;1;R13C11_I0MUX2;R13C11_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878404 ] ,
          "attributes": {
            "ROUTING": "R13C11_OF0;;1;R13C11_I1MUX1;R13C11_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "led_OBUF_O_I_DFF_Q_D[4]": {
          "hide_name": 0,
          "bits": [ 3877667 ] ,
          "attributes": {
            "ROUTING": "R17C2_EW10;R17C2_F4_EW10;1;R17C3_N25;R17C3_E111_N250;1;R16C3_B7;R16C3_N251_B7;1;R17C2_B3;R17C2_X03_B3;1;R17C2_F4;;1;R17C2_X03;R17C2_F4_X03;1;R17C2_A0;R17C2_X03_A0;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:0.0-0.0|/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:91.5-100.12|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:575.21-575.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878403 ] ,
          "attributes": {
            "ROUTING": "R13C11_OF2;;1;R13C11_I0MUX1;R13C11_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878484 ] ,
          "attributes": {
            "ROUTING": "R14C6_F3;;1;R14C6_I1MUX2;R14C6_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "led_OBUF_O_I[0]": {
          "hide_name": 0,
          "bits": [ 3877662 ] ,
          "attributes": {
            "ROUTING": "R15C2_Q1;;1;R15C2_W13;R15C2_Q1_W130;1;R15C1_A0;R15C1_W131_A0;1"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878488 ] ,
          "attributes": {
            "ROUTING": "R14C6_F0;;1;R14C6_I0MUX0;R14C6_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "led_OBUF_O_I[1]": {
          "hide_name": 0,
          "bits": [ 3877659 ] ,
          "attributes": {
            "ROUTING": "R15C2_Q0;;1;R15C2_SN20;R15C2_Q0_SN20;1;R16C2_W22;R16C2_S121_W220;1;R16C1_D1;R16C1_E222_D1;1"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878489 ] ,
          "attributes": {
            "ROUTING": "R14C6_F1;;1;R14C6_I1MUX0;R14C6_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "led_OBUF_O_I[2]": {
          "hide_name": 0,
          "bits": [ 3877656 ] ,
          "attributes": {
            "ROUTING": "R18C2_Q2;;1;R18C2_S22;R18C2_Q2_S220;1;R20C2_W22;R20C2_S222_W220;1;R20C1_S22;R20C1_E222_S220;1;R21C1_D1;R21C1_S221_D1;1"
          }
        },
        "txState_DFFE_Q_D_LUT2_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3878495 ] ,
          "attributes": {
            "ROUTING": "R15C10_A3;R15C10_N111_A3;1;R16C10_F6;;1;R16C10_SN10;R16C10_F6_SN10;1;R15C10_A0;R15C10_N111_A0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I[3]": {
          "hide_name": 0,
          "bits": [ 3877653 ] ,
          "attributes": {
            "ROUTING": "R18C2_Q1;;1;R18C2_S21;R18C2_Q1_S210;1;R20C2_S21;R20C2_S212_S210;1;R22C2_W21;R22C2_S212_W210;1;R22C1_X06;R22C1_W211_X06;1;R22C1_D1;R22C1_X06_D1;1"
          }
        },
        "txState_DFFE_Q_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878501 ] ,
          "attributes": {
            "ROUTING": "R15C10_F0;;1;R15C10_I0MUX0;R15C10_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "led_OBUF_O_I[4]": {
          "hide_name": 0,
          "bits": [ 3877650 ] ,
          "attributes": {
            "ROUTING": "R17C2_Q0;;1;R17C2_S20;R17C2_Q0_S200;1;R19C2_S20;R19C2_S202_S200;1;R21C2_S20;R21C2_S202_S200;1;R23C2_S20;R23C2_S202_S200;1;R25C2_W20;R25C2_S202_W200;1;R25C1_D1;R25C1_W201_D1;1"
          }
        },
        "txState_DFFE_Q_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878502 ] ,
          "attributes": {
            "ROUTING": "R15C10_F1;;1;R15C10_I1MUX0;R15C10_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "led_OBUF_O_I[5]": {
          "hide_name": 0,
          "bits": [ 3877647 ] ,
          "attributes": {
            "ROUTING": "R17C2_Q3;;1;R17C2_S23;R17C2_Q3_S230;1;R19C2_S26;R19C2_S232_S260;1;R21C2_S27;R21C2_S262_S270;1;R23C2_S22;R23C2_S272_S220;1;R25C2_S22;R25C2_S222_S220;1;R26C2_W22;R26C2_S221_W220;1;R26C1_D1;R26C1_E222_D1;1"
          }
        },
        "txByteCounter[0]": {
          "hide_name": 0,
          "bits": [ 3877638 ] ,
          "attributes": {
            "ROUTING": "R17C9_B5;R17C9_S251_B5;1;R17C9_B4;R17C9_S251_B4;1;R17C9_X04;R17C9_S251_X04;1;R16C9_D4;R16C9_X02_D4;1;R17C9_B1;R17C9_X04_B1;1;R16C9_S25;R16C9_E111_S250;1;R16C9_X02;R16C9_E231_X02;1;R17C9_B0;R17C9_X04_B0;1;R16C8_EW10;R16C8_Q3_EW10;1;R16C8_X06;R16C8_Q3_X06;1;R16C8_D0;R16C8_X06_D0;1;R16C8_S23;R16C8_Q3_S230;1;R17C8_B1;R17C8_S231_B1;1;R17C10_D1;R17C10_X08_D1;1;R16C8_Q3;;1;R16C8_E23;R16C8_Q3_E230;1;R16C10_S23;R16C10_E232_S230;1;R17C10_X08;R17C10_S231_X08;1;R17C10_D2;R17C10_X08_D2;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:108.11-108.24"
          }
        },
        "txByteCounter[1]": {
          "hide_name": 0,
          "bits": [ 3877637 ] ,
          "attributes": {
            "ROUTING": "R16C8_EW20;R16C8_Q4_EW20;1;R16C9_C4;R16C9_E121_C4;1;R17C9_A0;R17C9_X02_A0;1;R17C9_A4;R17C9_X06_A4;1;R17C9_X02;R17C9_E231_X02;1;R17C9_D5;R17C9_X02_D5;1;R17C9_X06;R17C9_E231_X06;1;R17C9_D1;R17C9_X06_D1;1;R16C8_E10;R16C8_Q4_E100;1;R16C8_C0;R16C8_E100_C0;1;R16C8_SN10;R16C8_Q4_SN10;1;R17C8_B2;R17C8_S111_B2;1;R17C10_X02;R17C10_E232_X02;1;R17C10_C1;R17C10_X02_C1;1;R16C8_Q4;;1;R16C8_S13;R16C8_Q4_S130;1;R17C8_E23;R17C8_S131_E230;1;R17C10_B2;R17C10_E232_B2;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:108.11-108.24"
          }
        },
        "txByteCounter[3]": {
          "hide_name": 0,
          "bits": [ 3877636 ] ,
          "attributes": {
            "ROUTING": "R16C8_E13;R16C8_Q5_E130;1;R16C9_B4;R16C9_E131_B4;1;R17C9_D4;R17C9_E221_D4;1;R17C9_C0;R17C9_X01_C0;1;R17C9_X05;R17C9_E221_X05;1;R17C9_C5;R17C9_X05_C5;1;R17C8_E22;R17C8_S121_E220;1;R17C9_X01;R17C9_E221_X01;1;R17C9_A1;R17C9_X01_A1;1;R16C8_X04;R16C8_Q5_X04;1;R16C8_B0;R16C8_X04_B0;1;R16C8_SN20;R16C8_Q5_SN20;1;R17C8_B4;R17C8_S121_B4;1;R17C10_B1;R17C10_X04_B1;1;R16C8_Q5;;1;R16C8_E25;R16C8_Q5_E250;1;R16C10_S25;R16C10_E252_S250;1;R17C10_X04;R17C10_S251_X04;1;R17C10_C2;R17C10_X04_C2;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:108.11-108.24"
          }
        },
        "txByteCounter[2]": {
          "hide_name": 0,
          "bits": [ 3877635 ] ,
          "attributes": {
            "ROUTING": "R16C8_W13;R16C8_Q2_W130;1;R16C8_E27;R16C8_W130_E270;1;R16C9_A4;R16C9_E271_A4;1;R17C10_X03;R17C10_E242_X03;1;R17C10_A1;R17C10_X03_A1;1;R17C9_C1;R17C9_E241_C1;1;R17C9_X03;R17C9_E241_X03;1;R17C9_D0;R17C9_X03_D0;1;R17C8_E24;R17C8_S101_E240;1;R17C9_C4;R17C9_E241_C4;1;R16C8_X01;R16C8_Q2_X01;1;R16C8_A0;R16C8_X01_A0;1;R16C8_S22;R16C8_Q2_S220;1;R17C8_X01;R17C8_S221_X01;1;R17C8_B3;R17C8_X01_B3;1;R17C10_X05;R17C10_E202_X05;1;R17C10_A2;R17C10_X05_A2;1;R16C8_Q2;;1;R16C8_S10;R16C8_Q2_S100;1;R17C8_E20;R17C8_S101_E200;1;R17C9_X07;R17C9_E241_X07;1;R17C9_A5;R17C9_X07_A5;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:108.11-108.24"
          }
        },
        "txState_DFFE_Q_D_LUT2_F_I1_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3877633 ] ,
          "attributes": {
            "ROUTING": "R16C9_D6;R16C9_X04_D6;1;R15C9_S25;R15C9_E111_S250;1;R16C9_X04;R16C9_S251_X04;1;R16C9_D7;R16C9_X04_D7;1;R15C9_E21;R15C9_E111_E210;1;R15C10_S21;R15C10_E211_S210;1;R16C10_X02;R16C10_S211_X02;1;R16C10_D7;R16C10_X02_D7;1;R15C9_E25;R15C9_E111_E250;1;R15C10_X08;R15C10_E251_X08;1;R15C10_D2;R15C10_X08_D2;1;R15C8_F6;;1;R15C8_EW10;R15C8_F6_EW10;1;R15C9_A7;R15C9_E111_A7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_D_LUT2_F_I1_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3877632 ] ,
          "attributes": {
            "ROUTING": "R16C9_C6;R16C9_S221_C6;1;R15C10_W10;R15C10_F3_W100;1;R15C9_C7;R15C9_W101_C7;1;R15C10_S13;R15C10_F3_S130;1;R16C10_C7;R16C10_S131_C7;1;R15C10_EW20;R15C10_F3_EW20;1;R15C9_S22;R15C9_W121_S220;1;R16C9_C7;R16C9_S221_C7;1;R15C10_F3;;1;R15C10_X02;R15C10_F3_X02;1;R15C10_C2;R15C10_X02_C2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_D_LUT2_F_I1_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3877631 ] ,
          "attributes": {
            "ROUTING": "R15C9_X07;R15C9_F6_X07;1;R15C9_B7;R15C9_X07_B7;1;R16C9_B7;R16C9_X05_B7;1;R15C10_B2;R15C10_S250_B2;1;R15C9_S26;R15C9_F6_S260;1;R16C9_X05;R16C9_S261_X05;1;R16C9_B6;R16C9_X05_B6;1;R15C9_F6;;1;R15C9_EW10;R15C9_F6_EW10;1;R15C10_S25;R15C10_E111_S250;1;R16C10_B7;R16C10_S251_B7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataOut[0]": {
          "hide_name": 0,
          "bits": [ 3877629 ] ,
          "attributes": {
            "ROUTING": "R17C9_Q0;;1;R17C9_E13;R17C9_Q0_E130;1;R17C9_A7;R17C9_E130_A7;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:105.11-105.18"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878399 ] ,
          "attributes": {
            "ROUTING": "R13C11_F5;;1;R13C11_I1MUX4;R13C11_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataOut[1]": {
          "hide_name": 0,
          "bits": [ 3877626 ] ,
          "attributes": {
            "ROUTING": "R17C9_Q4;;1;R17C9_W13;R17C9_Q4_W130;1;R17C9_B7;R17C9_W130_B7;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:105.11-105.18"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878398 ] ,
          "attributes": {
            "ROUTING": "R13C11_F4;;1;R13C11_I0MUX4;R13C11_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataOut[2]": {
          "hide_name": 0,
          "bits": [ 3877623 ] ,
          "attributes": {
            "ROUTING": "R17C10_Q1;;1;R17C10_X06;R17C10_Q1_X06;1;R17C10_A5;R17C10_X06_A5;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:105.11-105.18"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878394 ] ,
          "attributes": {
            "ROUTING": "R13C11_F7;;1;R13C11_I1MUX6;R13C11_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataOut[3]": {
          "hide_name": 0,
          "bits": [ 3877620 ] ,
          "attributes": {
            "ROUTING": "R17C10_Q2;;1;R17C10_X01;R17C10_Q2_X01;1;R17C10_B5;R17C10_X01_B5;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:105.11-105.18"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878393 ] ,
          "attributes": {
            "ROUTING": "R13C11_F6;;1;R13C11_I0MUX6;R13C11_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataOut[4]": {
          "hide_name": 0,
          "bits": [ 3877617 ] ,
          "attributes": {
            "ROUTING": "R17C9_Q5;;1;R17C9_N13;R17C9_Q5_N130;1;R17C9_A3;R17C9_N130_A3;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:105.11-105.18"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878391 ] ,
          "attributes": {
            "ROUTING": "R13C11_OF4;;1;R13C11_I1MUX5;R13C11_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataOut[5]": {
          "hide_name": 0,
          "bits": [ 3877614 ] ,
          "attributes": {
            "ROUTING": "R17C9_Q1;;1;R17C9_S13;R17C9_Q1_S130;1;R17C9_B3;R17C9_S130_B3;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:105.11-105.18"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878390 ] ,
          "attributes": {
            "ROUTING": "R13C11_OF6;;1;R13C11_I0MUX5;R13C11_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataOut[6]": {
          "hide_name": 0,
          "bits": [ 3877611 ] ,
          "attributes": {
            "ROUTING": "R16C9_Q4;;1;R16C9_X03;R16C9_Q4_X03;1;R16C9_A1;R16C9_X03_A1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3878388 ] ,
          "attributes": {
            "ROUTING": "R13C11_OF1;;1;R13C11_I1MUX3;R13C11_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "dataOut_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3877608 ] ,
          "attributes": {
            "ROUTING": "R16C9_X07;R16C9_F6_X07;1;R16C9_CE2;R16C9_X07_CE2;1;R17C10_CE1;R17C10_X07_CE1;1;R17C9_E24;R17C9_S101_E240;1;R17C10_X07;R17C10_E241_X07;1;R17C10_CE0;R17C10_X07_CE0;1;R17C9_CE2;R17C9_S211_CE2;1;R16C9_F6;;1;R16C9_S10;R16C9_F6_S100;1;R16C9_S21;R16C9_S100_S210;1;R17C9_CE0;R17C9_S211_CE0;1"
          }
        },
        "rxState[0]": {
          "hide_name": 0,
          "bits": [ 3877605 ] ,
          "attributes": {
            "ROUTING": "R17C4_S21;R17C4_Q1_S210;1;R18C4_X08;R18C4_S211_X08;1;R18C4_SEL6;R18C4_X08_SEL6;1;R17C4_A6;R17C4_X06_A6;1;R17C4_D2;R17C4_X06_D2;1;R17C4_A1;R17C4_X02_A1;1;R17C4_X02;R17C4_Q1_X02;1;R17C4_C3;R17C4_X02_C3;1;R17C4_C7;R17C4_X06_C7;1;R17C4_X06;R17C4_Q1_X06;1;R17C4_C5;R17C4_X06_C5;1;R17C4_Q1;;1;R17C4_W10;R17C4_Q1_W100;1;R17C4_B4;R17C4_W100_B4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rxState[1]": {
          "hide_name": 0,
          "bits": [ 3877602 ] ,
          "attributes": {
            "ROUTING": "R17C4_S13;R17C4_Q0_S130;1;R17C4_D6;R17C4_S130_D6;1;R17C4_C2;R17C4_X01_C2;1;R17C4_B1;R17C4_X05_B1;1;R17C4_X01;R17C4_Q0_X01;1;R17C4_B3;R17C4_X01_B3;1;R17C4_B7;R17C4_X05_B7;1;R17C4_C4;R17C4_X05_C4;1;R17C4_Q0;;1;R17C4_X05;R17C4_Q0_X05;1;R17C4_A5;R17C4_X05_A5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rxState[2]": {
          "hide_name": 0,
          "bits": [ 3877600 ] ,
          "attributes": {
            "ROUTING": "R17C4_A2;R17C4_N111_A2;1;R17C4_C6;R17C4_N111_C6;1;R18C4_X04;R18C4_Q5_X04;1;R18C4_D7;R18C4_X04_D7;1;R18C4_SN10;R18C4_Q5_SN10;1;R17C4_A3;R17C4_N111_A3;1;R17C4_A7;R17C4_N121_A7;1;R18C4_N10;R18C4_Q5_N100;1;R17C4_B5;R17C4_N101_B5;1;R18C4_Q5;;1;R18C4_SN20;R18C4_Q5_SN20;1;R17C4_A4;R17C4_N121_A4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dataIn[0]": {
          "hide_name": 0,
          "bits": [ 3877597 ] ,
          "attributes": {
            "ROUTING": "R14C4_C3;R14C4_W101_C3;1;R14C5_Q1;;1;R14C5_W10;R14C5_Q1_W100;1;R14C4_C5;R14C4_W101_C5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dataIn[1]": {
          "hide_name": 0,
          "bits": [ 3877594 ] ,
          "attributes": {
            "ROUTING": "R14C4_N21;R14C4_W111_N210;1;R14C4_A3;R14C4_N210_A3;1;R14C5_X01;R14C5_Q0_X01;1;R14C5_A1;R14C5_X01_A1;1;R14C5_Q0;;1;R14C5_EW10;R14C5_Q0_EW10;1;R14C4_B5;R14C4_W111_B5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dataIn[2]": {
          "hide_name": 0,
          "bits": [ 3877591 ] ,
          "attributes": {
            "ROUTING": "R14C5_EW20;R14C5_Q5_EW20;1;R14C4_D3;R14C4_W121_D3;1;R14C5_N10;R14C5_Q5_N100;1;R14C5_A0;R14C5_N100_A0;1;R14C5_Q5;;1;R14C5_W13;R14C5_Q5_W130;1;R14C4_A5;R14C4_W131_A5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dataIn[3]": {
          "hide_name": 0,
          "bits": [ 3877588 ] ,
          "attributes": {
            "ROUTING": "R14C4_SEL2;R14C4_X06_SEL2;1;R15C3_EW10;R15C3_Q5_EW10;1;R15C4_N25;R15C4_E111_N250;1;R14C4_X06;R14C4_N251_X06;1;R14C4_SEL4;R14C4_X06_SEL4;1;R15C3_Q5;;1;R15C3_E25;R15C3_Q5_E250;1;R15C5_N25;R15C5_E252_N250;1;R14C5_X06;R14C5_N251_X06;1;R14C5_A5;R14C5_X06_A5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dataIn[4]": {
          "hide_name": 0,
          "bits": [ 3877585 ] ,
          "attributes": {
            "ROUTING": "R15C3_X07;R15C3_Q4_X07;1;R15C3_A5;R15C3_X07_A5;1;R15C3_Q4;;1;R15C3_X03;R15C3_Q4_X03;1;R15C3_A6;R15C3_X03_A6;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:19.11-19.17"
          }
        },
        "dataIn[5]": {
          "hide_name": 0,
          "bits": [ 3877583 ] ,
          "attributes": {
            "ROUTING": "R15C3_X05;R15C3_Q2_X05;1;R15C3_A4;R15C3_X05_A4;1;R15C3_Q2;;1;R15C3_S13;R15C3_Q2_S130;1;R15C3_D6;R15C3_S130_D6;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:19.11-19.17"
          }
        },
        "dataIn[6]": {
          "hide_name": 0,
          "bits": [ 3877581 ] ,
          "attributes": {
            "ROUTING": "R15C3_N21;R15C3_Q1_N210;1;R15C3_A2;R15C3_N210_A2;1;R15C3_Q1;;1;R15C3_W13;R15C3_Q1_W130;1;R15C3_B6;R15C3_W130_B6;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:19.11-19.17"
          }
        },
        "dataIn[7]": {
          "hide_name": 0,
          "bits": [ 3877579 ] ,
          "attributes": {
            "ROUTING": "R15C3_N13;R15C3_Q3_N130;1;R15C3_C6;R15C3_N130_C6;1;R15C3_Q3;;1;R15C3_X02;R15C3_Q3_X02;1;R15C3_A1;R15C3_X02_A1;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:19.11-19.17"
          }
        },
        "uart_rx_IBUF_I_O[1]": {
          "hide_name": 0,
          "bits": [ 3877578 ] ,
          "attributes": {
            "ROUTING": "R17C4_X04;R17C4_N272_X04;1;R17C4_B2;R17C4_X04_B2;1;R29C3_N26;R29C3_E261_N260;1;R27C3_N27;R27C3_N262_N270;1;R25C3_N22;R25C3_N272_N220;1;R23C3_N23;R23C3_N222_N230;1;R21C3_N26;R21C3_N232_N260;1;R19C3_N27;R19C3_N262_N270;1;R17C3_N27;R17C3_N272_N270;1;R15C3_A3;R15C3_N272_A3;1;R29C2_Q6;;1;R29C2_E26;R29C2_Q6_E260;1;R29C4_N26;R29C4_E262_N260;1;R27C4_N26;R27C4_N262_N260;1;R25C4_N27;R25C4_N262_N270;1;R23C4_N27;R23C4_N272_N270;1;R21C4_N27;R21C4_N272_N270;1;R19C4_N27;R19C4_N272_N270;1;R17C4_B6;R17C4_N272_B6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataIn_DFFE_Q_CE[0]": {
          "hide_name": 0,
          "bits": [ 3877577 ] ,
          "attributes": {
            "ROUTING": "R15C3_CE1;R15C3_X06_CE1;1;R15C3_CE2;R15C3_X06_CE2;1;R14C5_CE0;R14C5_X08_CE0;1;R17C4_EW20;R17C4_F7_EW20;1;R17C5_N22;R17C5_E121_N220;1;R15C5_N23;R15C5_N222_N230;1;R14C5_X08;R14C5_N231_X08;1;R14C5_CE2;R14C5_X08_CE2;1;R17C4_W13;R17C4_F7_W130;1;R17C3_N23;R17C3_W131_N230;1;R15C3_CE0;R15C3_X06_CE0;1;R15C3_X06;R15C3_N232_X06;1;R17C4_W27;R17C4_F7_W270;1;R17C3_X08;R17C3_W271_X08;1;R17C3_B5;R17C3_X08_B5;1;R17C4_F7;;1;R17C4_S10;R17C4_F7_S100;1;R18C4_A5;R18C4_S101_A5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878483 ] ,
          "attributes": {
            "ROUTING": "R14C6_F2;;1;R14C6_I0MUX2;R14C6_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 3877573 ] ,
          "attributes": {
            "ROUTING": "R14C4_OF2;;1;R14C4_E22;R14C4_OF2_E220;1;R14C6_W81;R14C6_E222_W810;1;R14C3_E10;R14C3_E818_E100;1;R14C4_D1;R14C4_E101_D1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3877572 ] ,
          "attributes": {
            "ROUTING": "R16C3_F7;;1;R16C3_EW10;R16C3_F7_EW10;1;R16C4_N25;R16C4_E111_N250;1;R14C4_X04;R14C4_N252_X04;1;R14C4_C1;R14C4_X04_C1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 3877571 ] ,
          "attributes": {
            "ROUTING": "R13C3_F4;;1;R13C3_S13;R13C3_F4_S130;1;R14C3_E23;R14C3_S131_E230;1;R14C4_B1;R14C4_E231_B1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 3877570 ] ,
          "attributes": {
            "ROUTING": "R14C4_N13;R14C4_OF4_N130;1;R14C4_W83;R14C4_N130_W830;1;R14C5_W25;R14C5_E838_W250;1;R14C4_A1;R14C4_W251_A1;1;R14C3_C5;R14C3_W241_C5;1;R14C3_C4;R14C3_W241_C4;1;R14C4_OF4;;1;R14C4_W24;R14C4_OF4_W240;1;R14C2_C4;R14C2_W242_C4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_counter_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3877567 ] ,
          "attributes": {
            "ROUTING": "R14C2_X05;R14C2_W202_X05;1;R14C2_CE2;R14C2_X05_CE2;1;R14C4_OF0;;1;R14C4_W20;R14C4_OF0_W200;1;R14C3_X05;R14C3_W201_X05;1;R14C3_CE2;R14C3_X05_CE2;1"
          }
        },
        "byteReady_MUX2_LUT5_S0_I1": {
          "hide_name": 0,
          "bits": [ 3877566 ] ,
          "attributes": {
            "ROUTING": "R14C4_F1;;1;R14C4_I1MUX0;R14C4_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "byteReady_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 3877565 ] ,
          "attributes": {
            "ROUTING": "R14C4_F0;;1;R14C4_I0MUX0;R14C4_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0[13]": {
          "hide_name": 0,
          "bits": [ 3877562 ] ,
          "attributes": {
            "ROUTING": "R16C6_F2;;1;R16C6_N13;R16C6_F2_N130;1;R15C6_D7;R15C6_N131_D7;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:46.30-46.43|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady_DFFE_Q_D[3]": {
          "hide_name": 0,
          "bits": [ 3877558 ] ,
          "attributes": {
            "ROUTING": "R15C5_D7;R15C5_N261_D7;1;R16C5_F6;;1;R16C5_N26;R16C5_F6_N260;1;R15C5_D5;R15C5_N261_D5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady_DFFE_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 3877557 ] ,
          "attributes": {
            "ROUTING": "R15C5_C7;R15C5_W101_C7;1;R15C6_F7;;1;R15C6_W10;R15C6_F7_W100;1;R15C5_C5;R15C5_W101_C5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady_DFFE_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 3877556 ] ,
          "attributes": {
            "ROUTING": "R15C5_X07;R15C5_F6_X07;1;R15C5_B7;R15C5_X07_B7;1;R15C5_F6;;1;R15C5_W10;R15C5_F6_W100;1;R15C5_B5;R15C5_W100_B5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady_DFFE_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3877555 ] ,
          "attributes": {
            "ROUTING": "R15C5_A7;R15C5_E111_A7;1;R15C4_F7;;1;R15C4_EW10;R15C4_F7_EW10;1;R15C5_A5;R15C5_E111_A5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "$PACKER_GND_NET": {
          "hide_name": 1,
          "bits": [ 3878529 ] ,
          "attributes": {
            "ROUTING": "R12C10_A2;R12C10_S251_A2;1;R17C8_A2;R17C8_N210_A2;1;R16C5_A2;R16C5_N210_A2;1;R16C5_A4;R16C5_E251_A4;1;R16C4_A2;R16C4_E271_A2;1;R14C2_B2;R14C2_S250_B2;1;R12C8_A0;R12C8_N271_A0;1;R12C8_A4;R12C8_W210_A4;1;R12C9_A3;R12C9_W271_A3;1;R12C7_A3;R12C7_S251_A3;1;R12C8_A1;R12C8_N271_A1;1;R14C2_D2;R14C2_S270_D2;1;R17C8_N21;R17C8_VSS_N210;1;R17C8_A3;R17C8_N210_A3;1;R12C10_A5;R12C10_W210_A5;1;R11C7_S25;R11C7_VSS_S250;1;R12C7_A2;R12C7_S251_A2;1;R16C10_A3;R16C10_N210_A3;1;R12C11_A1;R12C11_E210_A1;1;R14C2_S27;R14C2_VSS_S270;1;R14C2_D3;R14C2_S270_D3;1;R16C9_N27;R16C9_VSS_N270;1;R15C9_LSR0;R15C9_N271_LSR0;1;R12C9_A1;R12C9_W271_A1;1;R12C10_A1;R12C10_E210_A1;1;R12C11_N21;R12C11_VSS_N210;1;R12C11_A2;R12C11_N210_A2;1;R16C3_E21;R16C3_VSS_E210;1;R16C3_A1;R16C3_E210_A1;1;R12C8_A2;R12C8_N271_A2;1;R18C3_A3;R18C3_N210_A3;1;R13C3_E21;R13C3_VSS_E210;1;R13C3_A1;R13C3_E210_A1;1;R12C9_A2;R12C9_W271_A2;1;R13C3_D2;R13C3_S270_D2;1;R16C6_S25;R16C6_VSS_S250;1;R16C6_B2;R16C6_S250_B2;1;R12C9_A0;R12C9_W271_A0;1;R14C2_E27;R14C2_VSS_E270;1;R14C2_D1;R14C2_E270_D1;1;R12C8_W21;R12C8_VSS_W210;1;R12C8_A5;R12C8_W210_A5;1;R16C6_A1;R16C6_E210_A1;1;R16C4_W21;R16C4_VSS_W210;1;R16C4_A4;R16C4_W210_A4;1;R16C10_N21;R16C10_VSS_N210;1;R16C10_A2;R16C10_N210_A2;1;R12C7_A4;R12C7_W210_A4;1;R16C5_A0;R16C5_E210_A0;1;R16C3_D3;R16C3_S270_D3;1;R16C6_A2;R16C6_X02_A2;1;R16C6_E21;R16C6_VSS_E210;1;R16C6_A0;R16C6_E210_A0;1;R12C10_W21;R12C10_VSS_W210;1;R12C10_A4;R12C10_W210_A4;1;R14C3_N21;R14C3_VSS_N210;1;R14C3_A2;R14C3_N210_A2;1;R18C3_N21;R18C3_VSS_N210;1;R18C3_A2;R18C3_N210_A2;1;R12C11_E21;R12C11_VSS_E210;1;R12C11_A0;R12C11_E210_A0;1;R13C3_A3;R13C3_N210_A3;1;R12C9_A4;R12C9_W271_A4;1;R16C5_N21;R16C5_VSS_N210;1;R16C5_A3;R16C5_N210_A3;1;R13C3_S27;R13C3_VSS_S270;1;R13C3_D3;R13C3_S270_D3;1;R17C8_W21;R17C8_VSS_W210;1;R17C8_A4;R17C8_W210_A4;1;R13C3_E27;R13C3_VSS_E270;1;R13C3_D1;R13C3_E270_D1;1;R16C3_E27;R16C3_VSS_E270;1;R16C3_D1;R16C3_E270_D1;1;R12C10_W27;R12C10_VSS_W270;1;R12C9_A5;R12C9_W271_A5;1;R12C11_S25;R12C11_VSS_S250;1;R12C11_B2;R12C11_S250_B2;1;R16C4_E25;R16C4_VSS_E250;1;R16C5_A5;R16C5_E251_A5;1;R16C3_S27;R16C3_VSS_S270;1;R16C3_D2;R16C3_S270_D2;1;R16C3_E25;R16C3_VSS_E250;1;R16C4_A3;R16C4_E251_A3;1;R13C3_N21;R13C3_VSS_N210;1;R13C3_A2;R13C3_N210_A2;1;R12C7_W21;R12C7_VSS_W210;1;R12C7_A5;R12C7_W210_A5;1;R16C5_E21;R16C5_VSS_E210;1;R16C5_A1;R16C5_E210_A1;1;R13C8_N27;R13C8_VSS_N270;1;R12C8_A3;R12C8_N271_A3;1;R14C2_S25;R14C2_VSS_S250;1;R14C2_B3;R14C2_S250_B3;1;R14C3_A3;R14C3_N210_A3;1;R16C6_X02;R16C6_E211_X02;1;R16C4_A5;R16C4_W210_A5;1;R12C10_E21;R12C10_VSS_E210;1;R12C10_A0;R12C10_E210_A0;1;VSS;;1;R11C10_S25;R11C10_VSS_S250;1;R12C10_A3;R12C10_S251_A3;1"
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877543 ] ,
          "attributes": {
            "ROUTING": "R15C5_F5;;1;R15C5_I1MUX4;R15C5_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877542 ] ,
          "attributes": {
            "ROUTING": "R15C5_F4;;1;R15C5_I0MUX4;R15C5_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3877540 ] ,
          "attributes": {
            "ROUTING": "R16C4_S10;R16C4_F1_S100;1;R17C4_E24;R17C4_S101_E240;1;R17C5_C1;R17C5_E241_C1;1;R16C4_F1;;1;R16C4_N13;R16C4_F1_N130;1;R15C4_E27;R15C4_N131_E270;1;R15C5_A6;R15C5_E271_A6;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:46.30-46.43|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3878387 ] ,
          "attributes": {
            "ROUTING": "R13C11_OF5;;1;R13C11_I0MUX3;R13C11_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3877537 ] ,
          "attributes": {
            "ROUTING": "R16C5_S21;R16C5_E111_S210;1;R17C5_X02;R17C5_S211_X02;1;R17C5_C3;R17C5_X02_C3;1;R16C4_F3;;1;R16C4_EW10;R16C4_F3_EW10;1;R16C5_A6;R16C5_E111_A6;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:46.30-46.43|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878383 ] ,
          "attributes": {
            "ROUTING": "R13C12_F1;;1;R13C12_I1MUX0;R13C12_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0[4]": {
          "hide_name": 0,
          "bits": [ 3877534 ] ,
          "attributes": {
            "ROUTING": "R16C5_S27;R16C5_E131_S270;1;R17C5_X04;R17C5_S271_X04;1;R17C5_C0;R17C5_X04_C0;1;R16C4_F5;;1;R16C4_E13;R16C4_F5_E130;1;R16C5_B6;R16C5_E131_B6;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:46.30-46.43|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878382 ] ,
          "attributes": {
            "ROUTING": "R13C12_F0;;1;R13C12_I0MUX0;R13C12_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0[8]": {
          "hide_name": 0,
          "bits": [ 3877531 ] ,
          "attributes": {
            "ROUTING": "R16C5_X06;R16C5_F3_X06;1;R16C5_C6;R16C5_X06_C6;1;R16C5_F3;;1;R16C5_E10;R16C5_F3_E100;1;R16C6_S24;R16C6_E101_S240;1;R17C6_C3;R17C6_S241_C3;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:46.30-46.43|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878378 ] ,
          "attributes": {
            "ROUTING": "R13C12_F3;;1;R13C12_I1MUX2;R13C12_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0[9]": {
          "hide_name": 0,
          "bits": [ 3877528 ] ,
          "attributes": {
            "ROUTING": "R16C5_X07;R16C5_F4_X07;1;R16C5_D6;R16C5_X07_D6;1;R16C5_F4;;1;R16C5_S10;R16C5_F4_S100;1;R17C5_C2;R17C5_S101_C2;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:46.30-46.43|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878377 ] ,
          "attributes": {
            "ROUTING": "R13C12_F2;;1;R13C12_I0MUX2;R13C12_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0[10]": {
          "hide_name": 0,
          "bits": [ 3877525 ] ,
          "attributes": {
            "ROUTING": "R16C5_SN20;R16C5_F5_SN20;1;R15C5_C0;R15C5_N121_C0;1;R16C5_F5;;1;R16C5_EW10;R16C5_F5_EW10;1;R16C6_N21;R16C6_E111_N210;1;R15C6_A7;R15C6_N211_A7;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:46.30-46.43|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878375 ] ,
          "attributes": {
            "ROUTING": "R13C12_OF0;;1;R13C12_I1MUX1;R13C12_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0[11]": {
          "hide_name": 0,
          "bits": [ 3877522 ] ,
          "attributes": {
            "ROUTING": "R16C6_N20;R16C6_F0_N200;1;R15C6_C4;R15C6_N201_C4;1;R16C6_F0;;1;R16C6_N10;R16C6_F0_N100;1;R15C6_B7;R15C6_N101_B7;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:46.30-46.43|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878374 ] ,
          "attributes": {
            "ROUTING": "R13C12_OF2;;1;R13C12_I0MUX1;R13C12_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0[12]": {
          "hide_name": 0,
          "bits": [ 3877519 ] ,
          "attributes": {
            "ROUTING": "R16C6_SN20;R16C6_F1_SN20;1;R15C6_C1;R15C6_N121_C1;1;R16C6_F1;;1;R16C6_SN10;R16C6_F1_SN10;1;R15C6_C7;R15C6_N111_C7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I1_LUT2_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3877517 ] ,
          "attributes": {
            "ROUTING": "R17C5_E10;R17C5_F6_E100;1;R17C5_A4;R17C5_E100_A4;1;R17C5_A3;R17C5_N130_A3;1;R17C5_A2;R17C5_N130_A2;1;R17C5_A0;R17C5_X03_A0;1;R17C5_N13;R17C5_F6_N130;1;R17C5_X03;R17C5_F6_X03;1;R17C5_A1;R17C5_X03_A1;1;R17C5_EW10;R17C5_F6_EW10;1;R17C6_A3;R17C6_E111_A3;1;R17C5_N26;R17C5_F6_N260;1;R15C5_X03;R15C5_N262_X03;1;R15C5_A0;R15C5_X03_A0;1;R15C6_X06;R15C6_N272_X06;1;R15C6_A4;R15C6_X06_A4;1;R17C5_F6;;1;R17C5_E13;R17C5_F6_E130;1;R17C6_N27;R17C6_E131_N270;1;R15C6_A1;R15C6_N272_A1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878370 ] ,
          "attributes": {
            "ROUTING": "R13C12_F5;;1;R13C12_I1MUX4;R13C12_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3877513 ] ,
          "attributes": {
            "ROUTING": "R16C4_N22;R16C4_F2_N220;1;R15C4_D0;R15C4_N221_D0;1;R16C4_F2;;1;R16C4_SN20;R16C4_F2_SN20;1;R15C4_A7;R15C4_N121_A7;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:46.30-46.43|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878369 ] ,
          "attributes": {
            "ROUTING": "R13C12_F4;;1;R13C12_I0MUX4;R13C12_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3877510 ] ,
          "attributes": {
            "ROUTING": "R15C4_D2;R15C4_N101_D2;1;R16C4_F4;;1;R16C4_N10;R16C4_F4_N100;1;R15C4_B7;R15C4_N101_B7;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:46.30-46.43|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878365 ] ,
          "attributes": {
            "ROUTING": "R13C12_F7;;1;R13C12_I1MUX6;R13C12_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0[5]": {
          "hide_name": 0,
          "bits": [ 3877507 ] ,
          "attributes": {
            "ROUTING": "R16C5_N20;R16C5_F0_N200;1;R15C5_D3;R15C5_N201_D3;1;R16C5_F0;;1;R16C5_N13;R16C5_F0_N130;1;R15C5_D6;R15C5_N131_D6;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:46.30-46.43|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878364 ] ,
          "attributes": {
            "ROUTING": "R13C12_F6;;1;R13C12_I0MUX6;R13C12_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0[6]": {
          "hide_name": 0,
          "bits": [ 3877504 ] ,
          "attributes": {
            "ROUTING": "R15C5_D1;R15C5_N101_D1;1;R16C5_F1;;1;R16C5_N10;R16C5_F1_N100;1;R15C5_B6;R15C5_N101_B6;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:46.30-46.43|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878362 ] ,
          "attributes": {
            "ROUTING": "R13C12_OF4;;1;R13C12_I1MUX5;R13C12_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 3877501 ] ,
          "attributes": {
            "ROUTING": "R16C5_N22;R16C5_F2_N220;1;R15C5_D2;R15C5_N221_D2;1;R16C5_F2;;1;R16C5_SN10;R16C5_F2_SN10;1;R15C5_C6;R15C5_N111_C6;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:46.30-46.43|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 3877499 ] ,
          "attributes": {
            "ROUTING": "R17C4_S24;R17C4_F4_S240;1;R17C4_B0;R17C4_S240_B0;1;R15C4_X01;R15C4_N242_X01;1;R15C4_B2;R15C4_X01_B2;1;R17C4_N24;R17C4_F4_N240;1;R15C4_X05;R15C4_N242_X05;1;R15C4_B0;R15C4_X05_B0;1;R17C5_B6;R17C5_E131_B6;1;R15C5_B1;R15C5_N232_B1;1;R15C5_B2;R15C5_N232_B2;1;R17C4_F4;;1;R17C4_E13;R17C4_F4_E130;1;R17C5_N23;R17C5_E131_N230;1;R15C5_B3;R15C5_N232_B3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 3877496 ] ,
          "attributes": {
            "ROUTING": "R17C5_X08;R17C5_S231_X08;1;R17C5_C4;R17C5_X08_C4;1;R16C5_N27;R16C5_W131_N270;1;R15C5_W27;R15C5_N271_W270;1;R15C4_A2;R15C4_W271_A2;1;R16C6_S26;R16C6_OF6_S260;1;R17C6_X03;R17C6_S261_X03;1;R17C6_B3;R17C6_X03_B3;1;R16C6_N26;R16C6_OF6_N260;1;R15C6_X03;R15C6_N261_X03;1;R15C6_B4;R15C6_X03_B4;1;R15C5_A3;R15C5_X02_A3;1;R15C5_A1;R15C5_X02_A1;1;R15C5_X02;R15C5_N231_X02;1;R15C5_A2;R15C5_X02_A2;1;R17C5_B2;R17C5_S231_B2;1;R17C5_B0;R17C5_S231_B0;1;R17C5_B3;R17C5_S231_B3;1;R16C5_N23;R16C5_W131_N230;1;R15C5_B0;R15C5_N231_B0;1;R16C6_W13;R16C6_OF6_W130;1;R16C5_S23;R16C5_W131_S230;1;R17C5_B1;R17C5_S231_B1;1;R15C4_X03;R15C4_N261_X03;1;R15C4_A0;R15C4_X03_A0;1;R16C6_OF6;;1;R16C6_W26;R16C6_OF6_W260;1;R16C4_N26;R16C4_W262_N260;1;R15C6_X05;R15C6_N261_X05;1;R15C6_B1;R15C6_X05_B1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878361 ] ,
          "attributes": {
            "ROUTING": "R13C12_OF6;;1;R13C12_I0MUX5;R13C12_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3877492 ] ,
          "attributes": {
            "ROUTING": "R15C4_C6;R15C4_W241_C6;1;R15C5_C2;R15C5_E261_C2;1;R15C5_C3;R15C5_E261_C3;1;R15C5_N13;R15C5_OF4_N130;1;R15C5_W83;R15C5_N130_W830;1;R15C4_E26;R15C4_E838_E260;1;R15C5_C1;R15C5_E261_C1;1;R15C4_C2;R15C4_W241_C2;1;R15C5_OF4;;1;R15C5_W24;R15C5_OF4_W240;1;R15C4_C0;R15C4_W241_C0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_1_F[0]": {
          "hide_name": 0,
          "bits": [ 3877491 ] ,
          "attributes": {
            "ROUTING": "R17C4_W22;R17C4_F2_W220;1;R17C3_X05;R17C3_W221_X05;1;R17C3_A5;R17C3_X05_A5;1;R17C4_SN20;R17C4_F2_SN20;1;R18C4_W22;R18C4_S121_W220;1;R18C3_X05;R18C3_W221_X05;1;R18C3_LSR2;R18C3_X05_LSR2;1;R17C4_S22;R17C4_F2_S220;1;R18C4_X07;R18C4_S221_X07;1;R18C4_LSR0;R18C4_X07_LSR0;1;R17C4_F2;;1;R17C4_N13;R17C4_F2_N130;1;R16C4_N27;R16C4_N131_N270;1;R15C4_B6;R15C4_N271_B6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady": {
          "hide_name": 0,
          "bits": [ 3877489 ] ,
          "attributes": {
            "ROUTING": "R15C4_Q5;;1;R15C4_S10;R15C4_Q5_S100;1;R15C4_N21;R15C4_S100_N210;1;R14C4_X08;R14C4_N211_X08;1;R14C4_SEL0;R14C4_X08_SEL0;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "byteReady_DFFE_Q_D[4]": {
          "hide_name": 0,
          "bits": [ 3877487 ] ,
          "attributes": {
            "ROUTING": "R15C4_A6;R15C4_X06_A6;1;R15C4_E25;R15C4_N252_E250;1;R15C5_X08;R15C5_E251_X08;1;R15C5_SEL4;R15C5_X08_SEL4;1;R17C4_N25;R17C4_F5_N250;1;R15C4_X06;R15C4_N252_X06;1;R15C4_A5;R15C4_X06_A5;1;R17C4_F5;;1;R17C4_EW10;R17C4_F5_EW10;1;R17C5_A6;R17C5_E111_A6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O": {
          "hide_name": 0,
          "bits": [ 3877485 ] ,
          "attributes": {
            "ROUTING": "R17C47_F6;;5;R15C4_CLK2;R15C4_GB00_CLK2;5;R15C4_GBO0;R15C4_GT00_GBO0;5;R20C4_GT00;R20C4_SPINE16_GT00;5;R10C28_SPINE16;R10C28_PCLKR1_SPINE16;5;R15C3_CLK1;R15C3_GB00_CLK1;5;R15C3_CLK0;R15C3_GB00_CLK0;5;R15C3_CLK2;R15C3_GB00_CLK2;5;R14C5_CLK2;R14C5_GB00_CLK2;5;R14C4_GBO0;R14C4_GT00_GBO0;5;R14C5_CLK0;R14C5_GB00_CLK0;5;R16C9_CLK2;R16C9_GB00_CLK2;5;R16C8_GBO0;R16C8_GT00_GBO0;5;R20C8_GT00;R20C8_SPINE16_GT00;5;R17C9_CLK0;R17C9_GB00_CLK0;5;R17C8_GBO0;R17C8_GT00_GBO0;5;R17C9_CLK2;R17C9_GB00_CLK2;5;R17C10_CLK1;R17C10_GB00_CLK1;5;R17C10_CLK0;R17C10_GB00_CLK0;5;R17C2_CLK1;R17C2_GB00_CLK1;5;R17C4_GBO0;R17C4_GT00_GBO0;5;R17C2_CLK0;R17C2_GB00_CLK0;5;R18C2_CLK0;R18C2_GB00_CLK0;5;R18C4_GBO0;R18C4_GT00_GBO0;5;R18C2_CLK1;R18C2_GB00_CLK1;5;R15C2_CLK0;R15C2_GB00_CLK0;5;R14C2_CLK2;R14C2_GB00_CLK2;5;R14C3_CLK2;R14C3_GB00_CLK2;5;R18C3_CLK2;R18C3_GB00_CLK2;5;R18C4_CLK0;R18C4_GB00_CLK0;5;R15C6_CLK0;R15C6_GB00_CLK0;5;R15C6_CLK2;R15C6_GB00_CLK2;5;R17C5_CLK1;R17C5_GB00_CLK1;5;R15C4_CLK0;R15C4_GB00_CLK0;5;R17C5_CLK0;R17C5_GB00_CLK0;5;R15C5_CLK0;R15C5_GB00_CLK0;5;R17C6_CLK1;R17C6_GB00_CLK1;5;R15C5_CLK1;R15C5_GB00_CLK1;5;R15C4_CLK1;R15C4_GB00_CLK1;5;R18C4_CLK2;R18C4_GB00_CLK2;5;R17C4_CLK0;R17C4_GB00_CLK0;5;R16C9_CLK1;R16C9_GB00_CLK1;5;R15C10_CLK2;R15C10_GB00_CLK2;5;R15C8_GBO0;R15C8_GT00_GBO0;5;R16C10_CLK2;R16C10_GB00_CLK2;5;R16C8_CLK2;R16C8_GB00_CLK2;5;R16C8_CLK1;R16C8_GB00_CLK1;5;R12C11_CLK2;R12C11_GB00_CLK2;5;R12C12_GBO0;R12C12_GT00_GBO0;5;R20C12_GT00;R20C12_SPINE16_GT00;5;R11C9_CLK0;R11C9_GB00_CLK0;5;R11C8_GBO0;R11C8_GT00_GBO0;5;R11C9_CLK1;R11C9_GB00_CLK1;5;R11C9_CLK2;R11C9_GB00_CLK2;5;R11C8_CLK1;R11C8_GB00_CLK1;5;R11C8_CLK0;R11C8_GB00_CLK0;5;R14C8_CLK1;R14C8_GB00_CLK1;5;R14C8_GBO0;R14C8_GT00_GBO0;5;R14C8_CLK2;R14C8_GB00_CLK2;5;R11C10_CLK2;R11C10_GB00_CLK2;5;R11C7_CLK0;R11C7_GB00_CLK0;5;R13C7_CLK2;R13C7_GB00_CLK2;5;R13C8_GBO0;R13C8_GT00_GBO0;5;R11C7_CLK2;R11C7_GB00_CLK2;5;R11C7_CLK1;R11C7_GB00_CLK1;5;R13C10_CLK1;R13C10_GB00_CLK1;5;R13C10_CLK2;R13C10_GB00_CLK2;5;R13C10_CLK0;R13C10_GB00_CLK0;5;R15C9_CLK0;R15C9_GB00_CLK0;5;R15C9_CLK1;R15C9_GB00_CLK1;5;R14C10_CLK2;R14C10_GB00_CLK2;5"
          }
        },
        "byteReady_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3877484 ] ,
          "attributes": {
            "ROUTING": "R15C4_F6;;1;R15C4_X07;R15C4_F6_X07;1;R15C4_CE2;R15C4_X07_CE2;1"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2[7]": {
          "hide_name": 0,
          "bits": [ 3877479 ] ,
          "attributes": {
            "ROUTING": "R15C9_E22;R15C9_Q2_E220;1;R15C10_X01;R15C10_E221_X01;1;R15C10_B3;R15C10_X01_B3;1;R15C9_W13;R15C9_Q2_W130;1;R15C8_N27;R15C8_W131_N270;1;R14C8_A0;R14C8_N271_A0;1;R13C9_W22;R13C9_N222_W220;1;R13C8_X01;R13C8_W221_X01;1;R13C8_SEL7;R13C8_X01_SEL7;1;R15C9_W22;R15C9_Q2_W220;1;R15C8_X05;R15C8_W221_X05;1;R15C8_B1;R15C8_X05_B1;1;R14C10_D3;R14C10_E221_D3;1;R14C9_E22;R14C9_N121_E220;1;R14C11_X01;R14C11_E222_X01;1;R14C11_SEL3;R14C11_X01_SEL3;1;R15C9_X05;R15C9_Q2_X05;1;R15C9_A4;R15C9_X05_A4;1;R15C10_C1;R15C10_E121_C1;1;R15C9_EW20;R15C9_Q2_EW20;1;R15C10_C0;R15C10_E121_C0;1;R15C9_SN20;R15C9_Q2_SN20;1;R14C9_C1;R14C9_N121_C1;1;R15C9_Q2;;1;R15C9_N22;R15C9_Q2_N220;1;R14C9_C4;R14C9_N221_C4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState[0]": {
          "hide_name": 0,
          "bits": [ 3877477 ] ,
          "attributes": {
            "ROUTING": "R15C10_X04;R15C10_S251_X04;1;R15C10_C3;R15C10_X04_C3;1;R14C9_B2;R14C9_W111_B2;1;R14C10_S25;R14C10_Q5_S250;1;R15C10_X06;R15C10_S251_X06;1;R15C10_SEL0;R15C10_X06_SEL0;1;R14C10_X04;R14C10_Q5_X04;1;R14C10_C3;R14C10_X04_C3;1;R14C9_S25;R14C9_W111_S250;1;R15C9_X06;R15C9_S251_X06;1;R15C9_C4;R15C9_X06_C4;1;R14C9_B3;R14C9_W111_B3;1;R14C10_W13;R14C10_Q5_W130;1;R14C9_A4;R14C9_W131_A4;1;R14C10_Q5;;1;R14C10_EW10;R14C10_Q5_EW10;1;R14C9_B1;R14C9_W111_B1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3877473 ] ,
          "attributes": {
            "ROUTING": "R15C10_D3;R15C10_E101_D3;1;R16C9_A6;R16C9_S231_A6;1;R16C9_A7;R16C9_S231_A7;1;R15C9_E10;R15C9_Q3_E100;1;R15C10_E20;R15C10_E101_E200;1;R15C10_A2;R15C10_E200_A2;1;R14C9_A2;R14C9_N111_A2;1;R14C10_B3;R14C10_N231_B3;1;R15C10_N23;R15C10_E131_N230;1;R15C9_S23;R15C9_Q3_S230;1;R15C10_S23;R15C10_E131_S230;1;R16C10_A7;R16C10_S231_A7;1;R15C9_X02;R15C9_Q3_X02;1;R15C9_C1;R15C9_X02_C1;1;R15C9_W10;R15C9_Q3_W100;1;R15C9_B4;R15C9_W100_B4;1;R15C10_B0;R15C10_E131_B0;1;R15C9_E13;R15C9_Q3_E130;1;R15C10_B1;R15C10_E131_B1;1;R14C9_A3;R14C9_N111_A3;1;R15C9_SN10;R15C9_Q3_SN10;1;R14C9_A1;R14C9_N111_A1;1;R15C9_Q3;;1;R15C9_N10;R15C9_Q3_N100;1;R14C9_B4;R14C9_N101_B4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O[6]": {
          "hide_name": 0,
          "bits": [ 3877471 ] ,
          "attributes": {
            "ROUTING": "R13C9_E23;R13C9_N131_E230;1;R13C11_X02;R13C11_E232_X02;1;R13C11_SEL3;R13C11_X02_SEL3;1;R14C10_A6;R14C10_E111_A6;1;R12C11_A5;R12C11_E251_A5;1;R12C11_A4;R12C11_E251_A4;1;R13C12_SEL3;R13C12_X04_SEL3;1;R11C9_A2;R11C9_N272_A2;1;R13C9_N27;R13C9_N131_N270;1;R11C9_A1;R11C9_N272_A1;1;R13C10_X06;R13C10_N251_X06;1;R13C10_A4;R13C10_X06_A4;1;R13C10_A1;R13C10_N251_A1;1;R14C9_EW10;R14C9_F1_EW10;1;R14C10_N25;R14C10_E111_N250;1;R13C10_A3;R13C10_N251_A3;1;R13C10_A5;R13C10_X06_A5;1;R11C9_A4;R11C9_X06_A4;1;R11C9_A5;R11C9_X06_A5;1;R11C9_A3;R11C9_N272_A3;1;R11C9_A0;R11C9_N272_A0;1;R14C9_N13;R14C9_F1_N130;1;R13C10_A2;R13C10_N251_A2;1;R11C9_X06;R11C9_N272_X06;1;R11C8_A3;R11C8_X02_A3;1;R13C12_X04;R13C12_E252_X04;1;R11C8_A1;R11C8_X02_A1;1;R13C10_E25;R13C10_N251_E250;1;R12C10_E25;R12C10_N252_E250;1;R12C8_N21;R12C8_W211_N210;1;R11C8_X02;R11C8_N211_X02;1;R11C8_A2;R11C8_X02_A2;1;R12C9_E21;R12C9_N212_E210;1;R12C10_N21;R12C10_E211_N210;1;R11C10_A5;R11C10_N211_A5;1;R11C7_A4;R11C7_N211_A4;1;R11C7_A0;R11C7_X02_A0;1;R14C9_F1;;1;R14C9_N21;R14C9_F1_N210;1;R12C9_W21;R12C9_N212_W210;1;R12C7_N21;R12C7_W212_N210;1;R11C7_X02;R11C7_N211_X02;1;R11C7_A3;R11C7_X02_A3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O[0]": {
          "hide_name": 0,
          "bits": [ 3877468 ] ,
          "attributes": {
            "ROUTING": "R13C8_E23;R13C8_S232_E230;1;R13C10_E26;R13C10_E232_E260;1;R13C11_X03;R13C11_E261_X03;1;R13C11_A1;R13C11_X03_A1;1;R14C8_E23;R14C8_S231_E230;1;R14C10_X02;R14C10_E232_X02;1;R14C10_A3;R14C10_X02_A3;1;R1C2_F6;;1;R1C2_S26;R1C2_F6_S260;1;R3C2_S27;R3C2_S262_S270;1;R5C2_E27;R5C2_S272_E270;1;R5C4_E27;R5C4_E272_E270;1;R5C6_E22;R5C6_E272_E220;1;R5C8_S22;R5C8_E222_S220;1;R7C8_S23;R7C8_S222_S230;1;R9C8_S23;R9C8_S232_S230;1;R11C8_S23;R11C8_S232_S230;1;R13C8_S23;R13C8_S232_S230;1;R14C8_B0;R14C8_S231_B0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878481 ] ,
          "attributes": {
            "ROUTING": "R14C6_OF0;;1;R14C6_I1MUX1;R14C6_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        }
      }
    }
  }
}
