/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [12:0] _00_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_13z;
  wire [13:0] celloutsig_0_14z;
  wire [16:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [23:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [13:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [13:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = ~(celloutsig_0_0z[0] & celloutsig_0_1z[15]);
  assign celloutsig_0_22z = ~(celloutsig_0_1z[4] & celloutsig_0_1z[13]);
  assign celloutsig_1_8z = ~(celloutsig_1_6z & celloutsig_1_7z);
  assign celloutsig_0_3z = celloutsig_0_1z[11] | ~(celloutsig_0_2z);
  assign celloutsig_1_3z = celloutsig_1_0z[11] ^ celloutsig_1_1z[1];
  reg [2:0] _06_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _06_ <= 3'h0;
    else _06_ <= celloutsig_1_1z[6:4];
  assign out_data[98:96] = _06_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 13'h0000;
    else _00_ <= { celloutsig_0_5z[5], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_1_0z = in_data[144:121] & in_data[137:114];
  assign celloutsig_0_10z = { celloutsig_0_5z[4], celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_9z } == { celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_24z = { celloutsig_0_7z[2:0], celloutsig_0_8z, celloutsig_0_9z } == celloutsig_0_7z[5:1];
  assign celloutsig_1_14z = { celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_3z } > { celloutsig_1_2z[0], celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_1_6z = celloutsig_1_4z[11:8] < in_data[107:104];
  assign celloutsig_1_1z = in_data[137:124] % { 1'h1, in_data[184:172] };
  assign celloutsig_0_0z = in_data[23:19] * in_data[75:71];
  assign celloutsig_1_11z = in_data[172:159] !== { celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_10z };
  assign celloutsig_0_21z = { celloutsig_0_7z[1], 1'h0, celloutsig_0_13z, celloutsig_0_2z } !== celloutsig_0_14z[12:9];
  assign celloutsig_1_7z = celloutsig_1_4z[1] !== celloutsig_1_3z;
  assign celloutsig_0_1z = ~ in_data[21:5];
  assign celloutsig_1_12z = celloutsig_1_0z[21:17] | { celloutsig_1_4z[7:4], celloutsig_1_10z };
  assign celloutsig_0_4z = { celloutsig_0_0z[4], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z } | { celloutsig_0_1z[5:3], celloutsig_0_3z };
  assign celloutsig_1_2z = celloutsig_1_1z[11:5] | celloutsig_1_0z[6:0];
  assign celloutsig_1_15z = ~^ { celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_3z };
  assign celloutsig_1_10z = ^ { celloutsig_1_1z[8:7], celloutsig_1_8z };
  assign celloutsig_1_18z = ^ { celloutsig_1_4z[10], celloutsig_1_14z, celloutsig_1_15z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_8z };
  assign celloutsig_0_9z = ^ in_data[89:75];
  assign celloutsig_0_13z = ^ { in_data[49:46], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_9z, _00_, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_7z = celloutsig_0_5z >> { celloutsig_0_5z[2:0], 1'h0, celloutsig_0_2z, 1'h0 };
  assign celloutsig_0_14z = celloutsig_0_1z[14:1] >> { _00_, celloutsig_0_10z };
  assign celloutsig_0_5z = { in_data[76], celloutsig_0_2z, celloutsig_0_4z } >>> { celloutsig_0_1z[10:7], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_4z = celloutsig_1_1z >>> { celloutsig_1_0z[10:4], celloutsig_1_2z };
  assign celloutsig_0_2z = ~((celloutsig_0_1z[7] & in_data[15]) | in_data[58]);
  assign celloutsig_1_13z = ~((1'h0 & celloutsig_1_3z) | (celloutsig_1_0z[11] & celloutsig_1_4z[4]));
  assign { out_data[32], out_data[34:33], out_data[40:35] } = ~ { celloutsig_0_22z, celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_7z };
  assign { out_data[128], out_data[42:41], out_data[0] } = { celloutsig_1_18z, 2'h3, celloutsig_0_24z };
endmodule
