

================================================================
== Vivado HLS Report for 'Blowfish_Encrypt'
================================================================
* Date:           Fri Dec 13 15:47:57 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        p2peda.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.358 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       72|       72| 0.720 us | 0.720 us |   72|   72|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ENCRYPT_FEISTEL  |       64|       64|         4|          -|          -|    16|    no    |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 10 7 
7 --> 8 
8 --> 9 
9 --> 6 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%plaintext_addr = getelementptr [8 x i8]* %plaintext, i64 0, i64 0" [./../../blowfish/blowfish.cpp:158->./../../blowfish/blowfish.cpp:34]   --->   Operation 13 'getelementptr' 'plaintext_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (2.32ns)   --->   "%plaintext_load = load i8* %plaintext_addr, align 1" [./../../blowfish/blowfish.cpp:159->./../../blowfish/blowfish.cpp:34]   --->   Operation 14 'load' 'plaintext_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%plaintext_addr_1 = getelementptr [8 x i8]* %plaintext, i64 0, i64 1" [./../../blowfish/blowfish.cpp:159->./../../blowfish/blowfish.cpp:34]   --->   Operation 15 'getelementptr' 'plaintext_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (2.32ns)   --->   "%plaintext_load_1 = load i8* %plaintext_addr_1, align 1" [./../../blowfish/blowfish.cpp:159->./../../blowfish/blowfish.cpp:34]   --->   Operation 16 'load' 'plaintext_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 17 [1/2] (2.32ns)   --->   "%plaintext_load = load i8* %plaintext_addr, align 1" [./../../blowfish/blowfish.cpp:159->./../../blowfish/blowfish.cpp:34]   --->   Operation 17 'load' 'plaintext_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 18 [1/2] (2.32ns)   --->   "%plaintext_load_1 = load i8* %plaintext_addr_1, align 1" [./../../blowfish/blowfish.cpp:159->./../../blowfish/blowfish.cpp:34]   --->   Operation 18 'load' 'plaintext_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%plaintext_addr_2 = getelementptr [8 x i8]* %plaintext, i64 0, i64 2" [./../../blowfish/blowfish.cpp:159->./../../blowfish/blowfish.cpp:34]   --->   Operation 19 'getelementptr' 'plaintext_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (2.32ns)   --->   "%plaintext_load_2 = load i8* %plaintext_addr_2, align 1" [./../../blowfish/blowfish.cpp:159->./../../blowfish/blowfish.cpp:34]   --->   Operation 20 'load' 'plaintext_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%plaintext_addr_3 = getelementptr [8 x i8]* %plaintext, i64 0, i64 3" [./../../blowfish/blowfish.cpp:159->./../../blowfish/blowfish.cpp:34]   --->   Operation 21 'getelementptr' 'plaintext_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (2.32ns)   --->   "%plaintext_load_3 = load i8* %plaintext_addr_3, align 1" [./../../blowfish/blowfish.cpp:159->./../../blowfish/blowfish.cpp:34]   --->   Operation 22 'load' 'plaintext_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 23 [1/2] (2.32ns)   --->   "%plaintext_load_2 = load i8* %plaintext_addr_2, align 1" [./../../blowfish/blowfish.cpp:159->./../../blowfish/blowfish.cpp:34]   --->   Operation 23 'load' 'plaintext_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 24 [1/2] (2.32ns)   --->   "%plaintext_load_3 = load i8* %plaintext_addr_3, align 1" [./../../blowfish/blowfish.cpp:159->./../../blowfish/blowfish.cpp:34]   --->   Operation 24 'load' 'plaintext_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%plaintext_addr_4 = getelementptr [8 x i8]* %plaintext, i64 0, i64 4" [./../../blowfish/blowfish.cpp:160->./../../blowfish/blowfish.cpp:34]   --->   Operation 25 'getelementptr' 'plaintext_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [2/2] (2.32ns)   --->   "%plaintext_load_4 = load i8* %plaintext_addr_4, align 1" [./../../blowfish/blowfish.cpp:160->./../../blowfish/blowfish.cpp:34]   --->   Operation 26 'load' 'plaintext_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%plaintext_addr_5 = getelementptr [8 x i8]* %plaintext, i64 0, i64 5" [./../../blowfish/blowfish.cpp:160->./../../blowfish/blowfish.cpp:34]   --->   Operation 27 'getelementptr' 'plaintext_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [2/2] (2.32ns)   --->   "%plaintext_load_5 = load i8* %plaintext_addr_5, align 1" [./../../blowfish/blowfish.cpp:160->./../../blowfish/blowfish.cpp:34]   --->   Operation 28 'load' 'plaintext_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 29 [1/2] (2.32ns)   --->   "%plaintext_load_4 = load i8* %plaintext_addr_4, align 1" [./../../blowfish/blowfish.cpp:160->./../../blowfish/blowfish.cpp:34]   --->   Operation 29 'load' 'plaintext_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 30 [1/2] (2.32ns)   --->   "%plaintext_load_5 = load i8* %plaintext_addr_5, align 1" [./../../blowfish/blowfish.cpp:160->./../../blowfish/blowfish.cpp:34]   --->   Operation 30 'load' 'plaintext_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%plaintext_addr_6 = getelementptr [8 x i8]* %plaintext, i64 0, i64 6" [./../../blowfish/blowfish.cpp:160->./../../blowfish/blowfish.cpp:34]   --->   Operation 31 'getelementptr' 'plaintext_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [2/2] (2.32ns)   --->   "%plaintext_load_6 = load i8* %plaintext_addr_6, align 1" [./../../blowfish/blowfish.cpp:160->./../../blowfish/blowfish.cpp:34]   --->   Operation 32 'load' 'plaintext_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%plaintext_addr_7 = getelementptr [8 x i8]* %plaintext, i64 0, i64 7" [./../../blowfish/blowfish.cpp:160->./../../blowfish/blowfish.cpp:34]   --->   Operation 33 'getelementptr' 'plaintext_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [2/2] (2.32ns)   --->   "%plaintext_load_7 = load i8* %plaintext_addr_7, align 1" [./../../blowfish/blowfish.cpp:160->./../../blowfish/blowfish.cpp:34]   --->   Operation 34 'load' 'plaintext_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%P_17_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_17_read)" [./../../blowfish/blowfish.cpp:32]   --->   Operation 35 'read' 'P_17_read_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%P_16_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_16_read)" [./../../blowfish/blowfish.cpp:32]   --->   Operation 36 'read' 'P_16_read_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%P_15_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_15_read)" [./../../blowfish/blowfish.cpp:32]   --->   Operation 37 'read' 'P_15_read_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%P_14_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_14_read)" [./../../blowfish/blowfish.cpp:32]   --->   Operation 38 'read' 'P_14_read_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%P_13_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_13_read)" [./../../blowfish/blowfish.cpp:32]   --->   Operation 39 'read' 'P_13_read_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%P_12_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_12_read)" [./../../blowfish/blowfish.cpp:32]   --->   Operation 40 'read' 'P_12_read_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%P_11_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_11_read)" [./../../blowfish/blowfish.cpp:32]   --->   Operation 41 'read' 'P_11_read_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%P_10_read11 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_10_read)" [./../../blowfish/blowfish.cpp:32]   --->   Operation 42 'read' 'P_10_read11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%P_9_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_9_read)" [./../../blowfish/blowfish.cpp:32]   --->   Operation 43 'read' 'P_9_read_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%P_8_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_8_read)" [./../../blowfish/blowfish.cpp:32]   --->   Operation 44 'read' 'P_8_read_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%P_7_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_7_read)" [./../../blowfish/blowfish.cpp:32]   --->   Operation 45 'read' 'P_7_read_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%P_6_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_6_read)" [./../../blowfish/blowfish.cpp:32]   --->   Operation 46 'read' 'P_6_read_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%P_5_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_5_read)" [./../../blowfish/blowfish.cpp:32]   --->   Operation 47 'read' 'P_5_read_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%P_4_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_4_read)" [./../../blowfish/blowfish.cpp:32]   --->   Operation 48 'read' 'P_4_read_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%P_3_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_3_read)" [./../../blowfish/blowfish.cpp:32]   --->   Operation 49 'read' 'P_3_read_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%P_2_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_2_read)" [./../../blowfish/blowfish.cpp:32]   --->   Operation 50 'read' 'P_2_read_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%P_1_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_1_read)" [./../../blowfish/blowfish.cpp:32]   --->   Operation 51 'read' 'P_1_read_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%P_0_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P_0_read)" [./../../blowfish/blowfish.cpp:32]   --->   Operation 52 'read' 'P_0_read_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%left_3 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %plaintext_load, i8 %plaintext_load_1, i8 %plaintext_load_2, i8 %plaintext_load_3)" [./../../blowfish/blowfish.cpp:159->./../../blowfish/blowfish.cpp:34]   --->   Operation 53 'bitconcatenate' 'left_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/2] (2.32ns)   --->   "%plaintext_load_6 = load i8* %plaintext_addr_6, align 1" [./../../blowfish/blowfish.cpp:160->./../../blowfish/blowfish.cpp:34]   --->   Operation 54 'load' 'plaintext_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_5 : Operation 55 [1/2] (2.32ns)   --->   "%plaintext_load_7 = load i8* %plaintext_addr_7, align 1" [./../../blowfish/blowfish.cpp:160->./../../blowfish/blowfish.cpp:34]   --->   Operation 55 'load' 'plaintext_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%right_3 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %plaintext_load_4, i8 %plaintext_load_5, i8 %plaintext_load_6, i8 %plaintext_load_7)" [./../../blowfish/blowfish.cpp:160->./../../blowfish/blowfish.cpp:34]   --->   Operation 56 'bitconcatenate' 'right_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (1.76ns)   --->   "br label %1" [./../../blowfish/blowfish.cpp:38]   --->   Operation 57 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 5> <Delay = 3.35>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%left_4 = phi i32 [ %right_3, %0 ], [ %left_7, %branch0 ]"   --->   Operation 58 'phi' 'left_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%right_4 = phi i32 [ %left_3, %0 ], [ %right, %branch0 ]"   --->   Operation 59 'phi' 'right_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %branch0 ]"   --->   Operation 60 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (1.36ns)   --->   "%icmp_ln38 = icmp eq i5 %i_0, -16" [./../../blowfish/blowfish.cpp:38]   --->   Operation 61 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 62 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [./../../blowfish/blowfish.cpp:38]   --->   Operation 63 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %icmp_ln38, label %3, label %2" [./../../blowfish/blowfish.cpp:38]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str7) nounwind" [./../../blowfish/blowfish.cpp:38]   --->   Operation 65 'specloopname' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (2.19ns)   --->   "switch i5 %i_0, label %branch15 [
    i5 0, label %branch0
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
  ]" [./../../blowfish/blowfish.cpp:39]   --->   Operation 66 'switch' <Predicate = (!icmp_ln38)> <Delay = 2.19>
ST_6 : Operation 67 [1/1] (2.19ns)   --->   "br label %branch0" [./../../blowfish/blowfish.cpp:39]   --->   Operation 67 'br' <Predicate = (!icmp_ln38 & i_0 == 14)> <Delay = 2.19>
ST_6 : Operation 68 [1/1] (2.19ns)   --->   "br label %branch0" [./../../blowfish/blowfish.cpp:39]   --->   Operation 68 'br' <Predicate = (!icmp_ln38 & i_0 == 13)> <Delay = 2.19>
ST_6 : Operation 69 [1/1] (2.19ns)   --->   "br label %branch0" [./../../blowfish/blowfish.cpp:39]   --->   Operation 69 'br' <Predicate = (!icmp_ln38 & i_0 == 12)> <Delay = 2.19>
ST_6 : Operation 70 [1/1] (2.19ns)   --->   "br label %branch0" [./../../blowfish/blowfish.cpp:39]   --->   Operation 70 'br' <Predicate = (!icmp_ln38 & i_0 == 11)> <Delay = 2.19>
ST_6 : Operation 71 [1/1] (2.19ns)   --->   "br label %branch0" [./../../blowfish/blowfish.cpp:39]   --->   Operation 71 'br' <Predicate = (!icmp_ln38 & i_0 == 10)> <Delay = 2.19>
ST_6 : Operation 72 [1/1] (2.19ns)   --->   "br label %branch0" [./../../blowfish/blowfish.cpp:39]   --->   Operation 72 'br' <Predicate = (!icmp_ln38 & i_0 == 9)> <Delay = 2.19>
ST_6 : Operation 73 [1/1] (2.19ns)   --->   "br label %branch0" [./../../blowfish/blowfish.cpp:39]   --->   Operation 73 'br' <Predicate = (!icmp_ln38 & i_0 == 8)> <Delay = 2.19>
ST_6 : Operation 74 [1/1] (2.19ns)   --->   "br label %branch0" [./../../blowfish/blowfish.cpp:39]   --->   Operation 74 'br' <Predicate = (!icmp_ln38 & i_0 == 7)> <Delay = 2.19>
ST_6 : Operation 75 [1/1] (2.19ns)   --->   "br label %branch0" [./../../blowfish/blowfish.cpp:39]   --->   Operation 75 'br' <Predicate = (!icmp_ln38 & i_0 == 6)> <Delay = 2.19>
ST_6 : Operation 76 [1/1] (2.19ns)   --->   "br label %branch0" [./../../blowfish/blowfish.cpp:39]   --->   Operation 76 'br' <Predicate = (!icmp_ln38 & i_0 == 5)> <Delay = 2.19>
ST_6 : Operation 77 [1/1] (2.19ns)   --->   "br label %branch0" [./../../blowfish/blowfish.cpp:39]   --->   Operation 77 'br' <Predicate = (!icmp_ln38 & i_0 == 4)> <Delay = 2.19>
ST_6 : Operation 78 [1/1] (2.19ns)   --->   "br label %branch0" [./../../blowfish/blowfish.cpp:39]   --->   Operation 78 'br' <Predicate = (!icmp_ln38 & i_0 == 3)> <Delay = 2.19>
ST_6 : Operation 79 [1/1] (2.19ns)   --->   "br label %branch0" [./../../blowfish/blowfish.cpp:39]   --->   Operation 79 'br' <Predicate = (!icmp_ln38 & i_0 == 2)> <Delay = 2.19>
ST_6 : Operation 80 [1/1] (2.19ns)   --->   "br label %branch0" [./../../blowfish/blowfish.cpp:39]   --->   Operation 80 'br' <Predicate = (!icmp_ln38 & i_0 == 1)> <Delay = 2.19>
ST_6 : Operation 81 [1/1] (2.19ns)   --->   "br label %branch0" [./../../blowfish/blowfish.cpp:39]   --->   Operation 81 'br' <Predicate = (!icmp_ln38 & i_0 != 0 & i_0 != 1 & i_0 != 2 & i_0 != 3 & i_0 != 4 & i_0 != 5 & i_0 != 6 & i_0 != 7 & i_0 != 8 & i_0 != 9 & i_0 != 10 & i_0 != 11 & i_0 != 12 & i_0 != 13 & i_0 != 14)> <Delay = 2.19>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i32 %P_17_read_2 to i8" [./../../blowfish/blowfish.cpp:45]   --->   Operation 82 'trunc' 'trunc_ln45' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln45_2 = trunc i32 %P_17_read_2 to i24" [./../../blowfish/blowfish.cpp:45]   --->   Operation 83 'trunc' 'trunc_ln45_2' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln45_3 = trunc i32 %left_4 to i24" [./../../blowfish/blowfish.cpp:45]   --->   Operation 84 'trunc' 'trunc_ln45_3' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln45_4 = trunc i32 %P_17_read_2 to i16" [./../../blowfish/blowfish.cpp:45]   --->   Operation 85 'trunc' 'trunc_ln45_4' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln45_5 = trunc i32 %left_4 to i16" [./../../blowfish/blowfish.cpp:45]   --->   Operation 86 'trunc' 'trunc_ln45_5' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.99ns)   --->   "%left = xor i32 %left_4, %P_17_read_2" [./../../blowfish/blowfish.cpp:45]   --->   Operation 87 'xor' 'left' <Predicate = (icmp_ln38)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.99ns)   --->   "%xor_ln45_1 = xor i16 %trunc_ln45_5, %trunc_ln45_4" [./../../blowfish/blowfish.cpp:45]   --->   Operation 88 'xor' 'xor_ln45_1' <Predicate = (icmp_ln38)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (1.03ns)   --->   "%xor_ln45_2 = xor i24 %trunc_ln45_3, %trunc_ln45_2" [./../../blowfish/blowfish.cpp:45]   --->   Operation 89 'xor' 'xor_ln45_2' <Predicate = (icmp_ln38)> <Delay = 1.03> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%ciphertext_addr = getelementptr [8 x i8]* %ciphertext, i64 0, i64 0" [./../../blowfish/blowfish.cpp:164->./../../blowfish/blowfish.cpp:46]   --->   Operation 90 'getelementptr' 'ciphertext_addr' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %left, i32 24, i32 31)" [./../../blowfish/blowfish.cpp:165->./../../blowfish/blowfish.cpp:46]   --->   Operation 91 'partselect' 'trunc_ln' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (2.32ns)   --->   "store i8 %trunc_ln, i8* %ciphertext_addr, align 1" [./../../blowfish/blowfish.cpp:165->./../../blowfish/blowfish.cpp:46]   --->   Operation 92 'store' <Predicate = (icmp_ln38)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %xor_ln45_2, i32 16, i32 23)" [./../../blowfish/blowfish.cpp:166->./../../blowfish/blowfish.cpp:46]   --->   Operation 93 'partselect' 'trunc_ln1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%ciphertext_addr_1 = getelementptr [8 x i8]* %ciphertext, i64 0, i64 1" [./../../blowfish/blowfish.cpp:166->./../../blowfish/blowfish.cpp:46]   --->   Operation 94 'getelementptr' 'ciphertext_addr_1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (2.32ns)   --->   "store i8 %trunc_ln1, i8* %ciphertext_addr_1, align 1" [./../../blowfish/blowfish.cpp:166->./../../blowfish/blowfish.cpp:46]   --->   Operation 95 'store' <Predicate = (icmp_ln38)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln2 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %xor_ln45_1, i32 8, i32 15)" [./../../blowfish/blowfish.cpp:167->./../../blowfish/blowfish.cpp:46]   --->   Operation 96 'partselect' 'trunc_ln2' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.28>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%phi_ln39 = phi i32 [ %P_1_read_2, %branch1 ], [ %P_2_read_2, %branch2 ], [ %P_3_read_2, %branch3 ], [ %P_4_read_2, %branch4 ], [ %P_5_read_2, %branch5 ], [ %P_6_read_2, %branch6 ], [ %P_7_read_2, %branch7 ], [ %P_8_read_2, %branch8 ], [ %P_9_read_2, %branch9 ], [ %P_10_read11, %branch10 ], [ %P_11_read_2, %branch11 ], [ %P_12_read_2, %branch12 ], [ %P_13_read_2, %branch13 ], [ %P_14_read_2, %branch14 ], [ %P_15_read_2, %branch15 ], [ %P_0_read_2, %2 ]" [./../../blowfish/blowfish.cpp:39]   --->   Operation 97 'phi' 'phi_ln39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i32 %phi_ln39 to i8" [./../../blowfish/blowfish.cpp:39]   --->   Operation 98 'trunc' 'trunc_ln39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln39_1 = trunc i32 %right_4 to i8" [./../../blowfish/blowfish.cpp:39]   --->   Operation 99 'trunc' 'trunc_ln39_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln39_2 = trunc i32 %phi_ln39 to i24" [./../../blowfish/blowfish.cpp:39]   --->   Operation 100 'trunc' 'trunc_ln39_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln39_3 = trunc i32 %right_4 to i24" [./../../blowfish/blowfish.cpp:39]   --->   Operation 101 'trunc' 'trunc_ln39_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln39_4 = trunc i32 %phi_ln39 to i16" [./../../blowfish/blowfish.cpp:39]   --->   Operation 102 'trunc' 'trunc_ln39_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln39_5 = trunc i32 %right_4 to i16" [./../../blowfish/blowfish.cpp:39]   --->   Operation 103 'trunc' 'trunc_ln39_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.99ns)   --->   "%left_7 = xor i32 %right_4, %phi_ln39" [./../../blowfish/blowfish.cpp:39]   --->   Operation 104 'xor' 'left_7' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.99ns)   --->   "%xor_ln39_1 = xor i16 %trunc_ln39_5, %trunc_ln39_4" [./../../blowfish/blowfish.cpp:39]   --->   Operation 105 'xor' 'xor_ln39_1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (1.03ns)   --->   "%xor_ln39_2 = xor i24 %trunc_ln39_3, %trunc_ln39_2" [./../../blowfish/blowfish.cpp:39]   --->   Operation 106 'xor' 'xor_ln39_2' <Predicate = true> <Delay = 1.03> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%a = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %left_7, i32 24, i32 31)" [./../../blowfish/blowfish.cpp:73->./../../blowfish/blowfish.cpp:40]   --->   Operation 107 'partselect' 'a' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%b = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %xor_ln39_2, i32 16, i32 23)" [./../../blowfish/blowfish.cpp:74->./../../blowfish/blowfish.cpp:40]   --->   Operation 108 'partselect' 'b' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%c = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %xor_ln39_1, i32 8, i32 15)" [./../../blowfish/blowfish.cpp:75->./../../blowfish/blowfish.cpp:40]   --->   Operation 109 'partselect' 'c' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.99ns)   --->   "%d = xor i8 %trunc_ln39_1, %trunc_ln39" [./../../blowfish/blowfish.cpp:76->./../../blowfish/blowfish.cpp:40]   --->   Operation 110 'xor' 'd' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i8 %a to i64" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:40]   --->   Operation 111 'zext' 'zext_ln81' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%S_0_addr = getelementptr [256 x i32]* %S_0, i64 0, i64 %zext_ln81" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:40]   --->   Operation 112 'getelementptr' 'S_0_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [2/2] (3.25ns)   --->   "%S_0_load = load i32* %S_0_addr, align 4" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:40]   --->   Operation 113 'load' 'S_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln81_5 = zext i8 %b to i64" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:40]   --->   Operation 114 'zext' 'zext_ln81_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%S_1_addr = getelementptr [256 x i32]* %S_1, i64 0, i64 %zext_ln81_5" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:40]   --->   Operation 115 'getelementptr' 'S_1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [2/2] (3.25ns)   --->   "%S_1_load = load i32* %S_1_addr, align 4" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:40]   --->   Operation 116 'load' 'S_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln81_6 = zext i8 %c to i64" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:40]   --->   Operation 117 'zext' 'zext_ln81_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%S_2_addr = getelementptr [256 x i32]* %S_2, i64 0, i64 %zext_ln81_6" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:40]   --->   Operation 118 'getelementptr' 'S_2_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [2/2] (3.25ns)   --->   "%S_2_load = load i32* %S_2_addr, align 4" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:40]   --->   Operation 119 'load' 'S_2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln81_7 = zext i8 %d to i64" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:40]   --->   Operation 120 'zext' 'zext_ln81_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%S_3_addr = getelementptr [256 x i32]* %S_3, i64 0, i64 %zext_ln81_7" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:40]   --->   Operation 121 'getelementptr' 'S_3_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [2/2] (3.25ns)   --->   "%S_3_load = load i32* %S_3_addr, align 4" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:40]   --->   Operation 122 'load' 'S_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 8 <SV = 7> <Delay = 8.35>
ST_8 : Operation 123 [1/2] (3.25ns)   --->   "%S_0_load = load i32* %S_0_addr, align 4" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:40]   --->   Operation 123 'load' 'S_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 124 [1/2] (3.25ns)   --->   "%S_1_load = load i32* %S_1_addr, align 4" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:40]   --->   Operation 124 'load' 'S_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 125 [1/1] (2.55ns)   --->   "%add_ln81 = add i32 %S_0_load, %S_1_load" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:40]   --->   Operation 125 'add' 'add_ln81' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/2] (3.25ns)   --->   "%S_2_load = load i32* %S_2_addr, align 4" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:40]   --->   Operation 126 'load' 'S_2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_3)   --->   "%xor_ln81 = xor i32 %S_2_load, %add_ln81" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:40]   --->   Operation 127 'xor' 'xor_ln81' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [1/2] (3.25ns)   --->   "%S_3_load = load i32* %S_3_addr, align 4" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:40]   --->   Operation 128 'load' 'S_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_8 : Operation 129 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln81_3 = add i32 %S_3_load, %xor_ln81" [./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:40]   --->   Operation 129 'add' 'add_ln81_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 0.99>
ST_9 : Operation 130 [1/1] (0.99ns)   --->   "%right = xor i32 %left_4, %add_ln81_3" [./../../blowfish/blowfish.cpp:40]   --->   Operation 130 'xor' 'right' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "br label %1" [./../../blowfish/blowfish.cpp:38]   --->   Operation 131 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 6> <Delay = 3.31>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i32 %P_16_read_2 to i8" [./../../blowfish/blowfish.cpp:44]   --->   Operation 132 'trunc' 'trunc_ln44' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln44_1 = trunc i32 %right_4 to i8" [./../../blowfish/blowfish.cpp:44]   --->   Operation 133 'trunc' 'trunc_ln44_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln44_2 = trunc i32 %P_16_read_2 to i24" [./../../blowfish/blowfish.cpp:44]   --->   Operation 134 'trunc' 'trunc_ln44_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln44_3 = trunc i32 %right_4 to i24" [./../../blowfish/blowfish.cpp:44]   --->   Operation 135 'trunc' 'trunc_ln44_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln44_4 = trunc i32 %P_16_read_2 to i16" [./../../blowfish/blowfish.cpp:44]   --->   Operation 136 'trunc' 'trunc_ln44_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln44_5 = trunc i32 %right_4 to i16" [./../../blowfish/blowfish.cpp:44]   --->   Operation 137 'trunc' 'trunc_ln44_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.99ns)   --->   "%right_5 = xor i32 %right_4, %P_16_read_2" [./../../blowfish/blowfish.cpp:44]   --->   Operation 138 'xor' 'right_5' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 139 [1/1] (0.99ns)   --->   "%xor_ln44_1 = xor i16 %trunc_ln44_5, %trunc_ln44_4" [./../../blowfish/blowfish.cpp:44]   --->   Operation 139 'xor' 'xor_ln44_1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 140 [1/1] (1.03ns)   --->   "%xor_ln44_2 = xor i24 %trunc_ln44_3, %trunc_ln44_2" [./../../blowfish/blowfish.cpp:44]   --->   Operation 140 'xor' 'xor_ln44_2' <Predicate = true> <Delay = 1.03> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln45_1 = trunc i32 %left_4 to i8" [./../../blowfish/blowfish.cpp:45]   --->   Operation 141 'trunc' 'trunc_ln45_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%ciphertext_addr_2 = getelementptr [8 x i8]* %ciphertext, i64 0, i64 2" [./../../blowfish/blowfish.cpp:167->./../../blowfish/blowfish.cpp:46]   --->   Operation 142 'getelementptr' 'ciphertext_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (2.32ns)   --->   "store i8 %trunc_ln2, i8* %ciphertext_addr_2, align 1" [./../../blowfish/blowfish.cpp:167->./../../blowfish/blowfish.cpp:46]   --->   Operation 143 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 144 [1/1] (0.99ns)   --->   "%xor_ln168 = xor i8 %trunc_ln45_1, %trunc_ln45" [./../../blowfish/blowfish.cpp:168->./../../blowfish/blowfish.cpp:46]   --->   Operation 144 'xor' 'xor_ln168' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%ciphertext_addr_3 = getelementptr [8 x i8]* %ciphertext, i64 0, i64 3" [./../../blowfish/blowfish.cpp:168->./../../blowfish/blowfish.cpp:46]   --->   Operation 145 'getelementptr' 'ciphertext_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (2.32ns)   --->   "store i8 %xor_ln168, i8* %ciphertext_addr_3, align 1" [./../../blowfish/blowfish.cpp:168->./../../blowfish/blowfish.cpp:46]   --->   Operation 146 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %right_5, i32 24, i32 31)" [./../../blowfish/blowfish.cpp:169->./../../blowfish/blowfish.cpp:46]   --->   Operation 147 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln4 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %xor_ln44_2, i32 16, i32 23)" [./../../blowfish/blowfish.cpp:170->./../../blowfish/blowfish.cpp:46]   --->   Operation 148 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln5 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %xor_ln44_1, i32 8, i32 15)" [./../../blowfish/blowfish.cpp:171->./../../blowfish/blowfish.cpp:46]   --->   Operation 149 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.99ns)   --->   "%xor_ln172 = xor i8 %trunc_ln44_1, %trunc_ln44" [./../../blowfish/blowfish.cpp:172->./../../blowfish/blowfish.cpp:46]   --->   Operation 150 'xor' 'xor_ln172' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 7> <Delay = 2.32>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%ciphertext_addr_4 = getelementptr [8 x i8]* %ciphertext, i64 0, i64 4" [./../../blowfish/blowfish.cpp:169->./../../blowfish/blowfish.cpp:46]   --->   Operation 151 'getelementptr' 'ciphertext_addr_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (2.32ns)   --->   "store i8 %trunc_ln3, i8* %ciphertext_addr_4, align 1" [./../../blowfish/blowfish.cpp:169->./../../blowfish/blowfish.cpp:46]   --->   Operation 152 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%ciphertext_addr_5 = getelementptr [8 x i8]* %ciphertext, i64 0, i64 5" [./../../blowfish/blowfish.cpp:170->./../../blowfish/blowfish.cpp:46]   --->   Operation 153 'getelementptr' 'ciphertext_addr_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (2.32ns)   --->   "store i8 %trunc_ln4, i8* %ciphertext_addr_5, align 1" [./../../blowfish/blowfish.cpp:170->./../../blowfish/blowfish.cpp:46]   --->   Operation 154 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 12 <SV = 8> <Delay = 2.32>
ST_12 : Operation 155 [1/1] (0.00ns)   --->   "%ciphertext_addr_6 = getelementptr [8 x i8]* %ciphertext, i64 0, i64 6" [./../../blowfish/blowfish.cpp:171->./../../blowfish/blowfish.cpp:46]   --->   Operation 155 'getelementptr' 'ciphertext_addr_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 156 [1/1] (2.32ns)   --->   "store i8 %trunc_ln5, i8* %ciphertext_addr_6, align 1" [./../../blowfish/blowfish.cpp:171->./../../blowfish/blowfish.cpp:46]   --->   Operation 156 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%ciphertext_addr_7 = getelementptr [8 x i8]* %ciphertext, i64 0, i64 7" [./../../blowfish/blowfish.cpp:172->./../../blowfish/blowfish.cpp:46]   --->   Operation 157 'getelementptr' 'ciphertext_addr_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (2.32ns)   --->   "store i8 %xor_ln172, i8* %ciphertext_addr_7, align 1" [./../../blowfish/blowfish.cpp:172->./../../blowfish/blowfish.cpp:46]   --->   Operation 158 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "ret void" [./../../blowfish/blowfish.cpp:47]   --->   Operation 159 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('plaintext_addr', ./../../blowfish/blowfish.cpp:158->./../../blowfish/blowfish.cpp:34) [43]  (0 ns)
	'load' operation ('plaintext_load', ./../../blowfish/blowfish.cpp:159->./../../blowfish/blowfish.cpp:34) on array 'plaintext' [44]  (2.32 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'load' operation ('plaintext_load', ./../../blowfish/blowfish.cpp:159->./../../blowfish/blowfish.cpp:34) on array 'plaintext' [44]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('plaintext_load_2', ./../../blowfish/blowfish.cpp:159->./../../blowfish/blowfish.cpp:34) on array 'plaintext' [48]  (2.32 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'load' operation ('plaintext_load_4', ./../../blowfish/blowfish.cpp:160->./../../blowfish/blowfish.cpp:34) on array 'plaintext' [53]  (2.32 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'load' operation ('plaintext_load_6', ./../../blowfish/blowfish.cpp:160->./../../blowfish/blowfish.cpp:34) on array 'plaintext' [57]  (2.32 ns)

 <State 6>: 3.36ns
The critical path consists of the following:
	'phi' operation ('left') with incoming values : ('right', ./../../blowfish/blowfish.cpp:160->./../../blowfish/blowfish.cpp:34) ('left', ./../../blowfish/blowfish.cpp:39) [63]  (0 ns)
	'xor' operation ('xor_ln45_2', ./../../blowfish/blowfish.cpp:45) [153]  (1.03 ns)
	'store' operation ('store_ln166', ./../../blowfish/blowfish.cpp:166->./../../blowfish/blowfish.cpp:46) of variable 'trunc_ln1', ./../../blowfish/blowfish.cpp:166->./../../blowfish/blowfish.cpp:46 on array 'ciphertext' [159]  (2.32 ns)

 <State 7>: 4.29ns
The critical path consists of the following:
	'phi' operation ('phi_ln39', ./../../blowfish/blowfish.cpp:39) with incoming values : ('P[15]', ./../../blowfish/blowfish.cpp:32) ('P[14]', ./../../blowfish/blowfish.cpp:32) ('P[13]', ./../../blowfish/blowfish.cpp:32) ('P[12]', ./../../blowfish/blowfish.cpp:32) ('P[11]', ./../../blowfish/blowfish.cpp:32) ('P[10]', ./../../blowfish/blowfish.cpp:32) ('P[9]', ./../../blowfish/blowfish.cpp:32) ('P[8]', ./../../blowfish/blowfish.cpp:32) ('P[7]', ./../../blowfish/blowfish.cpp:32) ('P[6]', ./../../blowfish/blowfish.cpp:32) ('P[5]', ./../../blowfish/blowfish.cpp:32) ('P[4]', ./../../blowfish/blowfish.cpp:32) ('P[3]', ./../../blowfish/blowfish.cpp:32) ('P[2]', ./../../blowfish/blowfish.cpp:32) ('P[1]', ./../../blowfish/blowfish.cpp:32) ('P[0]', ./../../blowfish/blowfish.cpp:32) [104]  (0 ns)
	'xor' operation ('xor_ln39_2', ./../../blowfish/blowfish.cpp:39) [113]  (1.03 ns)
	'getelementptr' operation ('S_1_addr', ./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:40) [122]  (0 ns)
	'load' operation ('S_1_load', ./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:40) on array 'S_1' [123]  (3.25 ns)

 <State 8>: 8.36ns
The critical path consists of the following:
	'load' operation ('S_0_load', ./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:40) on array 'S_0' [120]  (3.25 ns)
	'add' operation ('add_ln81', ./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:40) [124]  (2.55 ns)
	'xor' operation ('xor_ln81', ./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:40) [128]  (0 ns)
	'add' operation ('add_ln81_3', ./../../blowfish/blowfish.cpp:81->./../../blowfish/blowfish.cpp:40) [132]  (2.55 ns)

 <State 9>: 0.993ns
The critical path consists of the following:
	'xor' operation ('right', ./../../blowfish/blowfish.cpp:40) [133]  (0.993 ns)

 <State 10>: 3.31ns
The critical path consists of the following:
	'xor' operation ('xor_ln168', ./../../blowfish/blowfish.cpp:168->./../../blowfish/blowfish.cpp:46) [163]  (0.99 ns)
	'store' operation ('store_ln168', ./../../blowfish/blowfish.cpp:168->./../../blowfish/blowfish.cpp:46) of variable 'xor_ln168', ./../../blowfish/blowfish.cpp:168->./../../blowfish/blowfish.cpp:46 on array 'ciphertext' [165]  (2.32 ns)

 <State 11>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('ciphertext_addr_4', ./../../blowfish/blowfish.cpp:169->./../../blowfish/blowfish.cpp:46) [167]  (0 ns)
	'store' operation ('store_ln169', ./../../blowfish/blowfish.cpp:169->./../../blowfish/blowfish.cpp:46) of variable 'trunc_ln3', ./../../blowfish/blowfish.cpp:169->./../../blowfish/blowfish.cpp:46 on array 'ciphertext' [168]  (2.32 ns)

 <State 12>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('ciphertext_addr_6', ./../../blowfish/blowfish.cpp:171->./../../blowfish/blowfish.cpp:46) [173]  (0 ns)
	'store' operation ('store_ln171', ./../../blowfish/blowfish.cpp:171->./../../blowfish/blowfish.cpp:46) of variable 'trunc_ln5', ./../../blowfish/blowfish.cpp:171->./../../blowfish/blowfish.cpp:46 on array 'ciphertext' [174]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
