INFO: [VRFC 10-163] Analyzing VHDL file "/home/runge/Subjects/Embedded/Journal2_sources/Journal2/Journal2.srcs/sources_1/imports/Journal2_sources/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clk_divider'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/runge/Subjects/Embedded/Journal2_sources/Journal2/Journal2.srcs/sources_1/imports/Journal2_sources/RAM16x8.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM16x8'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/runge/Subjects/Embedded/Journal2_sources/Journal2/Journal2.srcs/sources_1/imports/Journal2_sources/RAMController.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAMController'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/runge/Subjects/Embedded/Journal2_sources/Journal2/Journal2.srcs/sources_1/imports/Journal2_sources/rx_mod_rtl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rx_mod'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/runge/Subjects/Embedded/Journal2_sources/Journal2/Journal2.srcs/sources_1/imports/Journal2_sources/tx_mod_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tx_mod'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/runge/Subjects/Embedded/Journal2_sources/Journal2/Journal2.ip_user_files/bd/design_1/ip/design_1_clk_divider_0_0/sim/design_1_clk_divider_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_clk_divider_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/runge/Subjects/Embedded/Journal2_sources/Journal2/Journal2.ip_user_files/bd/design_1/ip/design_1_RAM16x8_0_0/sim/design_1_RAM16x8_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_RAM16x8_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/runge/Subjects/Embedded/Journal2_sources/Journal2/Journal2.ip_user_files/bd/design_1/ip/design_1_RAMController_0_0/sim/design_1_RAMController_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_RAMController_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/runge/Subjects/Embedded/Journal2_sources/Journal2/Journal2.ip_user_files/bd/design_1/ip/design_1_rx_mod_0_0/sim/design_1_rx_mod_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_rx_mod_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/runge/Subjects/Embedded/Journal2_sources/Journal2/Journal2.ip_user_files/bd/design_1/ip/design_1_tx_mod_0_0/sim/design_1_tx_mod_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_tx_mod_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/runge/Subjects/Embedded/Journal2_sources/Journal2/Journal2.ip_user_files/bd/design_1/sim/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/runge/Subjects/Embedded/Journal2_sources/Journal2/Journal2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/runge/Subjects/Embedded/Journal2_sources/Journal2/Journal2.srcs/sources_1/imports/Journal2_sources/RAMController.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAMController'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/runge/Subjects/Embedded/Journal2_sources/Journal2/Journal2.ip_user_files/bd/design_1/sim/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/runge/Subjects/Embedded/Journal2_sources/Journal2/Journal2.ip_user_files/bd/design_1/ip/design_1_RAMController_0_0/sim/design_1_RAMController_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_RAMController_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/runge/Subjects/Embedded/Journal2_sources/Journal2/Journal2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_wrapper'
