[
    {
        "id": 1,
        "Question": "Electronics are characterized by ____________",
        "Options": [
            "a) low cost",
            "b) low weight and volume",
            "c) reliability",
            "d) all of the mentioned",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 2,
        "Question": "Speed power product is measured as the product of ____________",
        "Options": [
            "a) gate switching delay and gate power dissipation",
            "b) gate switching delay and gate power absorption",
            "c) gate switching delay and net gate power",
            "d) gate power dissipation and absorption",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 3,
        "Question": "nMOS devices are formed in ____________",
        "Options": [
            "a) p-type substrate of high doping level",
            "b) n-type substrate of low doping level",
            "c) p-type substrate of moderate doping level",
            "d) n-type substrate of high doping level",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 4,
        "Question": "Source and drain in nMOS device are isolated by ____________",
        "Options": [
            "a) a single diode",
            "b) two diodes",
            "c) three diodes",
            "d) four diodes",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 5,
        "Question": "In depletion mode, source and drain are connected by ____________",
        "Options": [
            "a) insulating channel",
            "b) conducting channel",
            "c) Vdd",
            "d) Vss",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 6,
        "Question": "What is the condition for non saturated region?",
        "Options": [
            "a) Vds = Vgs – Vt",
            "b) Vgs lesser than Vt",
            "c) Vds lesser than Vgs – Vt",
            "d) Vds greater than Vgs – Vt",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 7,
        "Question": "In enhancement mode, device is in _________ condition.",
        "Options": [
            "a) conducting",
            "b) non conducting",
            "c) partially conducting",
            "d) insulating",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 8,
        "Question": "What is the condition for non conducting mode?",
        "Options": [
            "a) Vds lesser than Vgs",
            "b) Vgs lesser than Vds",
            "c) Vgs = Vds = 0",
            "d) Vgs = Vds = Vs = 0",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 9,
        "Question": "nMOS is ____________",
        "Options": [
            "a) donor doped",
            "b) acceptor doped",
            "c) all of the mentioned",
            "d) none of the mentioned",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 10,
        "Question": "MOS transistor structure is ____________",
        "Options": [
            "a) symmetrical",
            "b) non symmetrical",
            "c) semi symmetrical",
            "d) pseudo symmetrical",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 11,
        "Question": "pMOS is ____________",
        "Options": [
            "a) donor doped",
            "b) acceptor doped",
            "c) all of the mentioned",
            "d) none of the mentioned",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 12,
        "Question": "Inversion layer in enhancement mode consists of excess of ____________",
        "Options": [
            "a) positive carriers",
            "b) negative carriers",
            "c) both in equal quantity",
            "d) neutral carriers",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 13,
        "Question": "What is the condition for linear region?",
        "Options": [
            "a) Vgs lesser than Vt",
            "b) Vgs greater than Vt",
            "c) Vds lesser than Vgs",
            "d) Vds greater than Vgs",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 14,
        "Question": "As source drain voltage increases, channel depth ____________",
        "Options": [
            "a) increases",
            "b) decreases",
            "c) logarithmically increases",
            "d) exponentially increases",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 15,
        "Question": "MOS transistors consist of which of the following?",
        "Options": [
            "a) semiconductor layer",
            "b) metal layer",
            "c) layer of silicon-di-oxide",
            "d) all of the mentioned",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 16,
        "Question": "In MOS transistors _______________ is used for their gate.",
        "Options": [
            "a) metal",
            "b) silicon-di-oxide",
            "c) polysilicon",
            "d) gallium",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 17,
        "Question": "The gate region consists of ____________",
        "Options": [
            "a) insulating layer",
            "b) conducting layer",
            "c) lower metal layer",
            "d) p type layer",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 18,
        "Question": "Electrical charge flows from ____________",
        "Options": [
            "a) source to drain",
            "b) drain to source",
            "c) source to ground",
            "d) source to gate",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 19,
        "Question": "Source in MOS transistors is doped with ______ material.",
        "Options": [
            "a) n-type",
            "b) p-type",
            "c) n & p type",
            "d) none of the mentioned",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 20,
        "Question": "In N channel MOSFET which is the more negative of the elements?",
        "Options": [
            "a) source",
            "b) gate",
            "c) drain",
            "d) source and drain",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 21,
        "Question": "If the gate is given sufficiently large charge, electrons will be attracted to ____________",
        "Options": [
            "a) drain region",
            "b) channel region",
            "c) switch region",
            "d) bulk region",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 22,
        "Question": "Enhancement mode device acts as ____ switch, depletion mode acts as _____ switch.",
        "Options": [
            "a) open, closed",
            "b) closed, open",
            "c) open, open",
            "d) close, close",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 23,
        "Question": "Depletion mode MOSFETs are more commonly used as ____________",
        "Options": [
            "a) switches",
            "b) resistors",
            "c) buffers",
            "d) capacitors",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 24,
        "Question": "Enhancement mode MOSFETs are more commonly used as ____________",
        "Options": [
            "a) switches",
            "b) resistors",
            "c) buffers",
            "d) capacitors",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 25,
        "Question": "Which expression is true?",
        "Options": [
            "a) charging time < discharging time",
            "b) charging time > discharging time",
            "c) charging time = discharging time",
            "d) charging time and discharging time are not related",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 26,
        "Question": "In n channel MOSFET ______________ is constant.",
        "Options": [
            "a) channel length",
            "b) channel width",
            "c) channel depth",
            "d) channel concentration",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 27,
        "Question": "VLSI technology uses ________ to form integrated circuit.",
        "Options": [
            "a) transistors",
            "b) switches",
            "c) diodes",
            "d) buffers",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 28,
        "Question": "Medium scale integration has ____________",
        "Options": [
            "a) ten logic gates",
            "b) fifty logic gates",
            "c) hundred logic gates",
            "d) thousands logic gates",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 29,
        "Question": "The difficulty in achieving high doping concentration leads to ____________",
        "Options": [
            "a) error in concentration",
            "b) error in variation",
            "c) error in doping",
            "d) distribution error",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 30,
        "Question": "_________ is used to deal with effect of variation.",
        "Options": [
            "a) chip level technique",
            "b) logic level technique",
            "c) switch level technique",
            "d) system level technique",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 31,
        "Question": "As die size shrinks, the complexity of making the photomasks ____________",
        "Options": [
            "a) increases",
            "b) decreases",
            "c) remains the same",
            "d) cannot be determined",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 32,
        "Question": "______ architecture is used to design VLSI.",
        "Options": [
            "a) system on a device",
            "b) single open circuit",
            "c) system on a chip",
            "d) system on a circuit",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 33,
        "Question": "______ is used in logic design of VLSI.",
        "Options": [
            "a) LIFO",
            "b) FIFO",
            "c) FILO",
            "d) LILO",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 34,
        "Question": "Which provides higher integration density?",
        "Options": [
            "a) switch transistor logic",
            "b) transistor buffer logic",
            "c) transistor transistor logic",
            "d) circuit level logic",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 35,
        "Question": "Physical and electrical specification is given in ____________",
        "Options": [
            "a) architectural design",
            "b) logic design",
            "c) system design",
            "d) functional design",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 36,
        "Question": "Which is the high level representation of VLSI design?",
        "Options": [
            "a) problem statement",
            "b) logic design",
            "c) HDL program",
            "d) functional design",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 37,
        "Question": "nMOS fabrication process is carried out in ____________",
        "Options": [
            "a) thin wafer of a single crystal",
            "b) thin wafer of multiple crystals",
            "c) thick wafer of a single crystal",
            "d) thick wafer of multiple crystals",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 38,
        "Question": "______________ impurities are added to the wafer of the crystal.",
        "Options": [
            "a) n impurities",
            "b) p impurities",
            "c) siicon",
            "d) crystal",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 39,
        "Question": "What kind of substrate is provided above the barrier to dopants?",
        "Options": [
            "a) insulating",
            "b) conducting",
            "c) silicon",
            "d) semiconducting",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 40,
        "Question": "The photoresist layer is exposed to ____________",
        "Options": [
            "a) Visible light",
            "b) Ultraviolet light",
            "c) Infra red light",
            "d) LED",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 41,
        "Question": "In nMOS device, gate material could be ____________",
        "Options": [
            "a) silicon",
            "b) polysilicon",
            "c) boron",
            "d) phosphorus",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 42,
        "Question": "Which is the commonly used bulk substrate in nMOS fabrication?",
        "Options": [
            "a) silicon crystal",
            "b) silicon-on-sapphire",
            "c) phosphorus",
            "d) silicon-di-oxide",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 43,
        "Question": "In nMOS fabrication, etching is done using ____________",
        "Options": [
            "a) plasma",
            "b) hydrochloric acid",
            "c) sulphuric acid",
            "d) sodium chloride",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 44,
        "Question": "Heavily doped polysilicon is deposited using ____________",
        "Options": [
            "a) chemical vapour decomposition",
            "b) chemical vapour deposition",
            "c) chemical deposition",
            "d) dry deposition",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 45,
        "Question": "In diffusion process ______ impurity is desired.",
        "Options": [
            "a) n type",
            "b) p type",
            "c) np type",
            "d) none of the mentioned",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 46,
        "Question": "Contact cuts are made in ____________",
        "Options": [
            "a) source",
            "b) drain",
            "c) metal layer",
            "d) diffusion layer",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 47,
        "Question": "Interconnection pattern is made on ____________",
        "Options": [
            "a) polysilicon layer",
            "b) silicon-di-oxide layer",
            "c) metal layer",
            "d) diffusion layer",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 48,
        "Question": "_______ is used to suppress unwanted conduction.",
        "Options": [
            "a) phosphorus",
            "b) boron",
            "c) silicon",
            "d) oxygen",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 49,
        "Question": "Which is used for the interconnection?",
        "Options": [
            "a) boron",
            "b) oxygen",
            "c) aluminium",
            "d) silicon",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 50,
        "Question": "CMOS technology is used in developing which of the following?",
        "Options": [
            "a) microprocessors",
            "b) microcontrollers",
            "c) digital logic circuits",
            "d) all of the mentioned",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 51,
        "Question": "CMOS has __________",
        "Options": [
            "a) high noise margin",
            "b) high packing density",
            "c) high power dissipation",
            "d) high complexity",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 52,
        "Question": "P-well is created on __________",
        "Options": [
            "a) p substrate",
            "b) n substrate",
            "c) p & n substrate",
            "d) none of the mentioned",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 53,
        "Question": "Oxidation process is carried out using __________",
        "Options": [
            "a) hydrogen",
            "b) low purity oxygen",
            "c) sulphur",
            "d) nitrogen",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 54,
        "Question": "Photoresist layer is formed using __________",
        "Options": [
            "a) high sensitive polymer",
            "b) light sensitive polymer",
            "c) polysilicon",
            "d) silicon di oxide",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 55,
        "Question": "In CMOS fabrication, the photoresist layer is exposed to __________",
        "Options": [
            "a) visible light",
            "b) ultraviolet light",
            "c) infra red light",
            "d) fluorescent",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 56,
        "Question": "Few parts of photoresist layer is removed by using __________",
        "Options": [
            "a) acidic solution",
            "b) neutral solution",
            "c) pure water",
            "d) diluted water",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 57,
        "Question": "P-well doping concentration and depth will affect the __________",
        "Options": [
            "a) threshold voltage",
            "b) Vss",
            "c) Vdd",
            "d) Vgs",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 58,
        "Question": "Which type of CMOS circuits are good and better?",
        "Options": [
            "a) p well",
            "b) n well",
            "c) all of the mentioned",
            "d) none of the mentioned",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 59,
        "Question": "N-well is formed by __________",
        "Options": [
            "a) decomposition",
            "b) diffusion",
            "c) dispersion",
            "d) filtering",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 60,
        "Question": "_______ is sputtered on the whole wafer.",
        "Options": [
            "a) silicon",
            "b) calcium",
            "c) potassium",
            "d) aluminium",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 61,
        "Question": "What is the disadvantage of the MOS device?",
        "Options": [
            "a) limited current sourcing",
            "b) limited voltage sinking",
            "c) limited voltage sourcing",
            "d) unlimited current sinking",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 62,
        "Question": "What are the advantages of BiCMOS?",
        "Options": [
            "a) higher gain",
            "b) high frequency characteristics",
            "c) better noise characteristics",
            "d) all of the mentioned",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 63,
        "Question": "What are the features of BiCMOS?",
        "Options": [
            "a) low input impedance",
            "b) high packing density",
            "c) high input impedance",
            "d) bidirectional",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 64,
        "Question": "CMOS is __________",
        "Options": [
            "a) unidirectional",
            "b) bidirectional",
            "c) directional",
            "d) none of the mentioned",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 65,
        "Question": "In bipolar transistor, its quality can be improved by __________",
        "Options": [
            "a) increasing collector resistance",
            "b) decreasing collector resistance",
            "c) collector resistance does not affect the quality",
            "d) decreasing gate resistance",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 66,
        "Question": "BiCMOS can be used in __________",
        "Options": [
            "a) amplifyig circuit",
            "b) driver circuits",
            "c) divider circuit",
            "d) multiplier circuit",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 67,
        "Question": "What are the advantages of E-beam masks?",
        "Options": [
            "a) small feature size",
            "b) larger feature size",
            "c) looser layer",
            "d) complex design",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 68,
        "Question": "Which process is used in E-beam machines?",
        "Options": [
            "a) raster scanning",
            "b) vector scanning",
            "c) raster & vector scanning",
            "d) none of the mentioned",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 69,
        "Question": "What is the feature of vector scanning?",
        "Options": [
            "a) faster",
            "b) slow",
            "c) easy handling",
            "d) very simple design",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 70,
        "Question": "Which has high input resistance?",
        "Options": [
            "a) nMOS",
            "b) CMOS",
            "c) pMOS",
            "d) BiCMOS",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 71,
        "Question": "What is Lithography?",
        "Options": [
            "a) Process used to transfer a pattern to a layer on the chip",
            "b) Process used to develop an oxidation layer on the chip",
            "c) Process used to develop a metal layer on the chip",
            "d) Process used to produce the chip",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 72,
        "Question": "Silicon oxide is patterned on a substrate using ____________",
        "Options": [
            "a) Physical lithography",
            "b) Photolithography",
            "c) Chemical lithography",
            "d) Mechanical lithography",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 73,
        "Question": "Positive photo resists are used more than negative photo resists because ___________",
        "Options": [
            "a) Negative photo resists are more sensitive to light, but their photo lithographic resolution is not as high as that of the positive photo resists",
            "b) Positive photo resists are more sensitive to light, but their photo lithographic resolution is not as high as that of the negative photo resists",
            "c) Negative photo resists are less sensitive to light",
            "d) Positive photo resists are less sensitive to light",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 74,
        "Question": "The ______ is used to reduce the resistivity of poly silicon.",
        "Options": [
            "a) Photo resist",
            "b) Etching",
            "c) Doping impurities",
            "d) None of the mentioned",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 75,
        "Question": "The isolated active areas are created by technique known as ___________",
        "Options": [
            "a) Etched field-oxide isolation",
            "b) Local Oxidation of Silicon",
            "c) Etched field-oxide isolation or Local Oxidation of Silicon",
            "d) None of the mentioned",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 76,
        "Question": "The chemical used for shielding the active areas to achieve selective oxide growth is?",
        "Options": [
            "a) Silver Nitride",
            "b) Silicon Nitride",
            "c) Hydrofluoric acid",
            "d) Polysilicon",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 77,
        "Question": "The dopants are introduced in the active areas of silicon by using which process?",
        "Options": [
            "a) Diffusion process",
            "b) Ion Implantation process",
            "c) Chemical Vapour Deposition",
            "d) Either Diffusion or Ion Implantation Process",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 78,
        "Question": "To grow the polysilicon gate layer, which of the following chemical is used for chemical vapour deposition?",
        "Options": [
            "a) Silicon Nitride(Si3N4)",
            "b) Silane gas(SiH4)",
            "c) Silicon oxide",
            "d) None of the mentioned",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 79,
        "Question": "The process by which Aluminium is grown over the entire wafer, also filling the contact cuts is?",
        "Options": [
            "a) Sputtering",
            "b) Chemical vapour deposition",
            "c) Epitaxial growth",
            "d) Ion Implantation",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 80,
        "Question": "Chemical Mechanical Polishing is used to ___________",
        "Options": [
            "a) Remove silicon oxide",
            "b) Remove silicon nitride and pad oxide",
            "c) Remove polysilicon gate layer",
            "d) Reduce the size of the layout",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 81,
        "Question": "What is Piranha Solution?",
        "Options": [
            "a) It is a 3:1 to 5:1 mix of nitric acid and hydrogen peroxide that is used to develop the oxide layer on silicon substrate",
            "b) It is a 3:1 to 5:1 mix of sulphuric acid and hydrofluoric acid that is used to clean silicon wafers removing organic and metal contaminants or photo resist after metal patterning",
            "c) It is a 3:1 to 5:1 mix of sulphuric acid and hydrogen peroxide that is used to grow the oxide layer on the silicon",
            "d) It is a 3:1 to 5:1 mix of sulphuric acid and hydrogen peroxide that is used to clean wafers of organic and metal contaminants or photo resist after metal patterning",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 82,
        "Question": "Ids depends on ___________",
        "Options": [
            "a) Vg",
            "b) Vds",
            "c) Vdd",
            "d) Vss",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 83,
        "Question": "Ids can be given by __________",
        "Options": [
            "a) Qc x Ʈ",
            "b) Qc / Ʈ",
            "c) Ʈ / Qc",
            "d) Qc / 2Ʈ",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 84,
        "Question": "Transit time can be given by __________",
        "Options": [
            "a) L / v",
            "b) v / L",
            "c) v x L",
            "d) v x d",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 85,
        "Question": "Velocity can be given as __________",
        "Options": [
            "a) µ / Vds",
            "b) µ / Eds",
            "c) µ x Eds",
            "d) Eds / µ",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 86,
        "Question": "Eds is given by __________",
        "Options": [
            "a) Vds / L",
            "b) L / Vds",
            "c) Vds x L",
            "d) Vdd / L",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 87,
        "Question": "What is the mobility of proton or hole at room temperature?",
        "Options": [
            "a) 650 cm2/V sec",
            "b) 260 cm2/V sec",
            "c) 240 cm2/V sec",
            "d) 500 cm2/V sec",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 88,
        "Question": "In resistive region __________",
        "Options": [
            "a) Vds greater than (Vgs – Vt)",
            "b) Vds lesser than (Vgs – Vt)",
            "c) Vgs greater than (Vds – Vt)",
            "d) Vgs lesser than (Vds – Vt)",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 89,
        "Question": "What is the condition for saturation?",
        "Options": [
            "a) Vgs = Vds",
            "b) Vds = Vgs – Vt",
            "c) Vgs = Vds – Vt",
            "d) Vds > Vgs – Vt",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 90,
        "Question": "Threshold voltage is negative for __________",
        "Options": [
            "a) nMOS depletion",
            "b) nMOS enhancement",
            "c) pMOS depletion",
            "d) pMOS enhancement",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 91,
        "Question": "The current Ids _______ as Vds increases.",
        "Options": [
            "a) increases",
            "b) decreases",
            "c) remains fairly constant",
            "d) exponentially increases",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 92,
        "Question": "In linear region ______ channel exists.",
        "Options": [
            "a) uniform",
            "b) non-uniform",
            "c) wide",
            "d) uniform and wide",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 93,
        "Question": "When the channel pinches off?",
        "Options": [
            "a) Vgs > Vds",
            "b) Vds > Vgs",
            "c) Vds > (Vgs-Vth)",
            "d) Vgs > (Vds-Vth)",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 94,
        "Question": "When the threshold voltage is more, leakage current will be?",
        "Options": [
            "a) more",
            "b) less",
            "c) all of the mentioned",
            "d) none of the mentioned",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 95,
        "Question": "MOSFET is used as ___________",
        "Options": [
            "a) current source",
            "b) voltage source",
            "c) buffer",
            "d) divider",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 96,
        "Question": "The work function difference is negative for ____________",
        "Options": [
            "a) silicon substrate",
            "b) polysilicon gate",
            "c) silicon substrate & polysilicon gate",
            "d) none of the mentioned",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 97,
        "Question": "According to body effect, substrate is biased with respect to ___________",
        "Options": [
            "a) source",
            "b) drain",
            "c) gate",
            "d) Vss",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 98,
        "Question": "Increasing Vsb _______ the threshold voltage.",
        "Options": [
            "a) does not effect",
            "b) decreases",
            "c) increases",
            "d) exponentially increases",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 99,
        "Question": "Transconductance gives the relationship between ___________",
        "Options": [
            "a) input current and output voltage",
            "b) output current and input voltage",
            "c) input current and input voltage",
            "d) output current and output voltage",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 100,
        "Question": "Transconductance can be increased by ___________",
        "Options": [
            "a) decreasing the width",
            "b) increasing the width",
            "c) increasing the length",
            "d) decreasing the length",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 101,
        "Question": "Increasing the transconductance ___________",
        "Options": [
            "a) increases input capacitance",
            "b) decreasing area occupied",
            "c) decreasing input capacitance",
            "d) decrease in output capacitance",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 102,
        "Question": "Ids is _______ to length L of the channel.",
        "Options": [
            "a) directly proportional",
            "b) inversely proportional",
            "c) not related",
            "d) logarithmically related",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 103,
        "Question": "Switching speed of a MOS device depends on ___________",
        "Options": [
            "a) gate voltage above a threshold",
            "b) carrier mobility",
            "c) length channel",
            "d) all of the mentioned",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 104,
        "Question": "A fast circuit requires ___________",
        "Options": [
            "a) high gm",
            "b) low gm",
            "c) does not depend on gm",
            "d) low cost",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 105,
        "Question": "Surface mobility depends on ___________",
        "Options": [
            "a) effective drain voltage",
            "b) effective gate voltage",
            "c) channel length",
            "d) effective source voltage",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 106,
        "Question": "What is a MOS transistor?",
        "Options": [
            "a) minority carrier device",
            "b) majority carrier device",
            "c) majority & minority carrier device",
            "d) none of the mentioned",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 107,
        "Question": "The MOS transistor is non conducting when?",
        "Options": [
            "a) zero source bias",
            "b) zero threshold voltage",
            "c) zero gate bias",
            "d) zero drain bias",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 108,
        "Question": "Inverters are essential for ________",
        "Options": [
            "a) NAND gates",
            "b) NOR gates",
            "c) sequential circuits",
            "d) all of the mentioned",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 109,
        "Question": "In basic inverter circuit _____________ is connected to ground.",
        "Options": [
            "a) source",
            "b) gates",
            "c) drain",
            "d) resistance",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 110,
        "Question": "In inverter circuit ________ transistors is used as load",
        "Options": [
            "a) enhancement mode",
            "b) depletion mode",
            "c) all of the mentioned",
            "d) none of the mentioned",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 111,
        "Question": "For depletion mode transistor, gate should be connected to ________",
        "Options": [
            "a) source",
            "b) drain",
            "c) ground",
            "d) positive voltage rail",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 112,
        "Question": "In nMOS inverter configuration depletion mode device is called as ________",
        "Options": [
            "a) pull up",
            "b) pull down",
            "c) all of the mentioned",
            "d) none of the mentioned",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 113,
        "Question": "How is nMOS inverter represented?",
        "Options": [
            "a) <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-nmos-inverter-q6a.png\" alt=\"vlsi-questions-answers-nmos-inverter-q6a\" width=\"223\" height=\"264\" class=\"alignnone size-full wp-image-161864\" />",
            "b) <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-nmos-inverter-q6b.png\" alt=\"vlsi-questions-answers-nmos-inverter-q6b\" width=\"218\" height=\"264\" class=\"alignnone size-full wp-image-161865\" />",
            "c) <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-nmos-inverter-q6c.png\" alt=\"vlsi-questions-answers-nmos-inverter-q6c\" width=\"225\" height=\"264\" class=\"alignnone size-full wp-image-161866\" />",
            "d) <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-nmos-inverter-q6d.png\" alt=\"vlsi-questions-answers-nmos-inverter-q6d\" width=\"238\" height=\"272\" class=\"alignnone size-full wp-image-161867\" />",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 114,
        "Question": "What is the ratio of Zp.u/Zp.d?",
        "Options": [
            "a) 1/4",
            "b) 4/1",
            "c) 1/2",
            "d) 2/1",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 115,
        "Question": "Pass transistors are transistors used as ________",
        "Options": [
            "a) switches connected in series",
            "b) switches connected in parallel",
            "c) inverters used in series",
            "d) inverter used in parallel",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 116,
        "Question": "An inverter driven through one or more pass transistors has Zp.u/Zp.d ratio of ________",
        "Options": [
            "a) 1/4",
            "b) 4/1",
            "c) 1/8",
            "d) 8/1",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 117,
        "Question": "In depletion mode pull-up, dissipation is high since current flows when?",
        "Options": [
            "a) Vin = 1",
            "b) Vin = 0",
            "c) Vout = 1",
            "d) Vout = 0",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 118,
        "Question": "In complementary transistor pull-up, current flows when?",
        "Options": [
            "a) Vin = 1",
            "b) Vin = 0",
            "c) current doesn’t flow",
            "d) Vout = Vin",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 119,
        "Question": "CMOS inverter has ______ regions of operation.",
        "Options": [
            "a) three",
            "b) four",
            "c) two",
            "d) five",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 120,
        "Question": "If n-transistor conducts and has large voltage between source and drain, then it is said to be in _____ region.",
        "Options": [
            "a) linear",
            "b) saturation",
            "c) non saturation",
            "d) cut-off",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 121,
        "Question": "If p-transistor is conducting and has small voltage between source and drain, then it is said to work in ________",
        "Options": [
            "a) linear region",
            "b) saturation region",
            "c) non saturation resistive region",
            "d) cut-off region",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 122,
        "Question": "In the region where inverter exhibits gain, the two transistors are in _______ region.",
        "Options": [
            "a) linear",
            "b) cut-off",
            "c) non saturation",
            "d) saturation",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 123,
        "Question": "If both the transistors are in saturation, then they act as ________",
        "Options": [
            "a) current source",
            "b) voltage source",
            "c) divider",
            "d) buffer",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 124,
        "Question": "If βn = βp, then Vin is equal to ________",
        "Options": [
            "a) Vdd",
            "b) Vss",
            "c) 2Vdd",
            "d) 0.5Vdd",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 125,
        "Question": "Mobility depends on ________",
        "Options": [
            "a) Transverse electric field",
            "b) Vg",
            "c) Vdd",
            "d) Channel length",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 126,
        "Question": "In CMOS inverter, transistor is a switch having ________",
        "Options": [
            "a) infinite on resistance",
            "b) finite off resistance",
            "c) buffer",
            "d) infinite off resistance",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 127,
        "Question": "CMOS inverter has ______ output impedance.",
        "Options": [
            "a) low",
            "b) high",
            "c) very high",
            "d) none of the mentioned",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 128,
        "Question": "What is the input resistance of CMOS inverter?",
        "Options": [
            "a) high",
            "b) low",
            "c) very low",
            "d) none of the mentioned",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 129,
        "Question": "Increasing fan-out ____________ the propagation delay.",
        "Options": [
            "a) increases",
            "b) decreases",
            "c) does not affect",
            "d) exponentially decreases",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 130,
        "Question": "Fast gate can be built by keeping ________",
        "Options": [
            "a) low output capacitance",
            "b) high on resistance",
            "c) high output capacitance",
            "d) input capacitance does not affect speed of the gate",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 131,
        "Question": "The transconductance of a bipolar is given by ______________",
        "Options": [
            "a) (kT/q)/Ic",
            "b) Ic/(kT/q)",
            "c) (q/KT)/Ic",
            "d) Ic/(q/KT)",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 132,
        "Question": "gm is ______ on input voltage Vbe.",
        "Options": [
            "a) inversely proportional",
            "b) proportional",
            "c) exponentially dependent",
            "d) is not dependent",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 133,
        "Question": "gm is _______ to Ic.",
        "Options": [
            "a) directly proportional",
            "b) inversely proportional",
            "c) not dependent",
            "d) exponentially proportional",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 134,
        "Question": "Transconductance is a __________",
        "Options": [
            "a) weak function",
            "b) strong function",
            "c) weak and strong function",
            "d) none of the mentioned",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 135,
        "Question": "Which of the following is true when inputs are controlled by equal amounts of charge?",
        "Options": [
            "a) Cg(MOS) = Cbase(bipolar)",
            "b) Cg(MOS) greater than Cbase(bipolar)",
            "c) Cg(MOS) lesser than Cbase(bipolar)",
            "d) Cs(MOS) lesser than Cbase(bipolar)",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 136,
        "Question": "Which has better I/A?",
        "Options": [
            "a) CMOS",
            "b) bipolar",
            "c) nMOS",
            "d) pMOS",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 137,
        "Question": "Bipolar transistor exhibits _______ delay.",
        "Options": [
            "a) turn on",
            "b) turn off",
            "c) storage",
            "d) all of the mentioned",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 138,
        "Question": "In bipolar transistor, which is heavily doped?",
        "Options": [
            "a) base region",
            "b) emitter region",
            "c) collector region",
            "d) base and emitter",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 139,
        "Question": "In BiCMOS, bipolar transistors are used to ___________",
        "Options": [
            "a) drive input loads",
            "b) drive output loads",
            "c) to perform logic functions",
            "d) to amplify the input voltage",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 140,
        "Question": "In BiCMOS, MOS switches are used to __________",
        "Options": [
            "a) drive input loads",
            "b) drive output loads",
            "c) to perform logic functions",
            "d) to amplify the input voltage",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 141,
        "Question": "The nMOS and pMOS transistors used in BiCMOS is ____________",
        "Options": [
            "a) depletion mode",
            "b) enhancement mode",
            "c) only pMOS",
            "d) only nMOS",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 142,
        "Question": "The inverter has __________",
        "Options": [
            "a) low input impedance",
            "b) high input impedance",
            "c) high output impedance",
            "d) high input and output impedance",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 143,
        "Question": "The inverter has __________",
        "Options": [
            "a) low output impedance",
            "b) low input impedance",
            "c) low power dissipation",
            "d) high input and output impedance",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 144,
        "Question": "The inverter has __________",
        "Options": [
            "a) high current driving capability",
            "b) occupies smaller area",
            "c) high noise margin",
            "d) all of the mentioned",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 145,
        "Question": "BiCMOS has _______ standby leakage current.",
        "Options": [
            "a) higher",
            "b) lower",
            "c) very low",
            "d) none of the mentioned",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 146,
        "Question": "For improved base current discharge ________ enhancement type nMOS devices have to be added.",
        "Options": [
            "a) two",
            "b) three",
            "c) one",
            "d) four",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 147,
        "Question": "The BJTs in the BICMOS circuit is in _____________ configuration.",
        "Options": [
            "a) Push-pull",
            "b) Totem pole",
            "c) Active high",
            "d) Active low",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 148,
        "Question": "The MOSFETS are arranged in this configuration to provide __________",
        "Options": [
            "a) Zero static power dissipation",
            "b) High Input impedance",
            "c) Both zero static power dissipation and high input impedance",
            "d) None of the mentioned",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 149,
        "Question": "In latch-up condition, parasitic component gives rise to __________ conducting path.",
        "Options": [
            "a) low resistance",
            "b) high resistance",
            "c) low capacitance",
            "d) high capacitance",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 150,
        "Question": "Latch-up can be induced by __________",
        "Options": [
            "a) incident radiation",
            "b) reflected radiation",
            "c) etching",
            "d) diffracted radiation",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 151,
        "Question": "How many transistors might bring up latch up effect in p-well structure?",
        "Options": [
            "a) two",
            "b) three",
            "c) one",
            "d) four",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 152,
        "Question": "What can be introduced to reduce the latch-up effect?",
        "Options": [
            "a) latch-up rings",
            "b) guard rings",
            "c) latch guard rings",
            "d) substrate rings",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 153,
        "Question": "Which process produces a circuit which is less prone to latch-up effect?",
        "Options": [
            "a) CMOS",
            "b) nMOS",
            "c) pMOS",
            "d) BiCMOS",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 154,
        "Question": "Which one of the following is the main factor for reducing the latch-up effect?",
        "Options": [
            "a) reduced p-well resistance",
            "b) reduced n-well resistance",
            "c) increased n-well resistance",
            "d) increased p-well resistance",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 155,
        "Question": "The parasitic PNP transistor has the effect of _______ carrier lifetime.",
        "Options": [
            "a) increasing",
            "b) decreasing",
            "c) exponentially decreasing",
            "d) exponentially increasing",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 156,
        "Question": "The reduction in carrier lifetime brings about __________",
        "Options": [
            "a) reduction in alpha",
            "b) reduction in beta",
            "c) reduction in current",
            "d) reduction in voltage",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 157,
        "Question": "Latch-up is the generation of __________",
        "Options": [
            "a) low impedance path",
            "b) high impedance path",
            "c) low resistance path",
            "d) high resistance path",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 158,
        "Question": "Latch-up is brought about by BJTs __________",
        "Options": [
            "a) with positive feedback",
            "b) with negative feedback",
            "c) with no feedback",
            "d) without BJT",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 159,
        "Question": "BJT gain should be ______ to avoid latch-up effect.",
        "Options": [
            "a) increased",
            "b) decreased",
            "c) should be maintained constant",
            "d) changed randomly",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 160,
        "Question": "The BiCMOS are preferred over CMOS due to ______________",
        "Options": [
            "a) Switching speed is more compared to CMOS",
            "b) Sensitivity is less with respect to the load capacitance",
            "c) High current drive capability",
            "d) All of the mentioned",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 161,
        "Question": "The transistors used in BiCMOS are __________",
        "Options": [
            "a) BJT",
            "b) MOSFET",
            "c) Both BJT and MOSFETs",
            "d) JFET",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 162,
        "Question": "The high current driving capability of the BiCMOS is due to __________",
        "Options": [
            "a) NMOS in saturation mode",
            "b) PMOS in saturation mode",
            "c) CMOS",
            "d) BJT",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 163,
        "Question": "In BiCMOS inverter, the BJT used are __________",
        "Options": [
            "a) Only Npn BJT",
            "b) Only Pnp BJT",
            "c) Both npn and pnp BJT",
            "d) Multi emitter npn BJT",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 164,
        "Question": "Which of the following is the drawback of the BiCMOS circuits?",
        "Options": [
            "a) Sensitivity is less load capacitance",
            "b) Bipolar transistors are used for driving current to the load capacitance but not for the logic operations",
            "c) Increased fabrication Complexity",
            "d) All of the mentioned",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 165,
        "Question": "The Bipolar Transistor is fabricated on __________",
        "Options": [
            "a) Same substrate of nMOS",
            "b) N-well in p Substrate",
            "c) P-well in n Substrate",
            "d) Same substrate of pMOS",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 166,
        "Question": "The n-well created for Bipolar Transistor in BiCMOS is used as __________",
        "Options": [
            "a) Substrate",
            "b) Collector",
            "c) Emitter",
            "d) None of the mentioned",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 167,
        "Question": "The n-well collector is formed by __________",
        "Options": [
            "a) Lightly doped n-type epitaxial layer on p-Substrate",
            "b) Heavily doped n-type epitaxial layer on p-Substrate",
            "c) Lightly doped n-type diffused layer on p-Substrate",
            "d) Heavily doped n-type diffused layer on p-Substrate",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 168,
        "Question": "The collector contact region is doped with higher concentration of n-type impurities due to __________",
        "Options": [
            "a) It creates a depletion region at the contact surface",
            "b) It creates a low conductivity path between collector region and contact",
            "c) It reduces contact resistance",
            "d) It can withstand high voltages as compared to collector region",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 169,
        "Question": " Which is the proper BiCMOS inverter circuit?",
        "Options": [
            "a) <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-bicmos-logic-gates-q10a.png\" alt=\"vlsi-questions-answers-bicmos-logic-gates-q10a\" width=\"400\" height=\"350\" class=\"alignnone size-full wp-image-161875\" />",
            "b) <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-bicmos-logic-gates-q10b.png\" alt=\"vlsi-questions-answers-bicmos-logic-gates-q10b\" width=\"400\" height=\"350\" class=\"alignnone size-full wp-image-161876\" />",
            "c)  <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-bicmos-logic-gates-q10c.png\" alt=\"vlsi-questions-answers-bicmos-logic-gates-q10c\" width=\"400\" height=\"350\" class=\"alignnone size-full wp-image-161877\" />",
            "d)  <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-bicmos-logic-gates-q10d.png\" alt=\"vlsi-questions-answers-bicmos-logic-gates-q10d\" width=\"400\" height=\"350\" class=\"alignnone size-full wp-image-161878\" />",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 170,
        "Question": "What is the work of BJT in BiCMOS?",
        "Options": [
            "a) Current controlled Voltage source",
            "b) Voltage controlled Current source",
            "c) Current controlled current source",
            "d) Voltage controlled current source",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 171,
        "Question": "In BiCMOS, the analysis of the operation of BJT is well explained by ___________",
        "Options": [
            "a) RC Model",
            "b) Emitter resister model",
            "c) Ebers Moll Model",
            "d) Hybrid model",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 172,
        "Question": "The Ebers Moll equivalent circuit of BJT operating in forward active region is?",
        "Options": [
            "a) <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-bicmos-logic-gates-q14a.png\" alt=\"vlsi-questions-answers-bicmos-logic-gates-q14a\" width=\"373\" height=\"439\" class=\"alignnone size-full wp-image-161880\" srcset=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-bicmos-logic-gates-q14a.png 373w, https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-bicmos-logic-gates-q14a-255x300.png 255w\" sizes=\"(max-width: 373px) 100vw, 373px\" />",
            "b)  <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-bicmos-logic-gates-q14b.png\" alt=\"vlsi-questions-answers-bicmos-logic-gates-q14b\" width=\"373\" height=\"455\" class=\"alignnone size-full wp-image-161881\" srcset=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-bicmos-logic-gates-q14b.png 373w, https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-bicmos-logic-gates-q14b-246x300.png 246w\" sizes=\"(max-width: 373px) 100vw, 373px\" />",
            "c)  <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-bicmos-logic-gates-q14c.png\" alt=\"vlsi-questions-answers-bicmos-logic-gates-q14c\" width=\"309\" height=\"432\" class=\"alignnone size-full wp-image-161882\" srcset=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-bicmos-logic-gates-q14c.png 309w, https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-bicmos-logic-gates-q14c-215x300.png 215w\" sizes=\"(max-width: 309px) 100vw, 309px\" />",
            "d) None of the mentioned",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 173,
        "Question": "The transfer characteristics of BiCMOS inverter is?",
        "Options": [
            "a) <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-bicmos-logic-gates-q15a.png\" alt=\"vlsi-questions-answers-bicmos-logic-gates-q15a\" width=\"400\" height=\"350\" class=\"alignnone size-full wp-image-161883\" />",
            "b) <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-bicmos-logic-gates-q15b.png\" alt=\"vlsi-questions-answers-bicmos-logic-gates-q15b\" width=\"400\" height=\"350\" class=\"alignnone size-full wp-image-161884\" />",
            "c) <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-bicmos-logic-gates-q15c.png\" alt=\"vlsi-questions-answers-bicmos-logic-gates-q15c\" width=\"400\" height=\"350\" class=\"alignnone size-full wp-image-161885\" />",
            "d) None of the mentioned",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 174,
        "Question": "Stick diagrams are those which convey layer information through?",
        "Options": [
            "a) thickness",
            "b) color",
            "c) shapes",
            "d) layers",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 175,
        "Question": "Which color is used for n-diffusion?",
        "Options": [
            "a) red",
            "b) blue",
            "c) green",
            "d) yellow",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 176,
        "Question": "Which color is used for implant?",
        "Options": [
            "a) red",
            "b) blue",
            "c) green",
            "d) yellow",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 177,
        "Question": "Which color is used for contact areas?",
        "Options": [
            "a) red",
            "b) brown",
            "c) black",
            "d) blue",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 178,
        "Question": "Which color is used for polysilicon?",
        "Options": [
            "a) brown",
            "b) red",
            "c) white",
            "d) orange",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 179,
        "Question": "Which color is used for polysilicon 2?",
        "Options": [
            "a) blue",
            "b) brown",
            "c) orange",
            "d) white",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 180,
        "Question": "Which color is used for buried contact?",
        "Options": [
            "a) black",
            "b) white",
            "c) green",
            "d) brown",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 181,
        "Question": "n and p transistors are separated by using __________",
        "Options": [
            "a) differentiation line",
            "b) separation line",
            "c) demarcation line",
            "d) black line",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 182,
        "Question": "_______ layer should be over ______ layer.",
        "Options": [
            "a) ntype, polysilicon",
            "b) polysilicon, ntype",
            "c) ptype, ntype",
            "d) ntype, ptype",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 183,
        "Question": "How is nMOS depletion mode transistor represented?",
        "Options": [
            "a) <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-stick-diagram-q10a.png\" alt=\"vlsi-questions-answers-stick-diagram-q10a\" width=\"168\" height=\"168\" class=\"alignnone size-full wp-image-161905\" srcset=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-stick-diagram-q10a.png 168w, https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-stick-diagram-q10a-150x150.png 150w\" sizes=\"(max-width: 168px) 100vw, 168px\" />",
            "b) <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-stick-diagram-q10b.png\" alt=\"vlsi-questions-answers-stick-diagram-q10b\" width=\"168\" height=\"168\" class=\"alignnone size-full wp-image-161906\" srcset=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-stick-diagram-q10b.png 168w, https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-stick-diagram-q10b-150x150.png 150w\" sizes=\"(max-width: 168px) 100vw, 168px\" />",
            "c) <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-stick-diagram-q10c.png\" alt=\"vlsi-questions-answers-stick-diagram-q10c\" width=\"168\" height=\"168\" class=\"alignnone size-full wp-image-161907\" srcset=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-stick-diagram-q10c.png 168w, https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-stick-diagram-q10c-150x150.png 150w\" sizes=\"(max-width: 168px) 100vw, 168px\" />",
            "d) <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-stick-diagram-q10d.png\" alt=\"vlsi-questions-answers-stick-diagram-q10d\" width=\"168\" height=\"168\" class=\"alignnone size-full wp-image-161909\" srcset=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-stick-diagram-q10d.png 168w, https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-stick-diagram-q10d-150x150.png 150w\" sizes=\"(max-width: 168px) 100vw, 168px\" />",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 184,
        "Question": "Implant is represented using ___________",
        "Options": [
            "a) black, dark line",
            "b) black, dotted line",
            "c) yellow, dark line",
            "d) yellow, dotted line",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 185,
        "Question": "When two or more cuts of same type cross or touch each other, that represents ____________",
        "Options": [
            "a) contact cut",
            "b) electrical contact",
            "c) like contact",
            "d) cross contact",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 186,
        "Question": "Circuit designers need _______ circuits.",
        "Options": [
            "a) tighter",
            "b) smaller layout",
            "c) decreased silicon area",
            "d) all of the mentioned",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 187,
        "Question": "Process engineers want ______ process.",
        "Options": [
            "a) smaller",
            "b) tighter",
            "c) reproducible",
            "d) non reproducible",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 188,
        "Question": "Design rules does not specify __________",
        "Options": [
            "a) linewidths",
            "b) separations",
            "c) extensions",
            "d) colours",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 189,
        "Question": "The width of n-diffusion and p-diffusion layer should be?",
        "Options": [
            "a) 3λ",
            "b) 2λ",
            "c) λ",
            "d) 4λ",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 190,
        "Question": "What should be the spacing between two diffusion layers?",
        "Options": [
            "a) 4λ",
            "b) λ",
            "c) 3λ",
            "d) 2λ",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 191,
        "Question": "What should be the width of metal 1 and metal 2 layers?",
        "Options": [
            "a) 3λ, 3λ",
            "b) 2λ, 3λ",
            "c) 3λ, 4λ",
            "d) 4λ, 3λ",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 192,
        "Question": "Implant should extend _______ from all the channels.",
        "Options": [
            "a) 2λ",
            "b) 3λ",
            "c) 4λ",
            "d) λ",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 193,
        "Question": "Which type of contact cuts are better?",
        "Options": [
            "a) buried contacts",
            "b) butted contacts",
            "c) butted & buried contacts",
            "d) none of the mentioned",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 194,
        "Question": "Which design method occupies or uses lesser area?",
        "Options": [
            "a) lambda rules",
            "b) micron rules",
            "c) layer rule",
            "d) source rule",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 195,
        "Question": "Which gives scalable design rules?",
        "Options": [
            "a) lambda rules",
            "b) micron rules",
            "c) layer rules",
            "d) thickness rules",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 196,
        "Question": "Diffusion and polysilicon layers are connected together using __________",
        "Options": [
            "a) butting contact",
            "b) buried contact",
            "c) separate contact",
            "d) cannot be connected",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 197,
        "Question": "Which is a more complex process?",
        "Options": [
            "a) buried contact",
            "b) butting contact",
            "c) buried & butting contact",
            "d) none of the mentioned",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 198,
        "Question": "Which contact cut occupies smaller area?",
        "Options": [
            "a) buried contact",
            "b) butting contact",
            "c) buried & butting contact",
            "d) none of the mentioned",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 199,
        "Question": "The oxide layer below the first metal layer is deposited using __________",
        "Options": [
            "a) diffusion method",
            "b) chemical vapour deposition",
            "c) solid deposition",
            "d) scattering method",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 200,
        "Question": "Which layer is used for power and signal lines?",
        "Options": [
            "a) metal",
            "b) polysilicon",
            "c) n-diffusion",
            "d) p-diffusion",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 201,
        "Question": "Minimum feature size for thick oxide is?",
        "Options": [
            "a) 2λ",
            "b) 3λ",
            "c) 4λ",
            "d) λ",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 202,
        "Question": "Hatching is compatible with __________",
        "Options": [
            "a) monochrome encoding",
            "b) bicode encoding",
            "c) tricode encoding",
            "d) not compatible with any encoding",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 203,
        "Question": "Minimum n-well width should be ____________ micro meter.",
        "Options": [
            "a) 2",
            "b) 3",
            "c) 4",
            "d) 6",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 204,
        "Question": "The minimum spacing between two n-well is _____ micro meter.",
        "Options": [
            "a) 4",
            "b) 5",
            "c) 8",
            "d) 8.5",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 205,
        "Question": "Which can bring about variations in threshold voltage?",
        "Options": [
            "a) oxide thickness",
            "b) ion implantation",
            "c) poly variations",
            "d) all of the mentioned",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 206,
        "Question": "What are the advantages of design rules?",
        "Options": [
            "a) durable",
            "b) scalable",
            "c) portable",
            "d) all of the mentioned",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 207,
        "Question": "Minimum diffusion space is __________",
        "Options": [
            "a) 2λ",
            "b) 3λ",
            "c) 4λ",
            "d) λ",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 208,
        "Question": "Contact cuts should be ____ apart.",
        "Options": [
            "a) 2λ",
            "b) 3λ",
            "c) 4λ",
            "d) λ",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 209,
        "Question": "Area A of a slab can be given as ____________",
        "Options": [
            "a) t * W",
            "b) t / W",
            "c) L * W",
            "d) L * t",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 210,
        "Question": "For 5 micron technology, What is the Rs value for a metal?",
        "Options": [
            "a) 0.03",
            "b) 0.04",
            "c) 0.02",
            "d) 0.01",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 211,
        "Question": "For 2 micron technology, what is the Rs value for polysilicon?",
        "Options": [
            "a) 10-40",
            "b) 20-50",
            "c) 15-30",
            "d) 15-100",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 212,
        "Question": "Which has higher Rs values?",
        "Options": [
            "a) n-diffusion",
            "b) p-diffusion",
            "c) n-diffusion & p-diffusion",
            "d) none of the mentioned",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 213,
        "Question": "For 1.2 micron technology, what is the Rs value for diffusion?",
        "Options": [
            "a) 20-40",
            "b) 20-45",
            "c) 15-30",
            "d) 25-50",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 214,
        "Question": "What is the relationship between channel resistance and sheet resistance?",
        "Options": [
            "a) R = Rs",
            "b) R = Z*Rs",
            "c) R = Z/Rs",
            "d) R = Rs/Z",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 215,
        "Question": "Z can be given as the ration of ___________",
        "Options": [
            "a) lower channel by upper channel",
            "b) upper channel by lower channel",
            "c) all of the mentioned",
            "d) none of the mentioned",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 216,
        "Question": "Deposition of metal or silicon alloy can be done by ___________",
        "Options": [
            "a) sputtering",
            "b) evaporation",
            "c) sputtering and evaporation",
            "d) deposition should not be made",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 217,
        "Question": "Processing of the device is better using ___________",
        "Options": [
            "a) polysilicon",
            "b) silicides",
            "c) polysilicon & silicides",
            "d) none of the mentioned",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 218,
        "Question": "Conducting layer is separated from substrate using ____________",
        "Options": [
            "a) dielectric layer",
            "b) silicon layer",
            "c) metal layer",
            "d) diffusion layer",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 219,
        "Question": "Gate to channel capacitance of 5 micron technology is _____ pF X 10(-4) (micrometer)2.",
        "Options": [
            "a) 1",
            "b) 2",
            "c) 4",
            "d) 0.4",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 220,
        "Question": "Area capacitance of diffusion region of 2 micron technology is _____ pF X 10(-4) (micrometer)2.",
        "Options": [
            "a) 2",
            "b) 2.75",
            "c) 3.75",
            "d) 4.75",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 221,
        "Question": "What is the relative capacitance of diffusion region of 5 micron technology?",
        "Options": [
            "a) 1",
            "b) 0.25",
            "c) 1.25",
            "d) 2",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 222,
        "Question": "A feature size square has ___________",
        "Options": [
            "a) L > W",
            "b) W > L",
            "c) L = W",
            "d) L > d",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 223,
        "Question": "What is the standard square Cg value of a 5 micron technology?",
        "Options": [
            "a) 0.01 pF",
            "b) 0.1 pF",
            "c) 1 pF",
            "d) 10 pF",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 224,
        "Question": "What is the standard square Cg value of a 1.2 micron technology?",
        "Options": [
            "a) 0.01 pF",
            "b) 0.0023 pF",
            "c) 0.023 pF",
            "d) 0.23 pF",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 225,
        "Question": "Relative area for L = 20λ and W = 3λ is?",
        "Options": [
            "a) 10",
            "b) 15",
            "c) 1/15",
            "d) 1/10",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 226,
        "Question": "What is the value of gate capacitance?",
        "Options": [
            "a) 0.25 square Cg",
            "b) 1 square Cg",
            "c) 1.25 square Cg",
            "d) 1.5 square Cg",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 227,
        "Question": "What is the delay unit of 5 micron technology?",
        "Options": [
            "a) 1 nsec",
            "b) 0.1 nsec",
            "c) 0.01 nsec",
            "d) 1 sec",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 228,
        "Question": "What is the delay unit of 1.2 micron technology?",
        "Options": [
            "a) 0.064 nsec",
            "b) 0.0064 nsec",
            "c) 0.046 nsec",
            "d) 0.0046 nsec",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 229,
        "Question": "What is the transition point of an inverter?",
        "Options": [
            "a) Vdd",
            "b) 0.5 Vdd",
            "c) 0.25 Vdd",
            "d) 2 Vdd",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 230,
        "Question": "What is the desired or safe delay value for 5 micron technology?",
        "Options": [
            "a) 0.3 nsec",
            "b) 0.5 nsec",
            "c) 0.1 nsec",
            "d) 0.2 nsec",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 231,
        "Question": "The resistance value associated with Rp.u is?",
        "Options": [
            "a) 2Rs",
            "b) Rs",
            "c) 4Rs",
            "d) Rs/2",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 232,
        "Question": "The resistance value associated with Rp.d. is?",
        "Options": [
            "a) 2Rs",
            "b) Rs",
            "c) 4Rs",
            "d) Rs/2",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 233,
        "Question": "The overall delay of nMOS inverter pair is?",
        "Options": [
            "a) 4Ʈ",
            "b) Ʈ",
            "c) 5Ʈ",
            "d) 2Ʈ",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 234,
        "Question": "The inverter pair delay for inverters having 4:1 ratio is?",
        "Options": [
            "a) 4Ʈ",
            "b) Ʈ",
            "c) 5Ʈ",
            "d) 2Ʈ",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 235,
        "Question": "The asymmetry of resistance value can be eliminated by ____________",
        "Options": [
            "a) decreasing the width",
            "b) increasing the width",
            "c) increasing the length",
            "d) increasing the width",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 236,
        "Question": "The ratio of rise time to fall time can be equated to ___________",
        "Options": [
            "a) βn/βp",
            "b) βp/βn",
            "c) βp*βn",
            "d) βp/2βn",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 237,
        "Question": "The value µn is equal to ___________",
        "Options": [
            "a) µp",
            "b) 0.5µp",
            "c) 1.5µp",
            "d) 2.5µp",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 238,
        "Question": "Which quantity is slower?",
        "Options": [
            "a) rise time",
            "b) fall time",
            "c) all of the mentioned",
            "d) none of the mentioned",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 239,
        "Question": "Condition for achieving symmetrical operation is ___________",
        "Options": [
            "a) Wp = Wn",
            "b) Wp greater than Wn",
            "c) Wp lesser than Wn",
            "d) Wp lesser than 2Wn",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 240,
        "Question": "Rise time and fall time is _____ to load capacitance CL.",
        "Options": [
            "a) directly proportional",
            "b) inversely proportional",
            "c) exponentially equal",
            "d) not related",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 241,
        "Question": "Rise time and fall time is ________ to Vdd.",
        "Options": [
            "a) directly proportional",
            "b) inversely proportional",
            "c) exponentially equal",
            "d) not related",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 242,
        "Question": "For shorter delays ______ resistance should be used.",
        "Options": [
            "a) smaller",
            "b) larger",
            "c) does not depend on resistance",
            "d) very large",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 243,
        "Question": "To reduce resistance value of inverters, channels must be made __________",
        "Options": [
            "a) wider",
            "b) narrower",
            "c) lenghthier",
            "d) shorter",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 244,
        "Question": "As width increases, capacitive load __________",
        "Options": [
            "a) increases",
            "b) decreases",
            "c) does not change",
            "d) exponentially increases",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 245,
        "Question": "Delay per stage for logic 0 to 1 transition can be given as __________",
        "Options": [
            "a) fƮ",
            "b) 2fƮ",
            "c) 3fƮ",
            "d) 4fƮ",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 246,
        "Question": "Delay per stage for logic 1 to 0 transition can be given as __________",
        "Options": [
            "a) fƮ",
            "b) 2fƮ",
            "c) 3fƮ",
            "d) 4fƮ",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 247,
        "Question": "What is the total delay of an nMOS pair?",
        "Options": [
            "a) fƮ",
            "b) 2fƮ",
            "c) 5fƮ",
            "d) 4fƮ",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 248,
        "Question": "What is the total delay of a CMOS pair?",
        "Options": [
            "a) 5fƮ",
            "b) 7fƮ",
            "c) 8fƮ",
            "d) 4fƮ",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 249,
        "Question": "The number of stages N can be given as ___________",
        "Options": [
            "a) ln(y)*ln(f)",
            "b) ln(y)/ln(f)",
            "c) ln(f)/ln(y)",
            "d) ln(f)/ln(2y)",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 250,
        "Question": "When number of stages N is even, the total delay for nMOS can be?",
        "Options": [
            "a) 1.5NfƮ",
            "b) 2.5NfƮ",
            "c) 3.5NfƮ",
            "d) 4.5NfƮ",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 251,
        "Question": "When number of stages N is even, the total delay for CMOS can be?",
        "Options": [
            "a) 1.5NfƮ",
            "b) 2.5NfƮ",
            "c) 3.5NfƮ",
            "d) 4.5NfƮ",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 252,
        "Question": "In BiCMOS drivers, the input voltage Vbe is _______ on base width.",
        "Options": [
            "a) directly proportional",
            "b) inversely proportional",
            "c) logarithmically proportional",
            "d) exponentially proportional",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 253,
        "Question": "Which has a larger value?",
        "Options": [
            "a) Tin",
            "b) TL",
            "c) Rc",
            "d) None of the mentioned",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 254,
        "Question": "In BiCMOS driver, a good bipolar transistor should have ___________",
        "Options": [
            "a) low Rc",
            "b) high hfe",
            "c) high gm",
            "d) all of the mentioned",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 255,
        "Question": "Propagation time is directly proportional to ____________",
        "Options": [
            "a) x",
            "b) 1/x",
            "c) x2",
            "d) 1/x2",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 256,
        "Question": "The total resistance can be given as ___________",
        "Options": [
            "a) nRs",
            "b) nrRs",
            "c) rRs",
            "d) Rs",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 257,
        "Question": "Total capacitance can be given as ___________",
        "Options": [
            "a) n(square Cg)",
            "b) nc(square Cg)",
            "c) c(square Cg)",
            "d) square Cg",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 258,
        "Question": "Overall delay is directly proportional to ___________",
        "Options": [
            "a) n",
            "b) 1/n",
            "c) n2",
            "d) 1/n2",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 259,
        "Question": "The number of pass transistors connected in series can be increased if ___________",
        "Options": [
            "a) compressor is connected",
            "b) buffer is connected",
            "c) ground is connected",
            "d) voltage regulator is connected",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 260,
        "Question": "Buffer is used because ___________",
        "Options": [
            "a) it increases the speed",
            "b) decreases sensitivity to noise",
            "c) decreases speed",
            "d) does not affect speed",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 261,
        "Question": "The overall delay is ______ to the relative resistance r.",
        "Options": [
            "a) directly proportional",
            "b) inversely proportional",
            "c) exponentially proportional",
            "d) not dependent",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 262,
        "Question": "Small disturbances of noise ___________",
        "Options": [
            "a) decreases the inverter voltage",
            "b) increases the output voltage",
            "c) switches the inverter stage between 0 to 1",
            "d) does not switch the stage and keeps it stable",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 263,
        "Question": "The buffer speeds up the ___________",
        "Options": [
            "a) rise time",
            "b) fall time",
            "c) all of the mentioned",
            "d) none of the mentioned",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 264,
        "Question": "Overall delay increases as n ___________",
        "Options": [
            "a) increases",
            "b) decreases",
            "c) exponentially decreases",
            "d) logarithmically decreases",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 265,
        "Question": "Which contributes to the wiring capacitance?",
        "Options": [
            "a) fringing fields",
            "b) interlayer capacitance",
            "c) peripheral capacitance",
            "d) all of the mentioned",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 266,
        "Question": "What does the value d in fringing field capacitance measures?",
        "Options": [
            "a) thickness of wire",
            "b) length of the wire",
            "c) wire to substrate separation",
            "d) wire to wire separation",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 267,
        "Question": "Total wire capacitance is equal to ___________",
        "Options": [
            "a) area capacitance",
            "b) fringing field capacitance",
            "c) area capacitance + fringing field capacitance",
            "d) peripheral capacitance",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 268,
        "Question": "Interlayer capacitance occurs due to ___________",
        "Options": [
            "a) separation between plates",
            "b) electric field between plates",
            "c) charges between plates",
            "d) parallel plate effect",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 269,
        "Question": "Which capacitance must be higher?",
        "Options": [
            "a) metal to polysilicon capacitance",
            "b) metal to substrate capacitance",
            "c) metal to metal capacitance",
            "d) diffusion capacitance",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 270,
        "Question": "Peripheral capacitance is given in _________ eper unit length.",
        "Options": [
            "a) nano farad",
            "b) pico farad",
            "c) micro farad",
            "d) farad",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 271,
        "Question": "For greater relative value of peripheral capacitance ___________ should be small.",
        "Options": [
            "a) source area",
            "b) drain area",
            "c) source & drain area",
            "d) none of the mentioned",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 272,
        "Question": "Diffusion capacitance is equal to ___________",
        "Options": [
            "a) area capacitance",
            "b) peripheral capacitance",
            "c) fringing field capacitance",
            "d) area capacitance + peripheral capacitance",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 273,
        "Question": "Polysilicon is suitable for ___________",
        "Options": [
            "a) small distance",
            "b) large distance",
            "c) all of the mentioned’",
            "d) none of the mentioned",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 274,
        "Question": "Which has a high voltage drop?",
        "Options": [
            "a) metal layer",
            "b) polysilicon layer",
            "c) diffusion layer",
            "d) silicide layer",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 275,
        "Question": "Which layer has high capacitance value?",
        "Options": [
            "a) metal",
            "b) diffusion",
            "c) silicide",
            "d) polysilicon",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 276,
        "Question": "Which layer has high resistance value?",
        "Options": [
            "a) polysilicon",
            "b) silicide",
            "c) diffusion",
            "d) metal",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 277,
        "Question": "While measuring the output load capacitance Cgs, n and Cgs, p is not considered. Why?",
        "Options": [
            "a) Because Cgs, n and Cgs, p are the capacitances at the input nodes",
            "b) Because Cgs, n and Cgs, p does not exist during the operation of CMOS inverter",
            "c) Because Cgs, n and Cgs, p are storing opposite charges and cancel out each other during the calculation of load capacitance",
            "d) None of the mentioned",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 278,
        "Question": "The resistance of uniform slab of the conducting material is?",
        "Options": [
            "a) Linear(proportional) with length",
            "b) Inversely proportional to thickness",
            "c) Inversely proportional to width",
            "d) All of the mentioned",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 279,
        "Question": "The sheet resistance of the conducting material is?",
        "Options": [
            "a) RS = resistivity/length",
            "b) RS = resistivity/width",
            "c) RS = resistivity/thickness",
            "d) None of the mentioned",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 280,
        "Question": "In CMOS manufacturing process Sheet resistance is used instead of resistivity because _______________",
        "Options": [
            "a) Resistivity is same for all doped regions",
            "b) Resistivity and thickness are characteristics which cannot be controlled by the circuit designer, and it is expressed as the single sheet resistance parameter",
            "c) Sheet resistance is dimensionless quantity",
            "d) Sheet resistance is equal to resistivity",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 281,
        "Question": "Compute the sheet resistance of a 0.17 µm thick Cu wire if resistivity of Cu wire is 1.7 µΩ-cm.",
        "Options": [
            "a) 0.01 Ω/square",
            "b) 0.001 Ω/square",
            "c) 10.0 Ω/square",
            "d) 0.10 Ω/square",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 282,
        "Question": "For semiconductors doped through diffusion or through surface peaked ion implantation we derive the sheet resistance as ___________",
        "Options": [
            "a) Average resistivity of semiconductor/thickness",
            "b) Resistivity/thickness",
            "c) Conductivity/thickness",
            "d) None of the mentioned",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 283,
        "Question": "Sheet resistance of a semiconductor is ___________",
        "Options": [
            "a) Inherent property of the material",
            "b) Function of thickness of the material",
            "c) Also called as Specific Resistance",
            "d) All of the mentioned",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 284,
        "Question": "Sheet resistance of semiconductor is directly measured using ___________",
        "Options": [
            "a) Ohmmeter",
            "b) Four point probe measurement",
            "c) Non-contact eddy current based testing device",
            "d) Any of the mentioned",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 285,
        "Question": "The resistance of the semiconductor material is 800Ω. The sheet resistance if the dimensions of the material is 0.125µm wide and 1 mm long is?",
        "Options": [
            "a) 10 Ω/square",
            "b) 0.01 Ω/square",
            "c) 0.10 Ω/square",
            "d) 1 Ω/square",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 286,
        "Question": "The typical values of sheet resistance for the n-well semiconductor is ____________",
        "Options": [
            "a) 1-5 KΩ/square",
            "b) 10-50 KΩ/square",
            "c) 1-5 Ω/square",
            "d) 100-500 Ω/square",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 287,
        "Question": "The typical values of sheet resistance for polysilicon semiconductor is?",
        "Options": [
            "a) 15-30 Ω/square",
            "b) 150-300 Ω/square",
            "c) 1.5-3 KΩ/square",
            "d) 0.15-0.3 Ω/square",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 288,
        "Question": "For λ  based design, what is the standard unit of capacitance, (λ=5µm)?",
        "Options": [
            "a) 0.01pF",
            "b) 0.0032pF",
            "c) 0.0023pF",
            "d) All of the mentioned",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 289,
        "Question": "If standard area is 2λ x 2λ, then the standard capacitance of a gate of length 30λ and width 6λ is?",
        "Options": [
            "a) 180oCg",
            "b) 45oCg",
            "c) 90oCg",
            "d) 4oCg",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 290,
        "Question": "Which of the following mainly constitutes the output node capacitance?",
        "Options": [
            "a) Inter electrode capacitance",
            "b) Stray capacitance",
            "c) Junction Parasitic capacitance",
            "d) All of the mentioned",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 291,
        "Question": "The junction parasitic capacitance are produced due to ____________",
        "Options": [
            "a) Source diffusion regions",
            "b) Gate diffusion regions",
            "c) Drain diffusion region",
            "d) All of the mentioned",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 292,
        "Question": "The amount of parasitic capacitance at the output node is determined by __________",
        "Options": [
            "a) Concentration of the impurity doped",
            "b) Size of the total drain diffusion area",
            "c) Charges stored in the capacitor",
            "d) None of the mentioned",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 293,
        "Question": "The dominant component of the total output capacitance in submicron technology is?",
        "Options": [
            "a) Drain diffusion capacitance",
            "b) Gate oxide capacitance",
            "c) Interconnect capacitance",
            "d) Junction parasitic capacitance",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 294,
        "Question": "Which of the following is dominant component in input capacitance?",
        "Options": [
            "a) Gate diffusion capacitance",
            "b) Gate parasitic capacitance",
            "c) Gate oxide capacitance",
            "d) All of the mentioned",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 295,
        "Question": "The total load capacitance is calculated as the sum of __________",
        "Options": [
            "a) Drain capacitance in series with input capacitance",
            "b) Drain capacitance + interconnect capacitance +input capacitance",
            "c) Drain capacitance + interconnect capacitance – input capacitance",
            "d) Drain capacitance in parallel with input capacitance",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 296,
        "Question": "The interconnect capacitance is formed by __________",
        "Options": [
            "a) Area between the interconnect lines",
            "b) Interconnect lines between the gates",
            "c) Inter electrode capacitance of interconnect lines",
            "d) None of the mentioned",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 297,
        "Question": "The amount of gate oxide capacitance is determined by __________",
        "Options": [
            "a) Charges present on the gate",
            "b) Polarity of the gate",
            "c) Charges present on the substrate",
            "d) Area of the gate",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 298,
        "Question": "By what amount is Sidewall doping larger than substrate doping concentration.",
        "Options": [
            "a) 5",
            "b) 2",
            "c) 1",
            "d) 10",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 299,
        "Question": "Zero bias depletion capacitance per unit length at sidewall junctions is given by, (Cj is the zero bias depletion capacitance per unit area).",
        "Options": [
            "a) (√10).Cj.xj",
            "b) (√5).Cj.xj",
            "c) (√10).Cj.xj2",
            "d) (√10).Cj.xj3",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 300,
        "Question": "The typical value of capacitance in pF x 10-4/µm2 for gate to channel in λ based design is?",
        "Options": [
            "a) 1",
            "b) 0.4",
            "c) 0.2",
            "d) 4",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 301,
        "Question": "The active capacitance is also called as __________",
        "Options": [
            "a) Parasitic capacitance",
            "b) Interconnect capacitance",
            "c) Junction capacitance",
            "d) Diffusion capacitance",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 302,
        "Question": "The value of diffusion capacitance in pF x 10-4/µm2 in 2 µm design is?",
        "Options": [
            "a) 1.75",
            "b) 4",
            "c) 8",
            "d) 16",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 303,
        "Question": "The value of standard unit of capacitance is?",
        "Options": [
            "a) 0.01pF",
            "b) 0.0032pF",
            "c) 0.0023pF",
            "d) All of the mentioned",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 304,
        "Question": "The standard unit of capacitance is defined as?",
        "Options": [
            "a) Capacitance of gate to channel of MOS transistor having W = L dimensions",
            "b) Capacitance of gate to channel of n-MOS transistor having W = 3L dimensions",
            "c) Capacitance of gate to channel of p-MOS transistor having 3W = L dimensions",
            "d) Capacitance of gate to channel of n-MOS transistor having W = L dimensions and p-MOS having W=3L dimensions",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 305,
        "Question": "The capacitances in MOSFET occurs due to _____________",
        "Options": [
            "a) Interconnects",
            "b) Difference in Doping concentration",
            "c) Difference in dopant materials",
            "d) All of the mentioned",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 306,
        "Question": "The parasitic capacitances found in MOSFET are ___________",
        "Options": [
            "a) Oxide related capacitances",
            "b) Inter electrode capacitance",
            "c) Electrolytic capacitance",
            "d) All of the mentioned",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 307,
        "Question": "The proper DC model of MOSFET with capacitances is?",
        "Options": [
            "a) <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-load-wiring-capacitance-q3a.png\" alt=\"vlsi-questions-answers-load-wiring-capacitance-q3a\" width=\"372\" height=\"312\" class=\"alignnone size-full wp-image-161941\" srcset=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-load-wiring-capacitance-q3a.png 372w, https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-load-wiring-capacitance-q3a-300x252.png 300w\" sizes=\"(max-width: 372px) 100vw, 372px\" />",
            "b)  <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-load-wiring-capacitance-q3b.png\" alt=\"vlsi-questions-answers-load-wiring-capacitance-q3b\" width=\"372\" height=\"312\" class=\"alignnone size-full wp-image-161943\" srcset=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-load-wiring-capacitance-q3b.png 372w, https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-load-wiring-capacitance-q3b-300x252.png 300w\" sizes=\"(max-width: 372px) 100vw, 372px\" />",
            "c)  <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-load-wiring-capacitance-q3c.png\" alt=\"vlsi-questions-answers-load-wiring-capacitance-q3c\" width=\"372\" height=\"312\" class=\"alignnone size-full wp-image-161944\" srcset=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-load-wiring-capacitance-q3c.png 372w, https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-load-wiring-capacitance-q3c-300x252.png 300w\" sizes=\"(max-width: 372px) 100vw, 372px\" />",
            "d) None of the mentioned",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 308,
        "Question": "The capacitance that exist between Gate and Bulk is called as ___________",
        "Options": [
            "a) Oxide parasitic capacitance",
            "b) Metal oxide capacitance",
            "c) MOS capacitance",
            "d) None of the mentioned",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 309,
        "Question": "In Cut-off Mode, the capacitance Cgs will be equal to ___________",
        "Options": [
            "a) 2Cgd",
            "b) 0",
            "c) Cgb",
            "d) All of the mentioned",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 310,
        "Question": "In cut-off mode, the value of gate to substrate capacitance is equal to ___________",
        "Options": [
            "a) Cox .(W- L)",
            "b) Cox W/ L",
            "c) Cox* W*L",
            "d) 0",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 311,
        "Question": "In linear mode operation, the parasitic capacitances that exists are ___________",
        "Options": [
            "a) Nonzero Gate to source capacitance",
            "b) Nonzero Gate to drain capacitance",
            "c) Zero gate to substrate capacitance",
            "d) All of the mentioned",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 312,
        "Question": "In saturation mode operation, gate to drain capacitance is zero due to ___________",
        "Options": [
            "a) Gate and drain are interconnected",
            "b) Channel length is reduced",
            "c) Inversion layer doesn’t exist",
            "d) Drain is connected to ground",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 313,
        "Question": "When MOSFET is operating in saturation region, the gate to source capacitance is?",
        "Options": [
            "a) 1/2*Cox*W*L",
            "b) 2/3*Cox*W*L",
            "c) Cox*W*L",
            "d) 1/3*Cox*W*L",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 314,
        "Question": "The load capacitance is measured between ___________",
        "Options": [
            "a) Output node and input node",
            "b) Output node and Vcc",
            "c) Output node and ground",
            "d) Input node and ground",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 315,
        "Question": "The load capacitance is equivalent to ___________",
        "Options": [
            "a) Sum of all lumped linear capacitances between input and output node",
            "b) Sum of all junction capacitance between Vcc and ground",
            "c) Sum of all junction capacitance between input and output",
            "d) Sum of all lumped linear capacitances between output node and ground",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 316,
        "Question": "Interconnect capacitance is formed due to ___________",
        "Options": [
            "a) Junction capacitance between gate and substrate",
            "b) Wire connecting the gates of 2 different inverters",
            "c) Parasitic capacitance existing between metal and polysilicon connection between 2 inverters",
            "d) All of the mentioned",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 317,
        "Question": "Which of the following parameters are found using load capacitance?",
        "Options": [
            "a) Delay time",
            "b) Power consumption",
            "c) Speed of the CMOS logic",
            "d) All of the mentioned",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 318,
        "Question": "The difference output of the basic differential amplifier is taken at ___________",
        "Options": [
            "a) At X and ground",
            "b) At Y and ground",
            "c) Difference of the voltages at the gates of M1 and M2",
            "d) Difference of the voltages between X and Y",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 319,
        "Question": "The Differential output of the difference amplifier is the amplification of __________",
        "Options": [
            "a) Difference between the voltages of input signals",
            "b) Difference between the output of the each transistor",
            "c) Difference between the supply and the output of the each transistor",
            "d) All of the mentioned",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 320,
        "Question": "The inputs to the differential amplifier are applied at __________",
        "Options": [
            "a) At X and Y",
            "b) At the gates of M1 and M2",
            "c) All of the mentioned",
            "d) None of the mentioned",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 321,
        "Question": "The Maximum and minimum output of the Differential amplifiers is defined as:",
        "Options": [
            "a) Vmax = VDD, Vmin = -VDD",
            "b) Vmax = VDD, Vmin = Rd.Iss",
            "c) Vmax = VDD, Vmin = VDD – Rd.Iss",
            "d) None of the mentioned",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 322,
        "Question": "In Common Mode Differential Amplifier, the outputs Vout1 and Vout2 are related as:",
        "Options": [
            "a) Vout2 is in out of phase with Vout1 with same amplitude",
            "b) Vout2  and Vout1 have same amplitude but the phase difference is 90 degrees",
            "c) Vout1 and Vout2 have same amplitude and are in phase with each other and their respective inputs",
            "d) Vout1 and Vout2 have same amplitude and are in phase with each other but out of phase with their respective inputs",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 323,
        "Question": "In a small signal differential gain vs input CM level graph, the gain decreases after V2 due to:",
        "Options": [
            "a) As the input voltage increases, the output will be clipped",
            "b) When the input voltage to the transistors are high, the transistor enters saturation region and increases the current, which inturn decreases the output voltage = VDD – Rd.Iss",
            "c) When Common Mode voltage is greater than or equal to V2, the input transistors enter triode region, the gain begins to fall",
            "d) Increasing the input voltage beyond V2 causes the gate oxide to conduct and the gain is reduced",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 324,
        "Question": "The input output characteristic of an amplifier is",
        "Options": [
            "a) Linear function",
            "b) Non Linear function",
            "c) Sinusoidal function with change of phase",
            "d) None of the mentioned",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 325,
        "Question": "The amplifier works as a linear system for:",
        "Options": [
            "a) High frequency signals",
            "b) Low frequency signals",
            "c) Small signals",
            "d) Large signals",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 326,
        "Question": "In MOSFET amplifier, the input is applied as:",
        "Options": [
            "a) Voltage across gate and source",
            "b) Voltage across drain and source",
            "c) Current at gate",
            "d) Current at Drain",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 327,
        "Question": "In MOSFET amplifier, the parameter that changes due to the changes in input is:",
        "Options": [
            "a) Small signal drain current",
            "b) Large signal drain current",
            "c) Voltage across substrate and source",
            "d) None of the mentioned",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 328,
        "Question": "Input impedance of MOSFET amplifier in Common Source configuration is:",
        "Options": [
            "a) Very high at high frequencies",
            "b) Very high at low frequencies",
            "c) Very low at high frequencies",
            "d) Very low at low frequencies",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 329,
        "Question": "The voltage gain of the MOSFET is given by:",
        "Options": [
            "a) Av = -βRd",
            "b) Av = γRd",
            "c) Av = -gmRd",
            "d) None of the mentioned",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 330,
        "Question": "The MOSFET is said to be in diode connected configuration if:",
        "Options": [
            "a) A diode is placed between supply and drain",
            "b) A diode is placed between source and ground",
            "c) Source and gate are connected",
            "d) Drain and gate are connected",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 331,
        "Question": "The diode connected MOSFET acts as:",
        "Options": [
            "a) Active element for amplification",
            "b) Voltage source",
            "c) Current Source",
            "d) Load Impedance",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 332,
        "Question": "The advantage of using source degeneration resistor in Common source amplifier is to provide:",
        "Options": [
            "a) Huge gain",
            "b) Non Linearity behaviour of amplifier",
            "c) Linearity behaviour of amplifier",
            "d) Less gain",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 333,
        "Question": "The graph corresponding to Common source amplifier with source degeneration resistor is:",
        "Options": [
            "a)  <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-single-stage-amplifiers-q13a.png\" alt=\"vlsi-questions-answers-single-stage-amplifiers-q13a\" width=\"266\" height=\"205\" class=\"alignnone size-full wp-image-161959\" />",
            "b)  <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-single-stage-amplifiers-q13b.png\" alt=\"vlsi-questions-answers-single-stage-amplifiers-q13b\" width=\"269\" height=\"206\" class=\"alignnone size-full wp-image-161960\" />",
            "c) <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-single-stage-amplifiers-q13c.png\" alt=\"vlsi-questions-answers-single-stage-amplifiers-q13c\" width=\"279\" height=\"218\" class=\"alignnone size-full wp-image-161961\" />",
            "d) None of the mentioned",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 334,
        "Question": "The input output characteristic of common drain amplifier is:",
        "Options": [
            "a) <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-single-stage-amplifiers-q15a.png\" alt=\"vlsi-questions-answers-single-stage-amplifiers-q15a\" width=\"311\" height=\"199\" class=\"alignnone size-full wp-image-161964\" srcset=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-single-stage-amplifiers-q15a.png 311w, https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-single-stage-amplifiers-q15a-300x192.png 300w\" sizes=\"(max-width: 311px) 100vw, 311px\" />",
            "b) <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-single-stage-amplifiers-q15b.png\" alt=\"vlsi-questions-answers-single-stage-amplifiers-q15b\" width=\"315\" height=\"255\" class=\"alignnone size-full wp-image-161965\" srcset=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-single-stage-amplifiers-q15b.png 315w, https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-single-stage-amplifiers-q15b-300x243.png 300w, https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-single-stage-amplifiers-q15b-100x80.png 100w\" sizes=\"(max-width: 315px) 100vw, 315px\" />",
            "c) <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-bicmos-logic-gates-q15c1.png\" alt=\"vlsi-questions-answers-bicmos-logic-gates-q15c\" width=\"571\" height=\"502\" class=\"alignnone size-full wp-image-161966\" srcset=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-bicmos-logic-gates-q15c1.png 571w, https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-bicmos-logic-gates-q15c1-300x264.png 300w\" sizes=\"(max-width: 571px) 100vw, 571px\" />",
            "d) All of the mentioned",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 335,
        "Question": "Microelectronic technology cannot be characterized by",
        "Options": [
            "a) minimum feature size",
            "b) power dissipation",
            "c) production cost",
            "d) designing cost",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 336,
        "Question": "Which model is used for scaling?",
        "Options": [
            "a) constant electric scaling",
            "b) constant voltage scaling",
            "c) costant electric and voltage scaling",
            "d) costant current model",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 337,
        "Question": "α is used for scaling",
        "Options": [
            "a) linear dimensions",
            "b) vdd",
            "c) oxide thickness",
            "d) non linear",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 338,
        "Question": "For constant voltage model,",
        "Options": [
            "a) α = β",
            "b) α = 1",
            "c) α = 1/β",
            "d) β = 1",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 339,
        "Question": "For constant electric field model,",
        "Options": [
            "a) β = α",
            "b) α = 1",
            "c) α = 1/β",
            "d) β = 1",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 340,
        "Question": "Gate area can be given as",
        "Options": [
            "a) L/W",
            "b) L * W",
            "c) 2L/W",
            "d) L/2W",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 341,
        "Question": "Gate area is scaled by",
        "Options": [
            "a) α",
            "b) 1/α",
            "c) 1/α2",
            "d) α2",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 342,
        "Question": "Gate capacitance per unit area is scaled by",
        "Options": [
            "a) α",
            "b) 1",
            "c) 1/β",
            "d) β",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 343,
        "Question": "Parasitic capacitance is given by",
        "Options": [
            "a) Ax/d",
            "b) Ax * d",
            "c) d/Ax",
            "d) Ax",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 344,
        "Question": "Parasitic capacitance is scaled by",
        "Options": [
            "a) β",
            "b) 1/β",
            "c) α",
            "d) 1/α",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 345,
        "Question": "Carrier density is scaled by",
        "Options": [
            "a) α",
            "b) β",
            "c) 1",
            "d) α2",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 346,
        "Question": "Channel resistance Ron is scaled by",
        "Options": [
            "a) α",
            "b) β",
            "c) 1",
            "d) α2",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 347,
        "Question": "Gate delay is given by",
        "Options": [
            "a) Ron/Cg",
            "b) Ron * Cg",
            "c) Cg/Ron",
            "d) Cg2 /Ron",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 348,
        "Question": "Maximum operating frequency is scaled by",
        "Options": [
            "a) α/β",
            "b) β/α",
            "c) α2 /β",
            "d) β2 /α",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 349,
        "Question": "Saturation current is scaled by",
        "Options": [
            "a) α",
            "b) β",
            "c) 1/α",
            "d) 1/β",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 350,
        "Question": "Vgs is scaled by",
        "Options": [
            "a) α",
            "b) β",
            "c) 1/α",
            "d) 1/β",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 351,
        "Question": "Current density J is scaled by",
        "Options": [
            "a) α/β",
            "b) β/α",
            "c) α2/β",
            "d) β2/α",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 352,
        "Question": "Power dissipation per gate is scaled by",
        "Options": [
            "a) 1/α",
            "b) 1/β",
            "c) 1/α2",
            "d) 1/β2",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 353,
        "Question": "Power dissipation per unit area is scaled by",
        "Options": [
            "a) 1/α",
            "b) 1/β",
            "c) β2/α2",
            "d) α2/β2",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 354,
        "Question": "In constant voltage model, the saturation current is scaled by",
        "Options": [
            "a) α",
            "b) β",
            "c) 1",
            "d) β2",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 355,
        "Question": "In constant field model, maximum operationg frequency is scaled by",
        "Options": [
            "a) α",
            "b) β",
            "c) α2",
            "d) β2",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 356,
        "Question": "In constant electric field model, power dissipation per unit area is scaled by",
        "Options": [
            "a) α",
            "b) β",
            "c) 1",
            "d) β2",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 357,
        "Question": "Built-in junction potential Vb depends on",
        "Options": [
            "a) Vdd",
            "b) Vgs",
            "c) substrate doping level",
            "d) oxide thickness",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 358,
        "Question": "As the channel length is reduced in a MOS transistor, depletion region width must be",
        "Options": [
            "a) increased",
            "b) decreased",
            "c) must not vary",
            "d) exponentially decreased",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 359,
        "Question": "Vdd is scaled by",
        "Options": [
            "a) α",
            "b) β",
            "c) 1/α",
            "d) 1/β",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 360,
        "Question": "If doping level of substrate Nb increases then depletion width",
        "Options": [
            "a) increases",
            "b) decreases",
            "c) does not change",
            "d) increases and then decreases",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 361,
        "Question": "Maximum electric field can be given as",
        "Options": [
            "a) V/d",
            "b) d/V",
            "c) 2V/d",
            "d) d/2V",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 362,
        "Question": "The size of a transistor is usually defined in terms of its",
        "Options": [
            "a) channel length",
            "b) feature size",
            "c) width",
            "d) thickness ‘d’",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 363,
        "Question": "What is the minimum value of L to maintain transistor action?",
        "Options": [
            "a) d",
            "b) d/2",
            "c) 2d",
            "d) d2",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 364,
        "Question": "L depends on",
        "Options": [
            "a) substrate concentration",
            "b) Vgs",
            "c) Vt",
            "d) Vds",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 365,
        "Question": "Drift velocity can be given as",
        "Options": [
            "a) E/µ",
            "b) µ/E",
            "c) µ * E",
            "d) E",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 366,
        "Question": "The transit time can be given as",
        "Options": [
            "a) 2d",
            "b) 2d/µE",
            "c) µE/d",
            "d) µE/2d",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 367,
        "Question": "Maximum transit time occurs when the size of the transistor is",
        "Options": [
            "a) minimum",
            "b) maximum",
            "c) does not depend on size",
            "d) double",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 368,
        "Question": "The spacing of interconnect is scaled by",
        "Options": [
            "a) α",
            "b) 1/α",
            "c) α2",
            "d) 1/α2",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 369,
        "Question": "Cross section area is scaled by",
        "Options": [
            "a) α",
            "b) 1/α",
            "c) α2",
            "d) 1/α2",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 370,
        "Question": "The decrease in device dimension ______ the die size.",
        "Options": [
            "a) increases",
            "b) decreases",
            "c) does not affect",
            "d) decreases and then increases",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 371,
        "Question": "The reduction in die size reduces",
        "Options": [
            "a) R",
            "b) d",
            "c) L",
            "d) W",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 372,
        "Question": "The propogation delay along the optical fiber interconnect can be given as",
        "Options": [
            "a) n/Lx",
            "b) nL/c",
            "c) c/nL",
            "d) nc/L",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 373,
        "Question": "The breakdown voltage can be reduced by _____ electric field strength.",
        "Options": [
            "a) increasing",
            "b) decreasing",
            "c) does not depend",
            "d) exponentially decreasing",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 374,
        "Question": "Greater the switching speed _____ is the more.",
        "Options": [
            "a) low",
            "b) more",
            "c) all of the mentioned",
            "d) none of the mentioned",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 375,
        "Question": "Substrate concentration is scaled by",
        "Options": [
            "a) α",
            "b) 1/α",
            "c) α2",
            "d) 1/α2",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 376,
        "Question": "The increase in operating frequency results in ______ in cross-talk noise.",
        "Options": [
            "a) increase",
            "b) decrease",
            "c) no change",
            "d) doubling",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 377,
        "Question": "Flicker noise is scaled by",
        "Options": [
            "a) 1/α2",
            "b) α2/β2",
            "c) 1/β2",
            "d) β2/α2",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 378,
        "Question": "Scaling affects _____ generated noise.",
        "Options": [
            "a) internally",
            "b) externally",
            "c) internally and externally",
            "d) does not generate",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 379,
        "Question": "The basic figures of merit for MOS devices are",
        "Options": [
            "a) Minimum Feature size",
            "b) Low Power dissipation",
            "c) Maximum operational frequency",
            "d) All of the mentioned",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 380,
        "Question": "For the constant field model, the scaling factors β and α are related as:",
        "Options": [
            "a) β = α",
            "b) α = 2β",
            "c) β = 1",
            "d) β = α = 0",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 381,
        "Question": "In Constant Voltage model, the scaling factors β and α are related as:",
        "Options": [
            "a) β = α",
            "b) α = 2β",
            "c) β = 1",
            "d) β = α = 1",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 382,
        "Question": "The scaling factor for the supply voltage VDD is:",
        "Options": [
            "a) 1",
            "b) 0",
            "c) 1/α",
            "d) 1/β",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 383,
        "Question": "The scaling factor of length and width of the channel are:",
        "Options": [
            "a) 1, 1",
            "b) 1/α, 1/β",
            "c) 1/α, 1/α",
            "d) 1/β, 1/β",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 384,
        "Question": "The third type of scaling model is:",
        "Options": [
            "a) λ-based model",
            "b) µm based model",
            "c) combined voltage and dimension model",
            "d) combined voltage and electric field model",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 385,
        "Question": "The scaling factor of gate area in constant voltage model is:",
        "Options": [
            "a) 1/α2",
            "b) 1/β2",
            "c) 1",
            "d) All of the mentioned",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 386,
        "Question": "The scaling factor of Gate Capacitance per unit area is:",
        "Options": [
            "a) 1/β",
            "b) 1/α",
            "c) β",
            "d) α",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 387,
        "Question": "The scaling factor of Gate capacitance  is:",
        "Options": [
            "a) 1/β",
            "b) 1/α",
            "c) β/α2",
            "d) α/β2",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 388,
        "Question": "In Constant voltage model the gate capacitance is scaled by a factor of:",
        "Options": [
            "a) 1/β2",
            "b) 1/α2",
            "c) β/α2",
            "d) α/β2",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 389,
        "Question": "The parasitic Capacitance has the scaling factor:",
        "Options": [
            "a) Equal to gate capacitance",
            "b) 1/α2",
            "c) 1/α",
            "d) 1/β",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 390,
        "Question": "The carrier density in channel in constant voltage model is scaled as:",
        "Options": [
            "a) 1/β",
            "b) 1",
            "c) β",
            "d) All of the mentioned",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 391,
        "Question": "Carrier density is measured as:",
        "Options": [
            "a) Average charge per unit area in the channel in ‘OFF’ state",
            "b) Average charge per unit area in the channel in ‘ON’state",
            "c) Average charge per unit area in the gate oxide",
            "d) None of the mentioned",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 392,
        "Question": "Channel resistance is scaled as:",
        "Options": [
            "a) 1/α2",
            "b) 1/β",
            "c) 1/α",
            "d) 1",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 393,
        "Question": "The scaling factor of Gate delay in Constant field model is:",
        "Options": [
            "a) 1/α2",
            "b) 1",
            "c) 1/α",
            "d) β/α",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 394,
        "Question": "The gate delay is proportional to:",
        "Options": [
            "a) Ron .Cg",
            "b) Rs.Cds",
            "c) Rd.Cgs",
            "d) Ron.Cox",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 395,
        "Question": "The maximum operating frequency is scaled by:",
        "Options": [
            "a)  1/α2",
            "b) β/α2",
            "c) α2/β",
            "d) 1",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 396,
        "Question": "The saturation current is scaled by the factor of:",
        "Options": [
            "a) 1",
            "b) 1/α2",
            "c) 1/β",
            "d) 1/α",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 397,
        "Question": "The scaling factor of current density in constant voltage model is:",
        "Options": [
            "a) 1/α2",
            "b) 1",
            "c) α2",
            "d) α2/β",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 398,
        "Question": "Switching energy per gate is scaled by the factor of:",
        "Options": [
            "a) 1",
            "b) α2/β",
            "c) 1/ β.α2",
            "d) α2",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 399,
        "Question": "In Constant field model, the scaling factor of switching energy per gate would be:",
        "Options": [
            "a) 1/ β.α2",
            "b) 1/ α3",
            "c) 1/ α2",
            "d) All of the mentioned",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 400,
        "Question": "The power dissipation per gate is scaled as:",
        "Options": [
            "a) 1",
            "b) 1/ β.α2",
            "c) α2/β",
            "d) 1/ β2",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 401,
        "Question": "The dynamic component of power dissipation is given by:",
        "Options": [
            "a) P = I2.Rd",
            "b) P = Vdd2/Rd",
            "c) P = Eg.fo",
            "d) All of the mentioned",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 402,
        "Question": "The static component of power dsssipation is given by:",
        "Options": [
            "a) P = I2.Rd",
            "b) P = Vdd2/Ron",
            "c) P = Eg.fo",
            "d) All of the mentioned",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 403,
        "Question": "The scaling factor of power dissipation per unit area is:",
        "Options": [
            "a) 1",
            "b) 1/α2",
            "c) 1/ β.α2",
            "d) α2/β2",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 404,
        "Question": "The power speed product has the scaling factor of:",
        "Options": [
            "a) 1",
            "b) 1/α2",
            "c) 1/ β.α2",
            "d) None of the mentioned",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 405,
        "Question": "The scaling factor of power dissipation per unit area in constant field model is:",
        "Options": [
            "a) 1",
            "b) 1/α2",
            "c) 1/ β.α2",
            "d) α2/β2",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 406,
        "Question": "The scaling factor of Logic Level 1 in constant field model is:",
        "Options": [
            "a) 1",
            "b) 1/β",
            "c) 1/α",
            "d) α/β",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 407,
        "Question": "The scaling factor similar to scaling factor of power speed product is:",
        "Options": [
            "a) Power dissipation per unit area",
            "b) Switching Energy",
            "c) Power dissipation per gate",
            "d) All of the mentioned",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 408,
        "Question": "The parameter which is not scaled to any factor is:",
        "Options": [
            "a) Power speed product",
            "b) Switching energy",
            "c) Channel resistance",
            "d) All of the mentioned",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 409,
        "Question": "The subsystem of the circuits should have ______ interdependence.",
        "Options": [
            "a) minimum",
            "b) maximum",
            "c) no",
            "d) more",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 410,
        "Question": "Switch logic is based on",
        "Options": [
            "a) pass transistors",
            "b) transmission gates",
            "c) pass transistors and transmission gates",
            "d) design rules",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 411,
        "Question": "The switch logic approach takes _____ static current.",
        "Options": [
            "a) low",
            "b) more",
            "c) no",
            "d) very less",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 412,
        "Question": "Power dissipation in switch logic is",
        "Options": [
            "a) less",
            "b) more",
            "c) high",
            "d) very less",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 413,
        "Question": "Features of switch logic approach",
        "Options": [
            "a) occupies more area",
            "b) no undesirable threshold voltage",
            "c) low power dissipation",
            "d) all of the mentioned",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 414,
        "Question": "Pass transistor can be driven through _____ pass transistors.",
        "Options": [
            "a) one",
            "b) no",
            "c) more",
            "d) two",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 415,
        "Question": "When one pass transistor is driven using another, threshold voltage",
        "Options": [
            "a) affects",
            "b) does not affect",
            "c) all of the mentioned",
            "d) none of the mentioned",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 416,
        "Question": "Switch logic approach is fast for",
        "Options": [
            "a) large arrays",
            "b) small arrays",
            "c) very large arrays",
            "d) not at all fast for any type",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 417,
        "Question": "Switch logic is designed using",
        "Options": [
            "a) complementary switches",
            "b) silicon plates",
            "c) conductors",
            "d) resistors",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 418,
        "Question": "Gate logic is also called as",
        "Options": [
            "a) transistor logic",
            "b) switch logic",
            "c) complementary logic",
            "d) restoring logic",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 419,
        "Question": "The CMOS inverter has _____ power dissipation.",
        "Options": [
            "a) low",
            "b) more",
            "c) no",
            "d) very less",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 420,
        "Question": "As the number of inputs increases, the NAND gate delay",
        "Options": [
            "a) increases",
            "b) decreases",
            "c) does not vary",
            "d) exponentially decreases",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 421,
        "Question": "NAND gate delay can be given as",
        "Options": [
            "a) Ʈint",
            "b) Ʈint/n",
            "c) n*Ʈint",
            "d) 2n*Ʈint",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 422,
        "Question": "In CMOS NAND gate, p transistors are connected in",
        "Options": [
            "a) series",
            "b) parallel",
            "c) cascade",
            "d) random",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 423,
        "Question": "BiCMOS is used for ____ fan-out.",
        "Options": [
            "a) less",
            "b) more",
            "c) no",
            "d) very less",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 424,
        "Question": "Which can handle high capacitance load?",
        "Options": [
            "a) NAND",
            "b) nMOS NAND",
            "c) CMOS NAND",
            "d) BiCMOS NAND",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 425,
        "Question": "Which gate is faster?",
        "Options": [
            "a) AND",
            "b) NAND",
            "c) NOR",
            "d) OR",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 426,
        "Question": "For a pseudo nMOS design the impedance of pull up and pull down ratio is",
        "Options": [
            "a) 4:1",
            "b) 1:4",
            "c) 3:1",
            "d) 1:3",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 427,
        "Question": "In Pseudo-nMOS logic, n transistor operates in",
        "Options": [
            "a) cut off region",
            "b) saturation region",
            "c) resistive region",
            "d) non saturation region",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 428,
        "Question": "The power dissipation in Pseudo-nMOS is reduced to about ________ compared to nMOS device.",
        "Options": [
            "a) 50%",
            "b) 30%",
            "c) 60%",
            "d) 70%",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 429,
        "Question": "In dynamic CMOS logic _____ is used.",
        "Options": [
            "a) two phase clock",
            "b) three phase clock",
            "c) one phase clock",
            "d) four phase clock",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 430,
        "Question": "In clocked CMOS logic, output in evaluated in",
        "Options": [
            "a) on period",
            "b) off period",
            "c) both periods",
            "d) half of on period",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 431,
        "Question": "In clocked CMOS logic, rise time and fall time are",
        "Options": [
            "a) faster",
            "b) slower",
            "c) faster first and then slows down",
            "d) slower first and then speeds up",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 432,
        "Question": "In CMOS domino logic _____ is used.",
        "Options": [
            "a) two phase clock",
            "b) three phase clock",
            "c) one phase clock",
            "d) four phase clock",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 433,
        "Question": "CMOS domino logic is same as ______ with inverter at the output line.",
        "Options": [
            "a) clocked CMOS logic",
            "b) dynamic CMOS logic",
            "c) gate logic",
            "d) switch logic",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 434,
        "Question": "CMOS domino logic occupies",
        "Options": [
            "a) smaller area",
            "b) larger area",
            "c) smaller & larger area",
            "d) none of the mentioned",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 435,
        "Question": "CMOS domino logic has",
        "Options": [
            "a) smaller parasitic capacitance",
            "b) larger parasitic capacitance",
            "c) low operating speed",
            "d) very large parasitic capacitance",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 436,
        "Question": "In CMOS domino logic _______ is possible.",
        "Options": [
            "a) inverting structure",
            "b) non inverting structure",
            "c) inverting and non inverting structure",
            "d) very complex design",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 437,
        "Question": "CMOS domino logic can be expressed diagramatically as",
        "Options": [
            "a) <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-cmos-logics-q12a.png\" alt=\"vlsi-questions-answers-cmos-logics-q12a\" width=\"245\" height=\"264\" class=\"alignnone size-full wp-image-161997\" />",
            "b) <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-cmos-logics-q12b.png\" alt=\"vlsi-questions-answers-cmos-logics-q12b\" width=\"245\" height=\"264\" class=\"alignnone size-full wp-image-161998\" />",
            "c) <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-cmos-logics-q12c.png\" alt=\"vlsi-questions-answers-cmos-logics-q12c\" width=\"245\" height=\"264\" class=\"alignnone size-full wp-image-161999\" />",
            "d)<img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-cmos-logics-q12d.png\" alt=\"vlsi-questions-answers-cmos-logics-q12d\" width=\"245\" height=\"264\" class=\"alignnone size-full wp-image-162000\" />",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 438,
        "Question": "Clocked sequential circuits are",
        "Options": [
            "a) two phase overlapping clock",
            "b) two phase non overlapping clock",
            "c) four phase overlapping clock",
            "d) four phase non overlapping clock",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 439,
        "Question": "Which are easier to design?",
        "Options": [
            "a) clocked circuits",
            "b) asynchronous sequential circuits",
            "c) clocked circuits with buffer",
            "d) asynchronous sequential circuits with buffers",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 440,
        "Question": "___________ is used to drive high capacitance load.",
        "Options": [
            "a) single polar capability",
            "b) bipolar capability",
            "c) tripolar capability",
            "d) bi and tri polar capability",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 441,
        "Question": "As the temperature is increased, storage time ____________",
        "Options": [
            "a) halved",
            "b) doubled",
            "c) does not change",
            "d) tripled",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 442,
        "Question": "Inverting dynamic register element consists of __________ transistors for nMOS and _________ for CMOS.",
        "Options": [
            "a) two, three",
            "b) three, two",
            "c) three, four",
            "d) four, three",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 443,
        "Question": "Non inverting dynamic register storage cell consists of _________ transistors for nMOS and _________ for CMOS.",
        "Options": [
            "a) six, eight",
            "b) eight, six",
            "c) five, six",
            "d) six, five",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 444,
        "Question": "Register cell consists of",
        "Options": [
            "a) inverter",
            "b) pass transistor",
            "c) inverter & pass transistor",
            "d) none of the mentioned",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 445,
        "Question": "In a four bit dynamic shift register basic nMOS transistor or inverters are connected in",
        "Options": [
            "a) series",
            "b) cascade",
            "c) parallel",
            "d) series and parallel",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 446,
        "Question": "In four bit dynamic shift register output is obtained",
        "Options": [
            "a) parallel output at inverters 1, 3, 5, 7",
            "b) parallel output at inverters 1, 5, 8",
            "c) parallel output at all inverters",
            "d) parallel output at inverter 2, 4, 6, 8",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 447,
        "Question": "For signals which are updated frequently _____ is used.",
        "Options": [
            "a) static storage",
            "b) dynamic storage",
            "c) static and dynamic storage",
            "d) buffer",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 448,
        "Question": "Clock line drivers has ____________ source of drive.",
        "Options": [
            "a) one",
            "b) two",
            "c) three",
            "d) none",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 449,
        "Question": "Bus structures carry ____________",
        "Options": [
            "a) data signals",
            "b) control signals",
            "c) data and control signals",
            "d) in and out signals",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 450,
        "Question": "Bus has _______ different classes.",
        "Options": [
            "a) two",
            "b) three",
            "c) four",
            "d) five",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 451,
        "Question": "In passive bus, drivers are connected through",
        "Options": [
            "a) series switches",
            "b) parallel switches",
            "c) cascade switches",
            "d) wires",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 452,
        "Question": "The bus rail in active bus has ________",
        "Options": [
            "a) NAND connection",
            "b) AND connection",
            "c) NOR connection",
            "d) OR connection",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 453,
        "Question": "Low L:W ratio results in ____ transistors.",
        "Options": [
            "a) smaller",
            "b) bigger",
            "c) size doesnt depend on ratio",
            "d) less effective",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 454,
        "Question": "Features which does not affect bus design are ________",
        "Options": [
            "a) cross-talk",
            "b) delay factors",
            "c) non delay factors",
            "d) cross talk and delay factors",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 455,
        "Question": "Which device is frequency dependent?",
        "Options": [
            "a) nMOS",
            "b) CMOS",
            "c) BiCMOS",
            "d) pMOS",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 456,
        "Question": "If the current density exceeds a threshold value then metal atoms moves in",
        "Options": [
            "a) direction of the current",
            "b) opposite direction of the current",
            "c) doesnt depend on direction of current",
            "d) direction of the voltage",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 457,
        "Question": "At narrowing or constriction point current density is ________",
        "Options": [
            "a) minimum",
            "b) maximum",
            "c) remains low after going to high point",
            "d) becomes high from low",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 458,
        "Question": "During relaxation effect, electron flow occurs in",
        "Options": [
            "a) short pulses",
            "b) at steady state level",
            "c) large pulses",
            "d) very large pulses",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 459,
        "Question": "Line impedance is given by",
        "Options": [
            "a) (L/C)2",
            "b) (C/L)2",
            "c) (L/C)1/2",
            "d) (C/L)1/2",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 460,
        "Question": "IR drops brings ______ in noise margin.",
        "Options": [
            "a) increase",
            "b) decrease",
            "c) does not affect",
            "d) stabilisation",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 461,
        "Question": "In negative logic convention, the Boolean Logic [1] is equivalent to:",
        "Options": [
            "a) +VDD",
            "b) 0 V",
            "c) -VDD",
            "d) None of the mentioned",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 462,
        "Question": "In positive logic convention, the true state is represented as:",
        "Options": [
            "a) 1",
            "b) 0",
            "c) -1",
            "d) -0",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 463,
        "Question": "The CMOS gate circuit of NOT gate is:",
        "Options": [
            "a) <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-cmos-logic-gates-q3a.png\" alt=\"vlsi-questions-answers-cmos-logic-gates-q3a\" width=\"113\" height=\"148\" class=\"alignnone size-full wp-image-162003\" />",
            "b) <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-cmos-logic-gates-q3b.png\" alt=\"vlsi-questions-answers-cmos-logic-gates-q3b\" width=\"117\" height=\"149\" class=\"alignnone size-full wp-image-162004\" />",
            "c)  <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-cmos-logic-gates-q3c.png\" alt=\"vlsi-questions-answers-cmos-logic-gates-q3c\" width=\"117\" height=\"151\" class=\"alignnone size-full wp-image-162005\" />",
            "d)  <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-cmos-logic-gates-q3d.png\" alt=\"vlsi-questions-answers-cmos-logic-gates-q3d\" width=\"129\" height=\"153\" class=\"alignnone size-full wp-image-162006\" />",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 464,
        "Question": "The  truth table which accurately explains the operation of CMOS not gate is:",
        "Options": [
            "a) <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-cmos-logic-gates-q4a.png\" alt=\"vlsi-questions-answers-cmos-logic-gates-q4a\" width=\"648\" height=\"61\" class=\"alignnone size-full wp-image-162007\" srcset=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-cmos-logic-gates-q4a.png 648w, https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-cmos-logic-gates-q4a-300x28.png 300w\" sizes=\"(max-width: 648px) 100vw, 648px\" />",
            "b) <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-cmos-logic-gates-q4b.png\" alt=\"vlsi-questions-answers-cmos-logic-gates-q4b\" width=\"648\" height=\"63\" class=\"alignnone size-full wp-image-162008\" srcset=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-cmos-logic-gates-q4b.png 648w, https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-cmos-logic-gates-q4b-300x29.png 300w\" sizes=\"(max-width: 648px) 100vw, 648px\" />",
            "c) <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-cmos-logic-gates-q4c.png\" alt=\"vlsi-questions-answers-cmos-logic-gates-q4c\" width=\"648\" height=\"64\" class=\"alignnone size-full wp-image-162009\" srcset=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-cmos-logic-gates-q4c.png 648w, https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-cmos-logic-gates-q4c-300x30.png 300w\" sizes=\"(max-width: 648px) 100vw, 648px\" />",
            "d) <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-cmos-logic-gates-q4d.png\" alt=\"vlsi-questions-answers-cmos-logic-gates-q4d\" width=\"648\" height=\"62\" class=\"alignnone size-full wp-image-162010\" srcset=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-cmos-logic-gates-q4d.png 648w, https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-cmos-logic-gates-q4d-300x29.png 300w\" sizes=\"(max-width: 648px) 100vw, 648px\" />",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 465,
        "Question": "The CMOS logic circuit for NAND gate is:",
        "Options": [
            "a)   <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-cmos-logic-gates-q5a.png\" alt=\"vlsi-questions-answers-cmos-logic-gates-q5a\" width=\"139\" height=\"154\" class=\"alignnone size-full wp-image-162011\" />",
            "b) <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-cmos-logic-gates-q5b.png\" alt=\"vlsi-questions-answers-cmos-logic-gates-q5b\" width=\"142\" height=\"156\" class=\"alignnone size-full wp-image-162013\" />",
            "c)  <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-cmos-logic-gates-q5c.png\" alt=\"vlsi-questions-answers-cmos-logic-gates-q5c\" width=\"145\" height=\"159\" class=\"alignnone size-full wp-image-162014\" />",
            "d) None of the mentioned",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 466,
        "Question": "In CMOS logic circuit the n-MOS transistor acts as:",
        "Options": [
            "a) Load",
            "b) Pull up network",
            "c) Pull down network",
            "d) Not used in CMOS circuits",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 467,
        "Question": "In CMOS logic circuit the p-MOS transistor acts as:",
        "Options": [
            "a) Pull down network",
            "b) Pull up network",
            "c) Load",
            "d) Short to ground",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 468,
        "Question": "In CMOS logic circuit, the switching operation occurs because:",
        "Options": [
            "a) Both n-MOSFET and p-MOSFET turns OFF simultaneously for input ‘0’ and turns ON simultaneously for input ‘1’",
            "b) Both n-MOSFET and p-MOSFET turns ON simultaneously for input ‘0’ and turns OFF simultaneously for input ‘1’",
            "c) N-MOSFET transistor turns ON, and p-MOSFET transistor turns OFF for input ‘1’  and N-MOS transistor turns OFF, and p-MOS transistor turns ON for input ‘0’",
            "d) None of the mentioned",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 469,
        "Question": "The CMOS logic circuit for NOR gate is:",
        "Options": [
            "a)  <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-cmos-logic-gates-q9a.png\" alt=\"vlsi-questions-answers-cmos-logic-gates-q9a\" width=\"181\" height=\"157\" class=\"alignnone size-full wp-image-162016\" />",
            "b) <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-cmos-logic-gates-q9b.png\" alt=\"vlsi-questions-answers-cmos-logic-gates-q9b\" width=\"181\" height=\"157\" class=\"alignnone size-full wp-image-162017\" />",
            "c) <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-cmos-logic-gates-q9c.png\" alt=\"vlsi-questions-answers-cmos-logic-gates-q9c\" width=\"185\" height=\"161\" class=\"alignnone size-full wp-image-162018\" />",
            "d)   <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-cmos-logic-gates-q9d.png\" alt=\"vlsi-questions-answers-cmos-logic-gates-q9d\" width=\"185\" height=\"161\" class=\"alignnone size-full wp-image-162019\" />",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 470,
        "Question": "When both nMOS and pMOS transistors of CMOS logic design are in OFF condition, the output is:",
        "Options": [
            "a) 1 or Vdd or HIGH state",
            "b) 0 or ground or LOW state",
            "c) High impedance or floating(Z)",
            "d) None of the mentioned",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 471,
        "Question": " When both nMOS and pMOS transistors of CMOS logic gates are ON, the output is:",
        "Options": [
            "a) 1 or Vdd or HIGH state",
            "b) 0 or ground or LOW state",
            "c) Crowbarred or Contention(X)",
            "d) None of the mentioned",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 472,
        "Question": "The PLL device is:",
        "Options": [
            "a) Feedback system that compares output frequency and input frequency",
            "b) Feedback system that compares output phase and input phase",
            "c) Linear system that compares output resistance and input resistance",
            "d) Non Linear system that compares output current and input current",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 473,
        "Question": "The Logic gate that works similar to phase detector is:",
        "Options": [
            "a) AND gate",
            "b) OR gate",
            "c) XOR gate",
            "d) NOT gate",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 474,
        "Question": "The aligning of output phase of voltage controlled oscillator with reference is called:",
        "Options": [
            "a) Phase compensation",
            "b) Phase alignment",
            "c) Phase Locking",
            "d) Phase detecting",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 475,
        "Question": "The block diagram of basic PLL consists of:",
        "Options": [
            "a) <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-phase-lock-loops-q3.png\" alt=\"vlsi-questions-answers-phase-lock-loops-q3\" width=\"524\" height=\"160\" class=\"alignnone size-full wp-image-162025\" srcset=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-phase-lock-loops-q3.png 524w, https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-phase-lock-loops-q3-300x92.png 300w\" sizes=\"(max-width: 524px) 100vw, 524px\" />",
            "b) <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-phase-lock-loops-q7b.png\" alt=\"vlsi-questions-answers-phase-lock-loops-q7b\" width=\"379\" height=\"103\" class=\"alignnone size-full wp-image-162031\" srcset=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-phase-lock-loops-q7b.png 379w, https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-phase-lock-loops-q7b-300x82.png 300w\" sizes=\"(max-width: 379px) 100vw, 379px\" />",
            "c) <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-phase-lock-loops-q7c.png\" alt=\"vlsi-questions-answers-phase-lock-loops-q7c\" width=\"547\" height=\"108\" class=\"alignnone size-full wp-image-162032\" srcset=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-phase-lock-loops-q7c.png 547w, https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-phase-lock-loops-q7c-300x59.png 300w\" sizes=\"(max-width: 547px) 100vw, 547px\" />",
            "d) None of the Mentioned",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 476,
        "Question": "Instead of Phase detection, if Frequency detector is used the drawback PLL would face is:",
        "Options": [
            "a) Finite difference between input and output frequency",
            "b) Equality cannot be established if PLL compared input and output frequency rather than pulses",
            "c) Error between Vin and Vout cannot be removed",
            "d) All of the mentioned",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 477,
        "Question": "If the input of type 1 PLL is a frequency step of Δw at t = 0, the change in phase at t = infinity is:",
        "Options": [
            "a) Δw",
            "b) Δw/Kpd",
            "c) Δw/Kpd.Kvco",
            "d) None of the mentioned",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 478,
        "Question": "The correct input-output waveforms of Frequency detector:",
        "Options": [
            "a) <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-phase-lock-loops-q11a.png\" alt=\"vlsi-questions-answers-phase-lock-loops-q11a\" width=\"415\" height=\"208\" class=\"alignnone size-full wp-image-162033\" srcset=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-phase-lock-loops-q11a.png 415w, https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-phase-lock-loops-q11a-300x150.png 300w\" sizes=\"(max-width: 415px) 100vw, 415px\" />",
            "b) <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-phase-lock-loops-q11b.png\" alt=\"vlsi-questions-answers-phase-lock-loops-q11b\" width=\"439\" height=\"196\" class=\"alignnone size-full wp-image-162034\" srcset=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-phase-lock-loops-q11b.png 439w, https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-phase-lock-loops-q11b-300x134.png 300w\" sizes=\"(max-width: 439px) 100vw, 439px\" />",
            "c) <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-phase-lock-loops-q11c.png\" alt=\"vlsi-questions-answers-phase-lock-loops-q11c\" width=\"399\" height=\"156\" class=\"alignnone size-full wp-image-162035\" srcset=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-phase-lock-loops-q11c.png 399w, https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-phase-lock-loops-q11c-300x117.png 300w\" sizes=\"(max-width: 399px) 100vw, 399px\" />",
            "d)  <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-phase-lock-loops-q11d.png\" alt=\"vlsi-questions-answers-phase-lock-loops-q11d\" width=\"431\" height=\"164\" class=\"alignnone size-full wp-image-162036\" srcset=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-phase-lock-loops-q11d.png 431w, https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-phase-lock-loops-q11d-300x114.png 300w\" sizes=\"(max-width: 431px) 100vw, 431px\" />",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 479,
        "Question": "The D Flip Flop implementation for PFD is:",
        "Options": [
            "a) <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-phase-lock-loops-q12a.png\" alt=\"vlsi-questions-answers-phase-lock-loops-q12a\" width=\"316\" height=\"366\" class=\"alignnone size-full wp-image-162037\" srcset=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-phase-lock-loops-q12a.png 316w, https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-phase-lock-loops-q12a-259x300.png 259w\" sizes=\"(max-width: 316px) 100vw, 316px\" />",
            "b) <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-phase-lock-loops-q12b.png\" alt=\"vlsi-questions-answers-phase-lock-loops-q12b\" width=\"305\" height=\"361\" class=\"alignnone size-full wp-image-162038\" srcset=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-phase-lock-loops-q12b.png 305w, https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-phase-lock-loops-q12b-253x300.png 253w\" sizes=\"(max-width: 305px) 100vw, 305px\" />",
            "c)  <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-phase-lock-loops-q12c.png\" alt=\"vlsi-questions-answers-phase-lock-loops-q12c\" width=\"311\" height=\"377\" class=\"alignnone size-full wp-image-162039\" srcset=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-phase-lock-loops-q12c.png 311w, https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-phase-lock-loops-q12c-247x300.png 247w\" sizes=\"(max-width: 311px) 100vw, 311px\" />",
            "d) None of the mentioned",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 480,
        "Question": "If high pass filter is used instead of Low pass filter in the PLL the response of PLL would be:",
        "Options": [
            "a) Output Voltage is not a square wave",
            "b) Output Voltage contains many high frequency waves",
            "c) VCO will be unstable due to variations in control voltage",
            "d) All of the mentioned",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 481,
        "Question": "Number of poles in Type 1 PLL is:",
        "Options": [
            "a) 0",
            "b) 1",
            "c) 2",
            "d) None of the mentioned",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 482,
        "Question": "The transfer function of PD is :",
        "Options": [
            "a) Constant",
            "b) Varies with frequency",
            "c) Varies with voltage",
            "d) None of the Mentioned",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 483,
        "Question": "Microprocessor has __________ major architectural blocks.",
        "Options": [
            "a) two",
            "b) three",
            "c) four",
            "d) five",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 484,
        "Question": "High level of system integration __________ interconnections.",
        "Options": [
            "a) reduces",
            "b) increases",
            "c) does not affect",
            "d) doubles",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 485,
        "Question": "Some important features of system are",
        "Options": [
            "a) lower weight",
            "b) lower volume",
            "c) lower power dissipation",
            "d) all of the mentioned",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 486,
        "Question": "Performance is better if power speed product is",
        "Options": [
            "a) low",
            "b) high",
            "c) very low",
            "d) very high",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 487,
        "Question": "VLSI design is done in _________ approach.",
        "Options": [
            "a) top-down",
            "b) bottom-up",
            "c) random",
            "d) semi random",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 488,
        "Question": "Components operating in high frequency should be",
        "Options": [
            "a) far apart",
            "b) closely spaced",
            "c) randomly spaced",
            "d) can be placed in straight manner",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 489,
        "Question": "Approach used for design process are",
        "Options": [
            "a) circuit symbols",
            "b) logic symbols",
            "c) stick diagrams",
            "d) all of the mentioned",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 490,
        "Question": "Which approach is used to show the relative disposition of subunits?",
        "Options": [
            "a) architectural block diagram",
            "b) stick diagram",
            "c) layout diagram",
            "d) floor plan",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 491,
        "Question": "When polysilicon crosses a diffusion __________ will be formed.",
        "Options": [
            "a) via",
            "b) transistor",
            "c) switch",
            "d) short circuit",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 492,
        "Question": "Two metal layers can be joined by using",
        "Options": [
            "a) contact cut",
            "b) wire",
            "c) via",
            "d) glass",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 493,
        "Question": "The bottom subfunction is called as",
        "Options": [
            "a) lower function",
            "b) low cell",
            "c) leaf cell",
            "d) bottom cell",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 494,
        "Question": "Which must be given the highest priority in design process?",
        "Options": [
            "a) architecture",
            "b) communication",
            "c) colour",
            "d) thickness",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 495,
        "Question": "Design gives a detailed",
        "Options": [
            "a) logic circuit design",
            "b) topology of communication",
            "c) colour codes of the layers",
            "d) functions of layers",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 496,
        "Question": "To minimize the design effort, regularity should be",
        "Options": [
            "a) low",
            "b) high",
            "c) very low",
            "d) very high",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 497,
        "Question": "Regularity is the ratio of",
        "Options": [
            "a) total transistors in the chip to total transistors that must be designed in detail",
            "b) total transistors that must be designed in detail  to total transistors in a chip",
            "c) total transistors to total components",
            "d) total charge storage components to charge dissipating components",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 498,
        "Question": "Good design system has regularity in the range of",
        "Options": [
            "a) 25-50",
            "b) 50-75",
            "c) 50-100",
            "d) 25-50",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 499,
        "Question": "In the adder, sum is stored in",
        "Options": [
            "a) series",
            "b) cascade",
            "c) parallel",
            "d) registers",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 500,
        "Question": "The shifter must be connected to",
        "Options": [
            "a) 2-shift data line",
            "b) 2-shift control line",
            "c) 4-shift data line",
            "d) 4-shift control line",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 501,
        "Question": "What is the sum and carry if the two bit number is 1 1 and the previous carry is 0?",
        "Options": [
            "a) 0, 0",
            "b) 0, 1",
            "c) 1, 0",
            "d) 1, 1",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 502,
        "Question": "Which design is preferred in n-bit adder?",
        "Options": [
            "a) many pass transistors in series",
            "b) many pass transistors with suitable buffer",
            "c) many pass transistors without suitable buffer",
            "d) many pass transistors in parallel",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 503,
        "Question": "In adders, the previous carry can also be given by",
        "Options": [
            "a) propagate signal pk",
            "b) generate signal gk",
            "c) pk and gk",
            "d) sk",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 504,
        "Question": "Adder using _______ technology can be used for speed improvement.",
        "Options": [
            "a) CMOS",
            "b) BiCMOS",
            "c) nMOS",
            "d) pMOS",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 505,
        "Question": "For carry skip adder, the minimum total propogation delay can be obtained when m is",
        "Options": [
            "a) sqrt(nk1/k2)",
            "b) sqrt(2nk1/k2)",
            "c) sqrt(2k1/nk2)",
            "d) sqrt(nk1k2/2)",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 506,
        "Question": "Multiple output domino logic has",
        "Options": [
            "a) two cell manchester carry chain",
            "b) three cell manchester carry chain",
            "c) four cell manchester carry chain",
            "d) four cell manchester carry look ahead",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 507,
        "Question": "Multipliers are built using",
        "Options": [
            "a) binary adders",
            "b) binary subtractors",
            "c) dividers",
            "d) multiplexers",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 508,
        "Question": "Which method uses reduced number of partial products?",
        "Options": [
            "a) Baugh-wooley algorithm",
            "b) Wallace trees",
            "c) Dadda multipliers",
            "d) Modified booth encoding",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 509,
        "Question": "Which method is easier to manipulate accumulator content?",
        "Options": [
            "a) left shifting",
            "b) right shifting",
            "c) serial shifting",
            "d) parallel shifting",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 510,
        "Question": "Which multiplier is very well suited for twos-complement numbers?",
        "Options": [
            "a) Baugh-wooley algorithm",
            "b) Wallace trees",
            "c) Dadda multipliers",
            "d) Modified booth encoding",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 511,
        "Question": "What is the delay required to perform a single operation in a pipelined structure?",
        "Options": [
            "a) 2n",
            "b) 3n",
            "c) 4n",
            "d) n",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 512,
        "Question": "Latches choosen are",
        "Options": [
            "a) static shift registers",
            "b) any flipflop",
            "c) dynamic shift register",
            "d) multiplexers",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 513,
        "Question": "Which method reduces number of cycles of operation?",
        "Options": [
            "a) Baugh-wooley algorithm",
            "b) Wallace trees",
            "c) Dadda multipliers",
            "d) Modified booth encoding",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 514,
        "Question": "The completion time for multiplication time in baugh-wooley method is",
        "Options": [
            "a) n",
            "b) 2n",
            "c) 3n",
            "d) 4n",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 515,
        "Question": "In which method minimum number of adder cells are used?",
        "Options": [
            "a) Baugh-wooley algorithm",
            "b) Wallace trees",
            "c) Dadda multipliers",
            "d) Modified booth encoding",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 516,
        "Question": "Which method is suitable for larger operands?",
        "Options": [
            "a) Baugh-wooley algorithm",
            "b) Wallace trees",
            "c) Dadda multipliers",
            "d) Modified booth encoding",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 517,
        "Question": "Which clock is preferred in storage devices?",
        "Options": [
            "a) single phase overlapping clock signal",
            "b) single phase non overlapping clock signal",
            "c) two phase overlapping clock signal",
            "d) two phase non overlapping clock signal",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 518,
        "Question": "Clock signal Φ2 is to",
        "Options": [
            "a) write data",
            "b) read data",
            "c) refresh data",
            "d) store data",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 519,
        "Question": "Data is read",
        "Options": [
            "a) before Φ1",
            "b) after Φ1",
            "c) before Φ2",
            "d) after Φ2",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 520,
        "Question": "Factor for assessment of storage elements are",
        "Options": [
            "a) volatility",
            "b) non volatility",
            "c) number of bits",
            "d) data repeatability",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 521,
        "Question": "Which occupies lesser area?",
        "Options": [
            "a) nMOS",
            "b) pMOS",
            "c) CMOS",
            "d) BiCMOS",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 522,
        "Question": "In which design, dissipation is less?",
        "Options": [
            "a) nMOS",
            "b) pMOS",
            "c) CMOS",
            "d) BiCMOS",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 523,
        "Question": "The impedance of pull down transistor in nMOS can be given as",
        "Options": [
            "a) 2Rs",
            "b) 4Rs",
            "c) 1/2 Rs",
            "d) 1/4 Rs",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 524,
        "Question": "Data storage time is",
        "Options": [
            "a) 1 milli second",
            "b) 1 second",
            "c) 1 minute",
            "d) 10 seconds",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 525,
        "Question": "A bit is read at T1 when",
        "Options": [
            "a) RD is low, WR is low",
            "b) RD is high, WR is low",
            "c) RD is low, WR is high",
            "d) RD is high, WR is high",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 526,
        "Question": "A bit can be stored when",
        "Options": [
            "a) RD is low, WR is low",
            "b) RD is high, WR is low",
            "c) RD is low, WR is high",
            "d) RD is high, WR is high",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 527,
        "Question": "Current flows only when",
        "Options": [
            "a) RD is low",
            "b) RD is high",
            "c) RD raises exponentially high",
            "d) RD comes exponentially down",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 528,
        "Question": "Reading a cell is a _______ operation.",
        "Options": [
            "a) constructive",
            "b) destructive",
            "c) semi constructive",
            "d) semi destructive",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 529,
        "Question": "RAM is a _____ cell.",
        "Options": [
            "a) dynamic",
            "b) partially dynamic",
            "c) static",
            "d) pseudo static",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 530,
        "Question": "Pseudo static RAM cell is built using",
        "Options": [
            "a) one inverter",
            "b) two inverters",
            "c) three inverters",
            "d) four inverters",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 531,
        "Question": "Which cell is non volatile?",
        "Options": [
            "a) one transistor dynamic cell",
            "b) two transistor dymanic cell",
            "c) four transistor dynamic cell",
            "d) pseudo static RAM cell",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 532,
        "Question": "In RAM arrays, the transistor is of",
        "Options": [
            "a) minimum size",
            "b) maximum size",
            "c) of any size",
            "d) size doesn’t play a role",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 533,
        "Question": "Which implementation is slower?",
        "Options": [
            "a) NAND gate",
            "b) NOR gate",
            "c) AND gate",
            "d) OR gate",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 534,
        "Question": "FOR nMOS which implementation is not suitable?",
        "Options": [
            "a) NAND gate",
            "b) NOR gate",
            "c) AND gate",
            "d) OR gate",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 535,
        "Question": "Realization of JK flipflop is based on",
        "Options": [
            "a) n-pass transistor",
            "b) p-pass transistor",
            "c) CMOS",
            "d) BiCMOS",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 536,
        "Question": "Static RAM uses ____________ transistors.",
        "Options": [
            "a) four",
            "b) five",
            "c) six",
            "d) seven",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 537,
        "Question": "Which method is used to determine structural defects?",
        "Options": [
            "a) deterministic test pattern",
            "b) algorithmic test pattern",
            "c) random test pattern",
            "d) exhaustive test pattern",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 538,
        "Question": "Which is known as the stored test pattern method?",
        "Options": [
            "a) deterministic test pattern",
            "b) algorithmic test pattern",
            "c) random test pattern",
            "d) exhaustive test pattern",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 539,
        "Question": "Which method uses finite state machine for developing the test pattern?",
        "Options": [
            "a) deterministic test pattern",
            "b) algorithmic test pattern",
            "c) random test pattern",
            "d) exhaustive test pattern",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 540,
        "Question": "A n-bit counter produces ______ number of total input combinations.",
        "Options": [
            "a) 2(n-1)",
            "b) 2(n+1)",
            "c) 2n",
            "d) 2n",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 541,
        "Question": "Exhaustive test pattern determines",
        "Options": [
            "a) gate level faults",
            "b) logic level faults",
            "c) functional faults",
            "d) structural faults",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 542,
        "Question": "Which is not suitable for circuits having large N values?",
        "Options": [
            "a) exhaustive test pattern method",
            "b) pseudo-exhaustive test pattern method",
            "c) random test pattern method",
            "d) deterministic test pattern method",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 543,
        "Question": "Which method needs fault simulation?",
        "Options": [
            "a) exhaustive test pattern method",
            "b) pseudo-exhaustive test pattern method",
            "c) random test pattern method",
            "d) deterministic test pattern method",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 544,
        "Question": "In which method sequences are repeatable?",
        "Options": [
            "a) exhaustive test pattern method",
            "b) pseudo-exhaustive test pattern method",
            "c) random test pattern method",
            "d) pseudo-random test pattern method",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 545,
        "Question": "Which method is used for external functional testing?",
        "Options": [
            "a) exhaustive test pattern method",
            "b) pseudo-exhaustive test pattern method",
            "c) random test pattern method",
            "d) pseudo-random test pattern method",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 546,
        "Question": "Flash memory is a non-volatile storage device in which data",
        "Options": [
            "a) can be erased physically",
            "b) can be erased magnetically",
            "c) can be erased electrically",
            "d) cannot be erased",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 547,
        "Question": "NOR type flash allows ______ to be read or written independently.",
        "Options": [
            "a) one machine cycle",
            "b) one machine word",
            "c) one machine sentence",
            "d) one bit",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 548,
        "Question": "NAND type flash memories are used in",
        "Options": [
            "a) Memory cards",
            "b) USB",
            "c) Solid state drivers",
            "d) All of the mentioned",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 549,
        "Question": "Which is a comparatively slower device?",
        "Options": [
            "a) ROM",
            "b) RAM",
            "c) flash memory",
            "d) SRAM",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 550,
        "Question": "Floating gate transistor in flash memory has",
        "Options": [
            "a) two gates",
            "b) one gate",
            "c) two sources",
            "d) two drains",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 551,
        "Question": "In NOR type flash memory, each cell has one end connected to",
        "Options": [
            "a) source",
            "b) drain",
            "c) gate",
            "d) ground",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 552,
        "Question": "In NOR type flash memory, data is erased",
        "Options": [
            "a) bitwise",
            "b) bytewise",
            "c) blockwise",
            "d) sentence wise",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 553,
        "Question": "The transistors in NAND type flash are connected in",
        "Options": [
            "a) series",
            "b) parallel",
            "c) cascade",
            "d) randomly",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 554,
        "Question": "The program erase cycle in flash memory is",
        "Options": [
            "a) finite",
            "b) infinite",
            "c) all of the mentioned",
            "d) none of the mentioned",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 555,
        "Question": "Which allows random access to read?",
        "Options": [
            "a) NOR type flash",
            "b) NAND type flash",
            "c) all of the mentioned",
            "d) none of the mentioned",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 556,
        "Question": "Which has high storage capacity?",
        "Options": [
            "a) NOR type flash",
            "b) NAND type flash",
            "c) all of the mentioned",
            "d) none of the mentioned",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 557,
        "Question": "Reduction in power dissipation can be brought by",
        "Options": [
            "a) increasing transistor area",
            "b) decreasing transistor area",
            "c) increasing transistor feature size",
            "d) decreasing transistor feature size",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 558,
        "Question": "When does the longest delay occur in 8:1 inverters?",
        "Options": [
            "a) during 1 to 0 transition",
            "b) during 0 to 1 transition",
            "c) during faster speed",
            "d) delays are always short",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 559,
        "Question": "In inverter during logic 1 to 0 transition, capacitance discharges at",
        "Options": [
            "a) pull-up resistance",
            "b) pull-down resistance",
            "c) both pull-up and pull-down",
            "d) at gate",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 560,
        "Question": "In minimum size nMOS 8:1 inverter, the logic 0 to 1 transition delay is given as",
        "Options": [
            "a) 5Ʈ",
            "b) 20Ʈ",
            "c) 40Ʈ",
            "d) 50Ʈ",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 561,
        "Question": "In minimum size nMOS 8:1 inverter, the logic 1 to 0 transition delay is given as",
        "Options": [
            "a) 5Ʈ",
            "b) 20Ʈ",
            "c) 40Ʈ",
            "d) 50Ʈ",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 562,
        "Question": "For a regular 8:1 inverter, the transition delay is given as",
        "Options": [
            "a) 10Ʈ",
            "b) 20Ʈ",
            "c) 21Ʈ",
            "d) 25Ʈ",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 563,
        "Question": "The area of CMOS inverter is proportional to",
        "Options": [
            "a) area of n device",
            "b) area of p device",
            "c) total area of n and p device",
            "d) square of minimum feature size",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 564,
        "Question": "The ratio of Wp/Wn can be given as",
        "Options": [
            "a) 1:2",
            "b) 2:1",
            "c) 1:1",
            "d) 2:2",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 565,
        "Question": "Switching power dissipation can be given as",
        "Options": [
            "a) Cl x Vdd x f",
            "b) Vdd2 x f",
            "c) Cl x Vdd2",
            "d) Cl x Vdd2 x f",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 566,
        "Question": "Load capacitance can be minimized by",
        "Options": [
            "a) increasing A",
            "b) decreasing A",
            "c) increasing Psd",
            "d) does not depend on A",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 567,
        "Question": "Rise time and fall time can be equalized by",
        "Options": [
            "a) βn = βp",
            "b) βn = 2βp",
            "c) βp = 2βn",
            "d) βn = 1/2βp",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 568,
        "Question": "Rise time and fall time can be also equalized by",
        "Options": [
            "a) Lp = Ln = λ",
            "b) Lp = Ln = λ/2",
            "c) Lp = Ln = 2λ",
            "d) 2Lp = Ln = λ",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 569,
        "Question": "Equalizing of rise time and fall time is possible in",
        "Options": [
            "a) nMOS",
            "b) pseudo nMOS",
            "c) CMOS",
            "d) pMOS",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 570,
        "Question": "High and low noise margins can be equalized by",
        "Options": [
            "a) βn = βp",
            "b) βn greater than βp",
            "c) βn lesser than βp",
            "d) Lp = 2Ln",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 571,
        "Question": "Inverter pair delay D is given as equal to",
        "Options": [
            "a) tr",
            "b) tf",
            "c) tr-tf",
            "d) tr+tf",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 572,
        "Question": "For minimum D consider",
        "Options": [
            "a) Ln = Lp = 2λ",
            "b) Ln greater than Lp = 2λ",
            "c) Lp greater than Ln",
            "d) Lp = 2Ln",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 573,
        "Question": "Different parameter optimization is easily achievable in",
        "Options": [
            "a) nMOS",
            "b) pMOS",
            "c) pseudo nMOS",
            "d) CMOS",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 574,
        "Question": "Minimizing A with respect to Wp.d. gives",
        "Options": [
            "a) Wp.d. = 2λ",
            "b) Wp.d. = λ/2",
            "c) Wp.d. = (k)1/2 x 2λ",
            "d) Wp.d. = k x (λ)1/2 x 2",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 575,
        "Question": "Using Zp.u./Zp.d = k, Lp.u. can be obtained as",
        "Options": [
            "a) k x 2λ",
            "b) k x λ",
            "c) (k)1/2 x 2λ",
            "d) k x 2 x (λ)1/2",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 576,
        "Question": "Minimum area can be given as",
        "Options": [
            "a) 4 x Ao x λ x (k)1/2",
            "b) 4 x Ao x λ x k",
            "c) 8 x Ao x λ2 x (k)1/2",
            "d) 8 x Ao x λ x (k)1/2",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 577,
        "Question": "When Zp.d. or Zp.u. increases, delay",
        "Options": [
            "a) increases",
            "b) decreases",
            "c) remains the same",
            "d) delay becomes zero",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 578,
        "Question": "For minimum D which relation is choosen?",
        "Options": [
            "a) Zp.u. = 1/2k",
            "b) Zp.u. = k",
            "c) Zp.d. = 1/k",
            "d) Zp.d. = 1",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 579,
        "Question": "Noise margin measures the changing strength of",
        "Options": [
            "a) input voltage",
            "b) output voltage",
            "c) threshold voltage",
            "d) supply voltage",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 580,
        "Question": "Which has better noise margins?",
        "Options": [
            "a) nMOS",
            "b) pMOS",
            "c) CMOS",
            "d) BiCMOS",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 581,
        "Question": "A 4-bit processor has two buses which are",
        "Options": [
            "a) unidirectional",
            "b) bidirectional",
            "c) one unidirectional and one bidirectional",
            "d) more than two buses",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 582,
        "Question": "The IN and OUT bus lines relative positions are interchanged to",
        "Options": [
            "a) match height",
            "b) match length",
            "c) match width",
            "d) match thickness",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 583,
        "Question": "The IN and OUT bus lines should be in",
        "Options": [
            "a) metal",
            "b) polysilicon",
            "c) diffusion",
            "d) silicon",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 584,
        "Question": "Extensions are",
        "Options": [
            "a) vertical",
            "b) horizontal",
            "c) diagonal",
            "d) haphazard",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 585,
        "Question": "Rifts and extensions should be placed in",
        "Options": [
            "a) minimum amount of geometry",
            "b) maximum amount of geometry",
            "c) in slopes",
            "d) anywhere in the layout",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 586,
        "Question": "Input and output pads are made up of",
        "Options": [
            "a) polysilicon",
            "b) metal",
            "c) silicon",
            "d) carbon",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 587,
        "Question": "Bonding pads are placed",
        "Options": [
            "a) in the chip",
            "b) exactly at the centre of chip",
            "c) edge of the chip",
            "d) above the chip",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 588,
        "Question": "Which pad contains Schmitt trigger circuitry?",
        "Options": [
            "a) Vdd pads",
            "b) Vss pads",
            "c) input pads",
            "d) output pads",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 589,
        "Question": "Which occupies lesser area?",
        "Options": [
            "a) Vdd pads",
            "b) Vss pads",
            "c) input pads",
            "d) output pads",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 590,
        "Question": "Buffers are needed to drive",
        "Options": [
            "a) small capacitance",
            "b) large capacitance",
            "c) small resistance",
            "d) large resistance",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 591,
        "Question": "How much area should be allocated for pads?",
        "Options": [
            "a) one third",
            "b) two third",
            "c) half",
            "d) three fourth",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 592,
        "Question": "Which provides large capacitance?",
        "Options": [
            "a) load capacitance",
            "b) bus wiring capacitance",
            "c) sheet capacitance",
            "d) area capacitance",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 593,
        "Question": "Bus wiring capacitance is driven through",
        "Options": [
            "a) one transistor",
            "b) two transistors",
            "c) three transistors",
            "d) no transistors",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 594,
        "Question": "What is the delay of input pads?",
        "Options": [
            "a) 5Ʈ",
            "b) 10Ʈ",
            "c) 40Ʈ",
            "d) 30Ʈ",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 595,
        "Question": "The total delay for the select register circuit is",
        "Options": [
            "a) 33Ʈ",
            "b) 60Ʈ",
            "c) 55Ʈ",
            "d) 73Ʈ",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 596,
        "Question": "Delay for data propagation is",
        "Options": [
            "a) 10 nsec",
            "b) 50 nsec",
            "c) 100 nsec",
            "d) 150 nsec",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 597,
        "Question": "Which is the longest delay in adder process?",
        "Options": [
            "a) sum delay",
            "b) carry delay",
            "c) propagation delay",
            "d) inverter delay",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 598,
        "Question": "The total delay for the adder process is",
        "Options": [
            "a) 100 nsec",
            "b) 200 nsec",
            "c) 220 nsec",
            "d) 250 nsec",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 599,
        "Question": "The refreshing clock period should propagate through",
        "Options": [
            "a) memory cell",
            "b) wiring",
            "c) carry chain",
            "d) any sub unit",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 600,
        "Question": "The total clock period for adder process is",
        "Options": [
            "a) 100 nsec",
            "b) 150 nsec",
            "c) 200 nsec",
            "d) 250 nsec",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 601,
        "Question": "The Zp.u./Zp.d. ratio for nMOS inverter is",
        "Options": [
            "a) 4:1",
            "b) 3:1",
            "c) 1:4",
            "d) 1:3",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 602,
        "Question": "The impedance ratio for pseudo-nMOS is",
        "Options": [
            "a) 4:1",
            "b) 3:1",
            "c) 1:4",
            "d) 1:3",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 603,
        "Question": "What is the value for peripheral capacitance for 5 micron technology?",
        "Options": [
            "a) 4 x 10(-4) pf/µm2",
            "b) 5 x 10(-4) pf/µm2",
            "c) 8 x 10(-4) pf/µm2",
            "d) 12 x 10(-4) pf/µm2",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 604,
        "Question": "1 square Cg is ___________ of MOS transistor.",
        "Options": [
            "a) gate to source capacitance",
            "b) gate to drain capacitance",
            "c) source to drain capacitance",
            "d) gate to channel capacitance",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 605,
        "Question": "What is the delay value Ʈ for 1.2 micron technology?",
        "Options": [
            "a) 0.1 nsec",
            "b) 0.12 nsec",
            "c) 0.046 nsec",
            "d) 0.064 nsec",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 606,
        "Question": "Which is used to increase Ʈ?",
        "Options": [
            "a) parasitic capacitance",
            "b) peripheral capacitance",
            "c) area capacitance",
            "d) load capacitance",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 607,
        "Question": "The inverter pair delay is given by",
        "Options": [
            "a) (Zp.u./Zp.d.)Ʈ",
            "b) (1+ Zp.u./Zp.d.)Ʈ",
            "c) (1+ Zp.u./Zp.d.)Ʈ",
            "d) (1+ Ʈ)Zp.u./Zp.d.",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 608,
        "Question": "The number of stages N is given by",
        "Options": [
            "a) ln(y)/ln(f)",
            "b) ln(f)/ln(y)",
            "c) ln(2y)/ln(f)",
            "d) ln(y)/ln(2f)",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 609,
        "Question": "If f assumes the value e then delay is",
        "Options": [
            "a) maximized",
            "b) minimized",
            "c) does not change",
            "d) doubled",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 610,
        "Question": "Propogation delay is given by",
        "Options": [
            "a) nrcƮ",
            "b) n2rcƮ",
            "c) nr2cƮ",
            "d) n2cƮ",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 611,
        "Question": "Using _____ long wires are possible.",
        "Options": [
            "a) silicide",
            "b) metal",
            "c) polysilicon",
            "d) diffusion",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 612,
        "Question": "Pass transistors are allowed to be constructed under",
        "Options": [
            "a) diffusion layer",
            "b) polysilicon layer",
            "c) metal layer",
            "d) silicon layer",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 613,
        "Question": "Maximum allowable current density in aluminium is",
        "Options": [
            "a) 0.1 mA/µm2",
            "b) 0.5 mA/µm2",
            "c) 2 mA/µm2",
            "d) 1 mA/µm2",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 614,
        "Question": "In which design all circuitry and all interconnections are designed?",
        "Options": [
            "a) full custom design",
            "b) semi-custom design",
            "c) gate array design",
            "d) transistor design",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 615,
        "Question": "Which design contains only the interconnections designed?",
        "Options": [
            "a) full custom design",
            "b) semi-custom design",
            "c) gate array design",
            "d) transistor design",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 616,
        "Question": "In which method regularity is used to reduce complexity?",
        "Options": [
            "a) random approach",
            "b) hierarchical approach",
            "c) algorithmic approach",
            "d) semi-design approach",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 617,
        "Question": "Size of the die is determined using",
        "Options": [
            "a) transistor size",
            "b) inverter size",
            "c) area of the circuitry",
            "d) length of the circuitry",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 618,
        "Question": "Which design is faster?",
        "Options": [
            "a) full custom design",
            "b) semi-custom design",
            "c) gate array design",
            "d) transistor design",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 619,
        "Question": "Which has relatively low-level capabilities?",
        "Options": [
            "a) hand-crafted designs",
            "b) computer assisted textual entry",
            "c) computer assisted graphical entry",
            "d) silicon compiler-based design",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 620,
        "Question": "Computer-assisted graphical entry is done through",
        "Options": [
            "a) monochrome",
            "b) grayscale graphics",
            "c) bichrome",
            "d) trichrome",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 621,
        "Question": "Which method is used for verification along with generation?",
        "Options": [
            "a) hand-crafted designs",
            "b) computer assisted textual entry",
            "c) computer assisted graphical entry",
            "d) silicon compiler-based design",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 622,
        "Question": "Which method uses high level programming language?",
        "Options": [
            "a) hand-crafted designs",
            "b) computer assisted textual entry",
            "c) computer assisted graphical entry",
            "d) silicon compiler-based design",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 623,
        "Question": "The set of design rules does not give",
        "Options": [
            "a) widths",
            "b) spacing",
            "c) colors",
            "d) overlaps",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 624,
        "Question": "Caltech intermediate form code is a",
        "Options": [
            "a) low-level graphic language",
            "b) low-level textual language",
            "c) high-level graphic language",
            "d) high-level textual language",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 625,
        "Question": "CIF generates code which are",
        "Options": [
            "a) high-level language",
            "b) assembly level language",
            "c) machine readable language",
            "d) very high-level language",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 626,
        "Question": "CIF code is compatible with",
        "Options": [
            "a) low system geometry",
            "b) large system geometry",
            "c) both low and large system geometry",
            "d) medium system geometry",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 627,
        "Question": "Design through CIF is done using",
        "Options": [
            "a) color codes",
            "b) geometric shapes",
            "c) different layer thickness",
            "d) transistors",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 628,
        "Question": "The CIF dimensions are given in the form of",
        "Options": [
            "a) X,Y coordinates",
            "b) lambda form",
            "c) millimeter form",
            "d) alpha form",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 629,
        "Question": "Polygons in CIF are specified in terms of",
        "Options": [
            "a) length",
            "b) width",
            "c) vertices",
            "d) angles",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 630,
        "Question": "Wires are specified in terms of",
        "Options": [
            "a) vertices",
            "b) width",
            "c) angles",
            "d) lengths",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 631,
        "Question": "If vector coordinate is (1,0) it indicates that",
        "Options": [
            "a) length is parallel to y-axis",
            "b) length is parallel to x-axis",
            "c) width is parallel to y-axis",
            "d) width is parallel to x-axis",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 632,
        "Question": "In which layer the geometrical structures exist?",
        "Options": [
            "a) metal",
            "b) silicon",
            "c) silicide",
            "d) diffusion",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 633,
        "Question": "Physical verification tools in design process include",
        "Options": [
            "a) circuit extractors",
            "b) textual entry",
            "c) graphical entry",
            "d) simulation",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 634,
        "Question": "Behavioral tools contain",
        "Options": [
            "a) graphical entry",
            "b) design check",
            "c) performance check",
            "d) simulation",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 635,
        "Question": "Simulators are available for",
        "Options": [
            "a) transistor level logic",
            "b) switch level logic",
            "c) gate level logic",
            "d) design level logic",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 636,
        "Question": "Selection and placement is done using",
        "Options": [
            "a) cursor",
            "b) shapes",
            "c) textual",
            "d) graphical",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 637,
        "Question": "Cursor position is controlled using",
        "Options": [
            "a) mouse",
            "b) bitpad digitizer",
            "c) mouse and bitpad digitizer",
            "d) keyboard",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 638,
        "Question": "CIF code is a ______ layout language.",
        "Options": [
            "a) mask level",
            "b) floor level",
            "c) design level",
            "d) transistor level",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 639,
        "Question": "Which verification capture’s design intent and not physical layout?",
        "Options": [
            "a) mask level layout language",
            "b) transistor level layout language",
            "c) circuit description language",
            "d) switch level layout language",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 640,
        "Question": "The nature of physical layout verification software depends on",
        "Options": [
            "a) absolute design rules",
            "b) fixed layout",
            "c) virtual grid layout",
            "d) all of the mentioned",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 641,
        "Question": "Which is used to interpret physical layout in circuit terms?",
        "Options": [
            "a) circuit converter",
            "b) layout converter",
            "c) circuit extractor",
            "d) layout extractor",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 642,
        "Question": "Simulator converts circuit information to",
        "Options": [
            "a) design plan",
            "b) does verification",
            "c) set of equations",
            "d) floor plan",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 643,
        "Question": "The electrical behaviour of a circuit is given using",
        "Options": [
            "a) design rules",
            "b) floor plan",
            "c) structures and layouts",
            "d) mathematical modelling",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 644,
        "Question": "Which gives the main electrical behaviour of various parts of the circuit?",
        "Options": [
            "a) circuit simulator",
            "b) timing simulator",
            "c) logic level simulator",
            "d) functional simulator",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 645,
        "Question": "Which takes lots of simulating time?",
        "Options": [
            "a) circuit simulator",
            "b) timing simulator",
            "c) logic level simulator",
            "d) functional simulator",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 646,
        "Question": "Timing simulator concentrates on",
        "Options": [
            "a) quiescent nodes",
            "b) active nodes",
            "c) passive nodes",
            "d) electrical nodes",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 647,
        "Question": "The accuracy of simulation depends on accuracy of",
        "Options": [
            "a) fabrication house parameters",
            "b) electrical parameters",
            "c) active parameters",
            "d) functional parameters",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 648,
        "Question": "Which is important during the design phase?",
        "Options": [
            "a) circuit simulator",
            "b) timing simulator",
            "c) logic level simulator",
            "d) functional simulator",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 649,
        "Question": "Run times are _______ to number of devices and nodes.",
        "Options": [
            "a) linearly related",
            "b) inversely related",
            "c) exponentially equal",
            "d) does not relate",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 650,
        "Question": "Improvement of transistor modelling includes",
        "Options": [
            "a) body effect",
            "b) channel length modulation",
            "c) carrier velocity saturation",
            "d) all of the mentioned",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 651,
        "Question": "Channel length modulation is for voltages",
        "Options": [
            "a) exceeding threshold",
            "b) exceeding onset of saturation",
            "c) exceeding power supply",
            "d) exceeding onset of non saturation",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 652,
        "Question": "The charge carriers reach _________ scattering limited velocity before pinch off.",
        "Options": [
            "a) maximum",
            "b) minimum",
            "c) less",
            "d) equal",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 653,
        "Question": "Less current is available from",
        "Options": [
            "a) short channel transistor",
            "b) large channel transistor",
            "c) very large channel transistor",
            "d) does not depend on channel transistor",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 654,
        "Question": "Which can cope up with large sections of layout?",
        "Options": [
            "a) circuit simulator",
            "b) timing simulator",
            "c) logic level simulator",
            "d) functional simulator",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 655,
        "Question": "The circuit should be tested at",
        "Options": [
            "a) design level",
            "b) chip level",
            "c) transistor level",
            "d) switch level",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 656,
        "Question": "______ of the area is dedicated for testability.",
        "Options": [
            "a) 20%",
            "b) 10%",
            "c) 30%",
            "d) 25%",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 657,
        "Question": "Partitioning into subsystems are done at",
        "Options": [
            "a) design stage",
            "b) prototype stage",
            "c) testing stage",
            "d) fabrication stage",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 658,
        "Question": "In prototype testing, the circuits are",
        "Options": [
            "a) open circuited",
            "b) short circuited",
            "c) tested as a whole circuit",
            "d) programmed",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 659,
        "Question": "The number of test vectors for exhaustive testing is calculated by",
        "Options": [
            "a) 2(m+n)",
            "b) 2((m+n)/2)",
            "c) 2(m-n)",
            "d) 22(m+n)",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 660,
        "Question": "After partitioning, number of vectors is given by",
        "Options": [
            "a) 2(m+n)",
            "b) 2((m+n)/2)",
            "c) 2n+ 2m",
            "d) 22(m+n)",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 661,
        "Question": "What are the dominant faults in diffusion layers?",
        "Options": [
            "a) short citcuit faults",
            "b) open circuit faults",
            "c) short and open circuit faults",
            "d) power supply faults",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 662,
        "Question": "Test pattern generation is assisted using",
        "Options": [
            "a) automatic test pattern generator",
            "b) exhaustive pattern generator",
            "c) repeated pattern generator",
            "d) loop pattern generator",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 663,
        "Question": "_____ of faults are easier to detect.",
        "Options": [
            "a) 50%",
            "b) 60%",
            "c) 70%",
            "d) 80%",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 664,
        "Question": "Hot carrier injection causes",
        "Options": [
            "a) threshold voltage shift",
            "b) transconductance degradation",
            "c) threshold voltage shift & transconductance degradation",
            "d) none of the mentioned",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 665,
        "Question": "Oxide breakdown occurs due to",
        "Options": [
            "a) electrostatic charge",
            "b) threshold voltage",
            "c) voltage shift",
            "d) poor input/output pad circuitry",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 666,
        "Question": "Which model is used for pc board testing?",
        "Options": [
            "a) stuck at",
            "b) stuck in",
            "c) stuck on",
            "d) stuck through",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 667,
        "Question": "The input signal combination in exhaustive testing is given as",
        "Options": [
            "a) 2N",
            "b) 21/N",
            "c) 2(M+N)",
            "d) 1/2N",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 668,
        "Question": "Observability is the process of",
        "Options": [
            "a) checking all inputs",
            "b) checking all outputs",
            "c) checking all possible inputs",
            "d) checking errors and performance",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 669,
        "Question": "Exhaustive testing is suitable when N is",
        "Options": [
            "a) small",
            "b) large",
            "c) any value for N",
            "d) very large",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 670,
        "Question": "Test vectors in sensitized path-based testing is generated",
        "Options": [
            "a) before enumerating faults",
            "b) after enumerating faults",
            "c) after designing",
            "d) before designing",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 671,
        "Question": "To propagate the fault along the selected path to primary output, setting _____ is done.",
        "Options": [
            "a) AND to 1",
            "b) OR to 1",
            "c) NOR to 1",
            "d) NAND to 0",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 672,
        "Question": "In consistency/ justification, tracking is done",
        "Options": [
            "a) forward from gate input to primary input",
            "b) backwards from gate input to primary output",
            "c) backwards from gate input to primary input",
            "d) forward from gate output to primary output",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 673,
        "Question": "In D-algorithm, a particular ______ fault is detected by examining the _____ conditions.",
        "Options": [
            "a) internal, output",
            "b) internal, input",
            "c) external, output",
            "d) external, input",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 674,
        "Question": "D-algorithm is based on",
        "Options": [
            "a) existence of one fault machine",
            "b) existence of one good machine",
            "c) existence of one fault and one good machine",
            "d) existence of two fault machines alone",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 675,
        "Question": "In D-algorithm, the discrepancy is driven to _____ and observed and thus detected.",
        "Options": [
            "a) all inputs",
            "b) particular inputs",
            "c) output",
            "d) end of the circuit",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 676,
        "Question": "Sequential circuits are represented as",
        "Options": [
            "a) finite state machine",
            "b) infinite state machine",
            "c) finite synchronous circuit",
            "d) infinite asynchronous circuit",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 677,
        "Question": "Sequential circuit includes",
        "Options": [
            "a) delays",
            "b) feedback",
            "c) delays and feedback from input to output",
            "d) delays and feedback from output to input",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 678,
        "Question": "Which constitutes the test vectors in sequential circuits?",
        "Options": [
            "a) feedback variables",
            "b) delay factors",
            "c) test patterns",
            "d) all input combinations",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 679,
        "Question": "Outputs are functions of",
        "Options": [
            "a) present state",
            "b) previous state",
            "c) next state",
            "d) present and next state",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 680,
        "Question": "Which is the delay elements for clocked system?",
        "Options": [
            "a) AND gates",
            "b) OR gates",
            "c) Flip-flops",
            "d) Multiplexers",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 681,
        "Question": "Which contributes to the necessary delay element?",
        "Options": [
            "a) flip-flops",
            "b) circuit propagation elements",
            "c) negative feedback path",
            "d) shift registers",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 682,
        "Question": "In an OR gate, if A and B are two inputs and there is struck at 1 fault in B path, then output will be",
        "Options": [
            "a) A",
            "b) 0",
            "c) 1",
            "d) B’",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 683,
        "Question": "Iterative test generation method suits for circuits with",
        "Options": [
            "a) no feedback loops",
            "b) few feedback loops",
            "c) more feedback loops",
            "d) negative feedback loops only",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 684,
        "Question": "Which method is very time consuming?",
        "Options": [
            "a) D-algorithm",
            "b) iterative test generation",
            "c) pseudo exhaustive method",
            "d) test generation pattern",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 685,
        "Question": "In this iterative test generation method, sequential logic is",
        "Options": [
            "a) used in the same pattern",
            "b) converted to test logic",
            "c) converted to combinational logic",
            "d) converted to asynchronous logic",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 686,
        "Question": "For a NAND gate, struck-at 1 fault in second input line cannot be detected if",
        "Options": [
            "a) Q is 1",
            "b) Q is 0",
            "c) Q changes from 1 to 0",
            "d) Q changes from 0 to 1",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 687,
        "Question": "Practical guidelines for testability aims at",
        "Options": [
            "a) facilitating test generation",
            "b) facilitating test application",
            "c) avoiding timing problems",
            "d) all of the mentioned",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 688,
        "Question": "When a node is difficult to access",
        "Options": [
            "a) sub nodes are formed",
            "b) internal pads are added",
            "c) external pads are added",
            "d) circuit is sub divided",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 689,
        "Question": "The additional pads are accessed using",
        "Options": [
            "a) probers",
            "b) selectors",
            "c) multiplexers",
            "d) buffers",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 690,
        "Question": "Which provides links between blocks of a circuit?",
        "Options": [
            "a) combiners",
            "b) wires",
            "c) pads",
            "d) nodes",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 691,
        "Question": "To improve controllability and observability ______ is used.",
        "Options": [
            "a) three pads",
            "b) eight transistors",
            "c) three pads and eight transistors",
            "d) four pads and eight transistors",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 692,
        "Question": "The addition of ______ improves the observability.",
        "Options": [
            "a) adders",
            "b) multiplexers",
            "c) multipliers",
            "d) demultiplexers",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 693,
        "Question": "How to reduce test time?",
        "Options": [
            "a) by reducing multiplexers",
            "b) by reducing adders",
            "c) by dividing circuit into subcircuits",
            "d) by using the whole circuit as a single system",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 694,
        "Question": "Test generation effort for n gate circuit is proportional to",
        "Options": [
            "a) n",
            "b) n2",
            "c) n3",
            "d) n2 and n3",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 695,
        "Question": "Patitioning should be made on a",
        "Options": [
            "a) logical basis",
            "b) functional basis",
            "c) time basis",
            "d) structural basis",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 696,
        "Question": "Isolation and control is achieved using",
        "Options": [
            "a) adders",
            "b) buffers",
            "c) multiplexers",
            "d) multipliers",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 697,
        "Question": "_______ is used to start the initial sequence correctly.",
        "Options": [
            "a) preset",
            "b) clear",
            "c) preset and clear",
            "d) clock",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 698,
        "Question": "Preset and clear is used to",
        "Options": [
            "a) initialize only first sequence",
            "b) correct first two sequences",
            "c) correct first and last sequence",
            "d) correct alternative sequences",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 699,
        "Question": "How can over-riding the normal initialization state be achieved?",
        "Options": [
            "a) by adding preset",
            "b) by adding reset",
            "c) by adding gating in initialize control line",
            "d) by adding sourcing in initialize control line",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 700,
        "Question": "Asynchronous logic is driven by",
        "Options": [
            "a) clock",
            "b) gating circuit",
            "c) self-clock",
            "d) self timing",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 701,
        "Question": "Which is better in terms of memory storage?",
        "Options": [
            "a) synchronous circuits",
            "b) asynchronous circuits",
            "c) sequential circuits",
            "d) clocked circuits",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 702,
        "Question": "Which circuits are faster?",
        "Options": [
            "a) synchronous circuits",
            "b) asynchronous circuits",
            "c) sequential circuits",
            "d) clocked circuits",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 703,
        "Question": "Which is more sensitive logic?",
        "Options": [
            "a) synchronous circuits",
            "b) asynchronous circuits",
            "c) sequential circuits",
            "d) clocked circuits",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 704,
        "Question": "Which logic are difficult to design?",
        "Options": [
            "a) synchronous circuits",
            "b) asynchronous circuits",
            "c) sequential circuits",
            "d) clocked circuits",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 705,
        "Question": "Automatic test pattern generators depend on",
        "Options": [
            "a) map design",
            "b) layout design",
            "c) logic domain",
            "d) testing domain",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 706,
        "Question": "Counters are",
        "Options": [
            "a) sequential circuits",
            "b) synchronous circuits",
            "c) asynchronous circuits",
            "d) buffer circuits",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 707,
        "Question": "Wrong readings are recorded due to reset input being",
        "Options": [
            "a) dependent of clock signal",
            "b) independent of clock signal",
            "c) dependent of gate signal",
            "d) independent of gate signal",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 708,
        "Question": "To avoid self resetting, the tester can be over ridden by adding",
        "Options": [
            "a) an AND gate",
            "b) an OR gate",
            "c) an EX-OR gate",
            "d) shift registers",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 709,
        "Question": "The fast rise and fall times give cross-talk problems if",
        "Options": [
            "a) they are in close proximity",
            "b) if they are far away",
            "c) it always gives rise to croo-talk problems",
            "d) does not allow croo-talk problems",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 710,
        "Question": "To route digital signals near analog signals _______ must be done.",
        "Options": [
            "a) balancing",
            "b) shielding digital signals",
            "c) balancing and shielding",
            "d) crossing",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 711,
        "Question": "To access directly another system ______ is done.",
        "Options": [
            "a) skipping",
            "b) alternating",
            "c) by-passing",
            "d) by-setting",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 712,
        "Question": "With partitioning, bypassing is performed using",
        "Options": [
            "a) buffers",
            "b) multiplexers",
            "c) multipliers",
            "d) dividers",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 713,
        "Question": "Bypassing technique works well with",
        "Options": [
            "a) dividers",
            "b) counters",
            "c) RAM",
            "d) all of the mentioned",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 714,
        "Question": "In the bypassing approach, subsystem can be tested",
        "Options": [
            "a) exhaustively",
            "b) pseudo-exhaustively",
            "c) repeatedly",
            "d) selectively",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 715,
        "Question": "The major difficulty in sequential circuit testing is in",
        "Options": [
            "a) determining output",
            "b) determining internal state",
            "c) determining external state",
            "d) determining input combinations",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 716,
        "Question": "The design technique helps in improving",
        "Options": [
            "a) controllability",
            "b) observability",
            "c) controllability and observability",
            "d) overall performance",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 717,
        "Question": "A sequential circuit contains combinational logic and storage elements in",
        "Options": [
            "a) feedback path",
            "b) output node",
            "c) input node",
            "d) non feedback path",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 718,
        "Question": "Storage elements in scan design technique is reconfigured to form",
        "Options": [
            "a) RAM",
            "b) shift registers",
            "c) buffers",
            "d) amplifiers",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 719,
        "Question": "Storage elements used are",
        "Options": [
            "a) D flipflops",
            "b) JK flipflops",
            "c) RS flipflops",
            "d) All of the mentioned",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 720,
        "Question": "The sequential circuit operates in _____ mode/modes of operation.",
        "Options": [
            "a) only one",
            "b) two",
            "c) three",
            "d) four",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 721,
        "Question": "The efficiency of the test pattern generation is improved by",
        "Options": [
            "a) adding buffers",
            "b) adding multipliers",
            "c) partitioning",
            "d) adding power dividers",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 722,
        "Question": "The scan path shift register is verified by",
        "Options": [
            "a) shifting in all zeroes first",
            "b) shifting in all ones first",
            "c) adding all ones",
            "d) adding all zeroes",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 723,
        "Question": "In level sensitive aspect, when an input change occurs, the response in",
        "Options": [
            "a) dependent of components",
            "b) dependent on wiring delays",
            "c) independent of wiring delays",
            "d) independent of input combinations",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 724,
        "Question": "In test mode, storage elements are connected as",
        "Options": [
            "a) parallel shift registers",
            "b) serial shift register",
            "c) combiners",
            "d) buffers",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 725,
        "Question": "Which has more number of I/O pins?",
        "Options": [
            "a) lssd",
            "b) partial scan",
            "c) scan/set",
            "d) random access scan",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 726,
        "Question": "Which method has high over head cost?",
        "Options": [
            "a) lssd",
            "b) partial scan",
            "c) scan/set",
            "d) random access scan",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 727,
        "Question": "The serial shift register is driven using",
        "Options": [
            "a) one over-lapping clock",
            "b) two over-lapping clock",
            "c) one non over-lapping clock",
            "d) two non over-lapping clock",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 728,
        "Question": "Which is used to control the scan path movement?",
        "Options": [
            "a) clock signals",
            "b) input signals",
            "c) output signals",
            "d) delay signals",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 729,
        "Question": "The circuit operation is independent of",
        "Options": [
            "a) rise time",
            "b) fall time",
            "c) propagation delays",
            "d) all of the mentioned",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 730,
        "Question": "Which is not the function of LSSD method?",
        "Options": [
            "a) eliminates hazards",
            "b) eliminates races",
            "c) simplifies fault generation",
            "d) stores the data",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 731,
        "Question": "Boundary scan test is used to test",
        "Options": [
            "a) pins",
            "b) multipliers",
            "c) boards",
            "d) wires",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 732,
        "Question": "The boundary scan path is provided with",
        "Options": [
            "a) serial input pads",
            "b) parallel input pads",
            "c) parallel output pads",
            "d) buffer pads",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 733,
        "Question": "The boundary scan path tests the",
        "Options": [
            "a) input nodes",
            "b) output nodes",
            "c) buffer nodes",
            "d) interconnection points",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 734,
        "Question": "Which occupies a lesser area?",
        "Options": [
            "a) lssd",
            "b) boundary scan test",
            "c) serial scan",
            "d) partial scan",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 735,
        "Question": "The partial scan approach scan",
        "Options": [
            "a) all input node faults",
            "b) all output node faults",
            "c) faults not detected by designer functional vector",
            "d) all faults",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 736,
        "Question": "In scan/set method __________ is used to implement a scan path.",
        "Options": [
            "a) serial registers",
            "b) storage elements",
            "c) parallel registers",
            "d) separate register",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 737,
        "Question": "Built-in self test aims to",
        "Options": [
            "a) reduce test pattern generation cost",
            "b) reduce volume of test data",
            "c) reduce test time",
            "d) all of the mentioned",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 738,
        "Question": "In data compression technique, comparison is done on",
        "Options": [
            "a) test response",
            "b) entire test data",
            "c) data inputs",
            "d) output sequences",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 739,
        "Question": "Signature analysis performs",
        "Options": [
            "a) addition",
            "b) multiplication",
            "c) polynomial division",
            "d) amplifies",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 740,
        "Question": "The signature analysis method can be represented mathematically as",
        "Options": [
            "a) R(x) = P(x) * C(x)",
            "b) R(x) = P(x) / C(x)",
            "c) R(x) = C(x) / P(x)",
            "d) R(x) = C(x) * P(x)",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 741,
        "Question": "In which mode, storage elements are used independently?",
        "Options": [
            "a) normal mode",
            "b) test 1 mode",
            "c) test 2 mode",
            "d) final mode",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 742,
        "Question": "Storage elements are connected as a serial shift register when",
        "Options": [
            "a) B1=B2=1",
            "b) B1=B2=0",
            "c) B1=0, B2=1",
            "d) B1=1, B2=0",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 743,
        "Question": "The circuit is configured as LFSR, when",
        "Options": [
            "a) B1=B2=1",
            "b) B1=B2=0",
            "c) B1=0, B2=1",
            "d) B1=1, B2=0",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 744,
        "Question": "The BILBO is reset, when",
        "Options": [
            "a) B1=B2=1",
            "b) B1=B2=0",
            "c) B1=0, B2=1",
            "d) B1=1, B2=0",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 745,
        "Question": "Self-checking technique consists of",
        "Options": [
            "a) supplying coded input data",
            "b) receiving coded output data",
            "c) supplying all possible input sequence",
            "d) all of the mentioned",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 746,
        "Question": "The type of error in self-checking technique are",
        "Options": [
            "a) simple error",
            "b) unidirectional error",
            "c) multiple error",
            "d) all of the mentioned",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 747,
        "Question": "The parity check detection is done using",
        "Options": [
            "a) OR gate",
            "b) AND gate",
            "c) XOR gate",
            "d) NOR gate",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 748,
        "Question": "Which errors are detected using duplication codes?",
        "Options": [
            "a) single errors",
            "b) unidirectional errors",
            "c) bidirectional errors",
            "d) multiple errors",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 749,
        "Question": "In external feedback LFSR, shift registers and feedback paths are combined using",
        "Options": [
            "a) OR gates",
            "b) AND gates",
            "c) EX-OR gates",
            "d) NAND gates",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 750,
        "Question": "Which uses the highest operating frequency?",
        "Options": [
            "a) internal feedback LFSR",
            "b) external feedback LFSR",
            "c) both internal and external LFSR",
            "d) counters",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 751,
        "Question": "Which method has more uniformity?",
        "Options": [
            "a) internal feedback LFSR",
            "b) external feedback LFSR",
            "c) all of the mentioned",
            "d) none of the mentioned",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 752,
        "Question": "For n-bit LFSR, the longest possible sequence is given by",
        "Options": [
            "a) 2n",
            "b) 2n + 1",
            "c) 2n – 1",
            "d) 1/2n",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 753,
        "Question": "______ determines the position of EX-OR gate with respect to flip-flops.",
        "Options": [
            "a) maximal length sequence",
            "b) value of n",
            "c) number of flip-flops",
            "d) characteristic equation",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 754,
        "Question": "LFSR has ______",
        "Options": [
            "a) EX-OR gates",
            "b) AND gates",
            "c) OR gates",
            "d) EX-OR and AND gates",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 755,
        "Question": "Primitive polynomials are those",
        "Options": [
            "a) which has intial state zero",
            "b) which gives maximal length sequence",
            "c) which does not give maximal length sequence",
            "d) which has AND gate per flip-flop",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 756,
        "Question": "The minimum number of EX-OR gates used is in between",
        "Options": [
            "a) 0 to 2",
            "b) 1 to 3",
            "c) 2 to 5",
            "d) 3 to 7",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 757,
        "Question": "The LFSR takes reasonable time if the n value is",
        "Options": [
            "a) below 50",
            "b) below 100",
            "c) below 10",
            "d) below 25",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 758,
        "Question": "Which is used to initialize the LFSRs?",
        "Options": [
            "a) zeroes",
            "b) ones",
            "c) preset of flip-flop",
            "d) EX-OR gate",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 759,
        "Question": "The beginning and end of the maximal length sequence can be determined using",
        "Options": [
            "a) AND gate",
            "b) NAND gate",
            "c) AND or NAND gate",
            "d) Both AND and NAND gate",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 760,
        "Question": "Preloading different starting value for the LFSR is called as",
        "Options": [
            "a) seeding",
            "b) reseeding",
            "c) deseeding",
            "d) pre-seeding",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 761,
        "Question": "The primitive polynomial has a property according to which the runs of 1s ______ to runs of 0s.",
        "Options": [
            "a) equal",
            "b) greater",
            "c) lesser",
            "d) not related",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 762,
        "Question": "The total number of runs is given mathematically as",
        "Options": [
            "a) 2n",
            "b) 2(n-1)",
            "c) 2(n+1)",
            "d) 2n-1",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 763,
        "Question": "______ of the runs will have a length of 1.",
        "Options": [
            "a) one third",
            "b) one fourth",
            "c) half",
            "d) one eight",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 764,
        "Question": "Which process is used to develop the LFSR method?",
        "Options": [
            "a) random method",
            "b) gaussian method",
            "c) deterministic method",
            "d) bernoulli method",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 765,
        "Question": "Cellular automata produce",
        "Options": [
            "a) exhaustive patterns",
            "b) exhaustive pseudo random patterns",
            "c) random patterns",
            "d) pseudo random patterns",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 766,
        "Question": "In which method the effect of bit shifting is not observed or visible?",
        "Options": [
            "a) internal feedback LFSR",
            "b) external feedback LFSR",
            "c) cellular automata",
            "d) counters",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 767,
        "Question": "The patterns produced using ______ is less random.",
        "Options": [
            "a) LFSR",
            "b) Cellular automata",
            "c) NAND gates",
            "d) Shift registers",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 768,
        "Question": "Which method needs more number of EX-OR gates?",
        "Options": [
            "a) internal feedback LFSR",
            "b) counters",
            "c) external feedback LFSR",
            "d) cellular automata",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 769,
        "Question": "The construction of CA register is based on",
        "Options": [
            "a) logical relationship of flip-flop",
            "b) EX-OR gate",
            "c) primitive polynomial",
            "d) degree of the polynomial",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 770,
        "Question": "The next state for rule 150 is obtained by",
        "Options": [
            "a) x(t)",
            "b) x(t+1)+x(t)+x(t-1)",
            "c) x(t+1)+x(t-1)",
            "d) x(t)+x(t-1)",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 771,
        "Question": "The next state for rule 90 is obtained by",
        "Options": [
            "a) x(t)",
            "b) x(t+1)+x(t)+x(t-1)",
            "c) x(t+1)+x(t-1)",
            "d) x(t)+x(t-1)",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 772,
        "Question": "Which occupies lesser area?",
        "Options": [
            "a) internal feedback LFSR",
            "b) external feedback LFSR",
            "c) null condition CA",
            "d) cyclic boundary CA",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 773,
        "Question": "The maximal length sequence is given by",
        "Options": [
            "a) 2n",
            "b) 2n + 1",
            "c) 2n – 1",
            "d) 2n",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 774,
        "Question": "Which method is used to determine structural defects?",
        "Options": [
            "a) deterministic test pattern",
            "b) algorithmic test pattern",
            "c) random test pattern",
            "d) exhaustive test pattern",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 775,
        "Question": "Which is known as the stored test pattern method?",
        "Options": [
            "a) deterministic test pattern",
            "b) algorithmic test pattern",
            "c) random test pattern",
            "d) exhaustive test pattern",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 776,
        "Question": "Which method uses finite state machine for developing the test pattern?",
        "Options": [
            "a) deterministic test pattern",
            "b) algorithmic test pattern",
            "c) random test pattern",
            "d) exhaustive test pattern",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 777,
        "Question": "A n-bit counter produces ______ number of total input combinations.",
        "Options": [
            "a) 2(n-1) ",
            "b) 2(n+1)",
            "c) 2n",
            "d) 2n",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 778,
        "Question": "Exhaustive test pattern determines",
        "Options": [
            "a) gate level faults",
            "b) logic level faults",
            "c) functional faults",
            "d) structural faults",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 779,
        "Question": "Which is not suitable for circuits having large N values?",
        "Options": [
            "a) exhaustive test pattern method",
            "b) pseudo-exhaustive test pattern method",
            "c) random test pattern method",
            "d) deterministic test pattern method",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 780,
        "Question": "Which method needs fault simulation?",
        "Options": [
            "a) exhaustive test pattern method",
            "b) pseudo-exhaustive test pattern method",
            "c) random test pattern method",
            "d) deterministic test pattern method",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 781,
        "Question": "In which method sequences are repeatable?",
        "Options": [
            "a) exhaustive test pattern method",
            "b) pseudo-exhaustive test pattern method",
            "c) random test pattern method",
            "d) pseudo-random test pattern method",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 782,
        "Question": "Which method is used for external functional testing?",
        "Options": [
            "a) exhaustive test pattern method",
            "b) pseudo-exhaustive test pattern method",
            "c) random test pattern method",
            "d) pseudo-random test pattern method",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 783,
        "Question": "How many test patterns are required to test the circuit using counters?",
        "Options": [
            "a) 2n",
            "b) 2(n-1)",
            "c) 2n – 1",
            "d) 2n + 1",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 784,
        "Question": "The desired N value for counters is",
        "Options": [
            "a) less than 50",
            "b) less than 10",
            "c) less than 25",
            "d) less than 70",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 785,
        "Question": "The least significant bit toggles for",
        "Options": [
            "a) every clock cycle",
            "b) every alternate clock cycle",
            "c) every two clock cycles",
            "d) every four clock cycles",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 786,
        "Question": "Finite state machines are used for",
        "Options": [
            "a) deterministic test patterns",
            "b) algorithmic test patterns",
            "c) random test patterns",
            "d) pseudo random test patterns",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 787,
        "Question": "In finite state machine the data in and data out are",
        "Options": [
            "a) in same ports",
            "b) different ports",
            "c) same register",
            "d) different register",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 788,
        "Question": "_______ is used to control the read and write operations.",
        "Options": [
            "a) active low synchronous reset",
            "b) active high synchronous reset",
            "c) active low synchronous preset",
            "d) active high synchronous preset",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 789,
        "Question": "Fault coverage is ______ in finite state machines.",
        "Options": [
            "a) less",
            "b) more",
            "c) equal",
            "d) none of the mentioned",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 790,
        "Question": "Which exhibits low fault coverage?",
        "Options": [
            "a) random test pattern",
            "b) pseudo random test pattern",
            "c) deterministic test pattern",
            "d) algorithmic test pattern",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 791,
        "Question": "Large AND function will produce _______ infrequently.",
        "Options": [
            "a) logic 0",
            "b) logic 0 and logic 1",
            "c) logic 1",
            "d) neither logic 0 or 1",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 792,
        "Question": "The circuit which incorporates _______ can be tested with weighted pseudo-random test pattern.",
        "Options": [
            "a) preset",
            "b) reset",
            "c) clear",
            "d) break",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 793,
        "Question": "Circuits with global reset have fault coverage in the range of",
        "Options": [
            "a) 5% to 10%",
            "b) 11% to 15%",
            "c) 15% to 20%",
            "d) 6% to 8%",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 794,
        "Question": "The probability of given bit in LFSR being logic 0 is",
        "Options": [
            "a) 0",
            "b) 1",
            "c) 0.25",
            "d) 0.5",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 795,
        "Question": "Initialization of the test pattern generator to all 1’s generate",
        "Options": [
            "a) global reset",
            "b) clear",
            "c) toggle",
            "d) buffer",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 796,
        "Question": "Reset signal weight is given as",
        "Options": [
            "a) 2m",
            "b) 2(-m)",
            "c) 2m",
            "d) 2(-m)",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 797,
        "Question": "The sequential depth is the number of",
        "Options": [
            "a) OR gates",
            "b) AND gates",
            "c) flip flops",
            "d) EX-OR gates",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 798,
        "Question": "Which method has more area overhead?",
        "Options": [
            "a) random test pattern",
            "b) pseudo random test pattern",
            "c) algorithmic test pattern",
            "d) deterministic test pattern",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 799,
        "Question": "The pseudo-random testing has",
        "Options": [
            "a) high cost",
            "b) less development time",
            "c) low cost but more testing time",
            "d) low cost and less testing time",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 800,
        "Question": "In pseudo-random testing, the test length should be ________ the exhaustive test.",
        "Options": [
            "a) lesser than",
            "b) greater than",
            "c) more than",
            "d) none of the mentioned",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 801,
        "Question": "Pseudo-random testing method involves",
        "Options": [
            "a) homogeneous bernoulli process",
            "b) non homogeneous bernoulli process",
            "c) repeatable bernoulli process",
            "d) non repeatable bernoulli process",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 802,
        "Question": "Which method is more accurate?",
        "Options": [
            "a) pseudo-random testing",
            "b) random testing",
            "c) LFSR",
            "d) cellular automata",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 803,
        "Question": "The fault coverage in a pseudo random test is determined using",
        "Options": [
            "a) fault detection",
            "b) fault removal",
            "c) fault simulation",
            "d) fault distribution",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 804,
        "Question": "Faults causing largest loss of coverage is those with",
        "Options": [
            "a) smallest detectability",
            "b) largest detectability",
            "c) all of the mentioned",
            "d) none of the mentioned",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 805,
        "Question": "With a test sequence of length zero, fault coverage is",
        "Options": [
            "a) maximum",
            "b) 1",
            "c) 0",
            "d) cannot be determined",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 806,
        "Question": "Upper bound fault is the fault with detectability",
        "Options": [
            "a) 0",
            "b) 1",
            "c) maximum",
            "d) minimum",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 807,
        "Question": "The test pattern generator which uses a shift register along with LFSR is of __________ bits.",
        "Options": [
            "a) N",
            "b) M",
            "c) N+M",
            "d) N*M",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 808,
        "Question": "The N+M bit test pattern generator has __________ different patterns produced.",
        "Options": [
            "a) 2(N+M)",
            "b) 2N+M",
            "c) 2NM",
            "d) 2M+N",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 809,
        "Question": "Which property can prevent high fault coverage?",
        "Options": [
            "a) fault limit",
            "b) clock fault",
            "c) linear interloading",
            "d) linear dependencies",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 810,
        "Question": "__________ are used along with flip-flops to build accumulators.",
        "Options": [
            "a) adders",
            "b) multipliers",
            "c) buffers",
            "d) AND gates",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 811,
        "Question": "What is the desirable constant value to be used with the initial values?",
        "Options": [
            "a) 0",
            "b) 1",
            "c) N",
            "d) M",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 812,
        "Question": "Which can be used to check the working of accumulator?",
        "Options": [
            "a) adder",
            "b) shifter",
            "c) multiplier",
            "d) counter",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 813,
        "Question": "Test patterns produced by ________ have both high and least toggle rates.",
        "Options": [
            "a) random pattern generator",
            "b) counters",
            "c) LFSR",
            "d) CA",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 814,
        "Question": "Which method does not have carry out?",
        "Options": [
            "a) LFSR",
            "b) CA",
            "c) Counters",
            "d) Random sequence generator",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 815,
        "Question": "Which method is easiest to test?",
        "Options": [
            "a) LFSR",
            "b) Counter",
            "c) CA",
            "d) Weighted LFSR",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 816,
        "Question": "Which requires more number of cycles for 100% fault coverage?",
        "Options": [
            "a) internal feedback LFSR",
            "b) external feedback LFSR",
            "c) weighted LFSR",
            "d) ca",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 817,
        "Question": "The detectability profile can be determined using",
        "Options": [
            "a) D algorithm",
            "b) Cellular automata",
            "c) LFSR",
            "d) Random testing",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 818,
        "Question": "The automatic test pattern generator method has ________ phases.",
        "Options": [
            "a) two",
            "b) three",
            "c) four",
            "d) five",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 819,
        "Question": "Faults which produce same faulty behaviour are known as",
        "Options": [
            "a) similar faults",
            "b) equivalent faults",
            "c) correlative faults",
            "d) ambiguous faults",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 820,
        "Question": "The process of removing equivalent faults is called as",
        "Options": [
            "a) equivalent removing",
            "b) bulk damaging",
            "c) fault collapsing",
            "d) fault reduction",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 821,
        "Question": "‘n’ signal lines can potentially have _____ stuck-at faults.",
        "Options": [
            "a) n2",
            "b) 2n",
            "c) n",
            "d) n/2",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 822,
        "Question": "The stuck-at model is a _____ fault model.",
        "Options": [
            "a) recurring",
            "b) equivalent",
            "c) simple",
            "d) logical",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 823,
        "Question": "Stuck-at fault is an example of ______ fault model.",
        "Options": [
            "a) transient",
            "b) permanent",
            "c) intermittent",
            "d) simple",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 824,
        "Question": "The _________ between two signal is called as bridging fault.",
        "Options": [
            "a) open circuit",
            "b) break",
            "c) connection",
            "d) short circuit",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 825,
        "Question": "The sum of all propagation delays along a single path is given as",
        "Options": [
            "a) gate delay fault",
            "b) transition fault",
            "c) path delay fault",
            "d) propagation fault",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 826,
        "Question": "Which method is more complex?",
        "Options": [
            "a) stuck at fault",
            "b) CA",
            "c) combinational ATPG",
            "d) sequential ATPG",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 827,
        "Question": "Which are processing faults?",
        "Options": [
            "a) missing contact window",
            "b) parasitic transistor",
            "c) oxide breakdown",
            "d) all of the mentioned",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 828,
        "Question": "Electromigration is a",
        "Options": [
            "a) processing fault",
            "b) material defects",
            "c) time dependent failure",
            "d) packaging fault",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 829,
        "Question": "Which relation is correct?",
        "Options": [
            "a) failure – error – fault",
            "b) fault – error – failure",
            "c) error – fault – failure",
            "d) error – failure – fault",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 830,
        "Question": "For a circuit with k lines __________ single stuck-at fault is possible.",
        "Options": [
            "a) k",
            "b) 2k",
            "c) k/2",
            "d) k2",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 831,
        "Question": "For a n signal lines circuit _____________ bridging faults are possible.",
        "Options": [
            "a) n",
            "b) 2n",
            "c) n2",
            "d) n/2",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 832,
        "Question": "IDDQ fault occurs when there is",
        "Options": [
            "a) increased voltage",
            "b) increased quiescent current",
            "c) increased power supply",
            "d) increased discharge",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 833,
        "Question": "Which fault causes output floating?",
        "Options": [
            "a) stuck-open",
            "b) stuck-at",
            "c) stuck-on",
            "d) IDDQ",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 834,
        "Question": "Data retention time comes under __________ fault.",
        "Options": [
            "a) functional fault",
            "b) memory fault",
            "c) parametric fault",
            "d) structural fault",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 835,
        "Question": "In PLA, missing cross point in OR-array leads to",
        "Options": [
            "a) OR fault",
            "b) growth fault",
            "c) missing fault",
            "d) disappearance fault",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 836,
        "Question": "In PLA, extra crosspoint in AND-array leads to",
        "Options": [
            "a) OR fault",
            "b) growth fault",
            "c) missing fault",
            "d) disappearance fault",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 837,
        "Question": "The number of paths ___________ with number of gates.",
        "Options": [
            "a) increases exponentially",
            "b) decreases exponentially",
            "c) remains the same",
            "d) increases rapidly",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 838,
        "Question": "The quality of the test set is measured by",
        "Options": [
            "a) fault margin",
            "b) fault detection",
            "c) fault correction",
            "d) fault coverage",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 839,
        "Question": "Design for testability is considered in production for chips because:",
        "Options": [
            "a) Manufactured chips are faulty and are required to be tested",
            "b) The design of chips are required to be tested",
            "c) Many chips are required to be tested within short interval of time which yields timely delivery for the customers",
            "d) All of the mentioned",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 840,
        "Question": "The functions performed during chip testing are:",
        "Options": [
            "a) Detect faults in fabrication",
            "b) Detect faults in design",
            "c) Failures in functionality",
            "d) All of the mentioned",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 841,
        "Question": "ATPG stands for:",
        "Options": [
            "a) Attenuated Transverse wave Pattern Generation",
            "b) Automatic Test Pattern Generator",
            "c) Aligned Test Parity Generator",
            "d) None of the mentioned",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 842,
        "Question": "Delay fault is considered as:",
        "Options": [
            "a) Electrical fault",
            "b) Logical fault",
            "c) Physical defect",
            "d) None of the Mentioned",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 843,
        "Question": "A metallic blob present between drain and the ground of the n-MOSFET inverter acts as:",
        "Options": [
            "a) Physical defect",
            "b) Logical fault as output is stuck on 0",
            "c) Electrical fault as resistor short",
            "d) All of the mentioned",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 844,
        "Question": "High resistance short present between drain and ground of n-MOSFET inverter acts as:",
        "Options": [
            "a) Pull up delay error",
            "b) Logical fault as output is stuck at 1",
            "c) Electrical fault as transistor stuck on",
            "d) All of the mentioned",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 845,
        "Question": "The fault simulation detects faults by:",
        "Options": [
            "a) Test generation",
            "b) Construction of fault Dictionaries",
            "c) Design analysis under faults",
            "d) All of the mentioned",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 846,
        "Question": "The ease with which the controller establishes specific signal value at each node by setting input values is known as:",
        "Options": [
            "a) Testability",
            "b) Observability",
            "c) Controllability",
            "d) Manufacturability",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 847,
        "Question": "The ease with which the controller determines signal value at any node by setting input values is known as:",
        "Options": [
            "a) Testability",
            "b) Observability",
            "c) Controllability",
            "d) Manufacturability",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 848,
        "Question": "The poor controllability circuits are:",
        "Options": [
            "a) Decoders",
            "b) Clock generators",
            "c) Circuits with feedback",
            "d) All of the mentioned",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 849,
        "Question": "The circuits with poor observability are:",
        "Options": [
            "a) ROM",
            "b) PLA",
            "c) Sequential circuits with long feedback loops",
            "d) All of the mentioned",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 850,
        "Question": "Large number of input vectors are used to set a particular node (1) or (0), to propagate an error at the node to output makes the circuit low on:",
        "Options": [
            "a) Testability",
            "b) Observability",
            "c) Controllability",
            "d) All of the mentioned",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 851,
        "Question": "Divide and Conquer approach to large and complex circuits for testing is found in:",
        "Options": [
            "a) Partition and Mux Technique",
            "b) Simplified automatic test pattern generation technique",
            "c) Scan based technique",
            "d) All of the mentioned",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 852,
        "Question": "LSSD stands for:",
        "Options": [
            "a) Linear system synchronous detection",
            "b) Level sensitive system detection",
            "c) Level sensitive scan design",
            "d) Level sensitive scan detection",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 853,
        "Question": "Submicron CMOS technology is",
        "Options": [
            "a) faster",
            "b) slower",
            "c) large",
            "d) slow and large",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 854,
        "Question": "In CMOS devices, which has slower performance?",
        "Options": [
            "a) n-transistor",
            "b) p-transistor",
            "c) all of the mentioned",
            "d) none of the mentioned",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 855,
        "Question": "As the channel length is scaled down, influence of mobility",
        "Options": [
            "a) increases",
            "b) decreases",
            "c) remains the same",
            "d) does not affect",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 856,
        "Question": "Current drive is ______ to mobility.",
        "Options": [
            "a) directly proportional",
            "b) inversely proportional",
            "c) logarithmically proportional",
            "d) exponentially proportional",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 857,
        "Question": "When velocity saturation occurs, Idsat is ______ to Vsat.",
        "Options": [
            "a) inversely proportional",
            "b) directly proportional",
            "c) logarithmically proportional",
            "d) not related",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 858,
        "Question": "Current is dependent on ________ when saturation velocity occurs.",
        "Options": [
            "a) mobility",
            "b) channel length",
            "c) saturation velocity",
            "d) transconductance",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 859,
        "Question": "Transconductance is independent of",
        "Options": [
            "a) channel width",
            "b) channel length",
            "c) material",
            "d) channel depth",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 860,
        "Question": "Velocity saturation occurs at",
        "Options": [
            "a) lower electric field strength in n-devices",
            "b) higher electric field strength",
            "c) intermittent electric field strength",
            "d) lower electric field strength in p-devices",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 861,
        "Question": "When dimensions are scaled down ______ tends to a constant value.",
        "Options": [
            "a) current drive from p-transistors",
            "b) current drive from n-transistors",
            "c) voltage drive from p-transistors",
            "d) voltage drive from n-transistors",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 862,
        "Question": "At ______ length, the holes start to run into velocity saturation.",
        "Options": [
            "a) shorter",
            "b) larger",
            "c) all of the mentioned",
            "d) none of the mentioned",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 863,
        "Question": "______ technology is used to provide for faster devices.",
        "Options": [
            "a) silicon based FET technology",
            "b) silicon based MOS technology",
            "c) gallium arsenide based MOS technology",
            "d) gallium arsenide based VLSI technology",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 864,
        "Question": "________ is used with silicon to satisfy the need for very high speed integrated technology.",
        "Options": [
            "a) gallium oxide",
            "b) gallium arsenide",
            "c) silicon dioxide",
            "d) aluminium",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 865,
        "Question": "Gallium arsenide has _______ electron mobility.",
        "Options": [
            "a) high speed",
            "b) low speed",
            "c) smaller",
            "d) larger",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 866,
        "Question": "Which technology has semi-insulating substrate?",
        "Options": [
            "a) silicon",
            "b) silicon nitride",
            "c) gallium oxide",
            "d) gallium arsenide",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 867,
        "Question": "Gallium is produced as a byproduct of",
        "Options": [
            "a) aluminium production process",
            "b) sulphur production process",
            "c) nitrogen production process",
            "d) oxygen production process",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 868,
        "Question": "Arsenic is produced from",
        "Options": [
            "a) AsS3",
            "b) As2S3",
            "c) As2S",
            "d) As2S3 or As2S4",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 869,
        "Question": "The first process involved in the production of arsenic is",
        "Options": [
            "a) reduction",
            "b) oxidation",
            "c) combination",
            "d) diffusion",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 870,
        "Question": "Gallium has a",
        "Options": [
            "a) positively charged nucleus +31",
            "b) positively charged nucleus +33",
            "c) negatively charged nucleus -31",
            "d) negatively charged nucleus -33",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 871,
        "Question": "Energy level of electrons are dictated by",
        "Options": [
            "a) electron’s charges",
            "b) electron’s momentum",
            "c) electron’s mass",
            "d) electron’s weight",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 872,
        "Question": "Which are more stronger?",
        "Options": [
            "a) outer orbit electrons",
            "b) outer orbit protons",
            "c) inner orbit electrons",
            "d) inner orbit protons",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 873,
        "Question": "Gallium arsenide is made up of",
        "Options": [
            "a) single element",
            "b) compound of two elements",
            "c) compound of three elements",
            "d) compound of four elements",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 874,
        "Question": "Gallium has ______ valence electrons.",
        "Options": [
            "a) two",
            "b) three",
            "c) four",
            "d) five",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 875,
        "Question": "Gallium arsenide is a",
        "Options": [
            "a) binary semiconductor",
            "b) trinary semiconductor",
            "c) ternary semiconductor",
            "d) unary semiconductor",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 876,
        "Question": "The behaviour of the switching element is decided by",
        "Options": [
            "a) selection of impurity",
            "b) concentration density",
            "c) selection of impurity & concentration density",
            "d) none of the mentioned",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 877,
        "Question": "______ elements can act as either donors or acceptors.",
        "Options": [
            "a) group II",
            "b) group III",
            "c) group IV",
            "d) group V",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 878,
        "Question": "Which element is smaller?",
        "Options": [
            "a) arsenic",
            "b) gallium",
            "c) silicon",
            "d) aluminium",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 879,
        "Question": "______ is used as the dopant for the formation of n-type material.",
        "Options": [
            "a) aluminum",
            "b) arsenic",
            "c) silicon",
            "d) gallium",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 880,
        "Question": "Increase in positive charge ___________ the effective nuclear charge.",
        "Options": [
            "a) increases",
            "b) decreases",
            "c) exponentially increases",
            "d) does not affect",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 881,
        "Question": "___________ is used for the formation of p-type material.",
        "Options": [
            "a) beryllium",
            "b) magnesium",
            "c) beryllium and magnesium",
            "d) aluminium",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 882,
        "Question": "Which is the lightest p-type dopant?",
        "Options": [
            "a) beryllium",
            "b) magnesium",
            "c) silicon",
            "d) arsenic",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 883,
        "Question": "_______ influences the properties of GaAs field affect transistor.",
        "Options": [
            "a) length dependency",
            "b) structural dependency",
            "c) material dependency",
            "d) orientation dependency",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 884,
        "Question": "The ion is steered ________ of the lattice.",
        "Options": [
            "a) up the open directions",
            "b) down the open directions",
            "c) up the closed directions",
            "d) down the closed directions",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 885,
        "Question": "If equivalent direction is not used ______ will be increased.",
        "Options": [
            "a) ion concentration",
            "b) steering angle",
            "c) area coverage",
            "d) depth distribution",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 886,
        "Question": "Electrons become hot in gallium arsenide when the energy of",
        "Options": [
            "a) lower valley electrons decreases",
            "b) lower valley electrons rises",
            "c) higher valley electrons decreases",
            "d) higher valley electrons rises",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 887,
        "Question": "When electrons become hot, drift velocity",
        "Options": [
            "a) increases",
            "b) decreases",
            "c) remains the same",
            "d) does not depend on drift velocity",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 888,
        "Question": "______ is a direct gap material with valence bond maximum.",
        "Options": [
            "a) silicon",
            "b) gallium oxide",
            "c) gallium arsenide",
            "d) silicon arsenide",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 889,
        "Question": "Narrow valleys correspond to",
        "Options": [
            "a) electrons with lower mass state",
            "b) protons with lower mass state",
            "c) electrons with higher mass state",
            "d) protons with higher mass state",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 890,
        "Question": "The curvature of ___________ determines the effective mass of electrons.",
        "Options": [
            "a) energy versus concentration",
            "b) energy versus mass",
            "c) energy versus momentum",
            "d) energy versus structural design",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 891,
        "Question": "Conduction band minimum occurs at",
        "Options": [
            "a) low momentum",
            "b) high momentum",
            "c) all of the mentioned",
            "d) none of the mentioned",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 892,
        "Question": "Mobility depends on",
        "Options": [
            "a) concentration of impurity",
            "b) temperature",
            "c) electron efficient mass",
            "d) all of the mentioned",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 893,
        "Question": "The effective mass of GaAs is _________ than the mass of a free electron.",
        "Options": [
            "a) 0.67 times greater",
            "b) 0.67 times lesser",
            "c) 0.067 times greater",
            "d) 0.067 times lesser",
            ""
        ],
        "Answer": "Answer:c"
    },
    {
        "id": 894,
        "Question": "Electrons travels faster in",
        "Options": [
            "a) silicon",
            "b) gallium arsenide",
            "c) aluminium",
            "d) silicon oxide",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 895,
        "Question": "The probability of photon emission has energy which is _______ the band gap.",
        "Options": [
            "a) greater than",
            "b) lesser than",
            "c) equal to",
            "d) does not depend on",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 896,
        "Question": "As the applied field increases",
        "Options": [
            "a) drift velocity increases",
            "b) energy decreases",
            "c) drift velocity remains constant",
            "d) energy remains constant",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 897,
        "Question": "Saturation velocity is attained when",
        "Options": [
            "a) energy gained is greater than energy lost",
            "b) energy lost is greater than energy gained",
            "c) energy gained equals energy lost",
            "d) energy is fully drained",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 898,
        "Question": "The GaAs fabrication has _________ gate geometry.",
        "Options": [
            "a) less than one micron",
            "b) less than two micron",
            "c) more than one micron",
            "d) more than two micron",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 899,
        "Question": "The GaAs structure has upto _______ metal.",
        "Options": [
            "a) two-layer",
            "b) three-layer",
            "c) four-layer",
            "d) one-layer",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 900,
        "Question": "Electron mobility of gallium arsenide is _______ that of silicon.",
        "Options": [
            "a) greater than",
            "b) lesser than",
            "c) same as",
            "d) does not depend on",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 901,
        "Question": "Saturated drift velocity of gallium is _______ to that of silicon.",
        "Options": [
            "a) greater",
            "b) lesser",
            "c) approximately same",
            "d) does not depend on",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 902,
        "Question": "Larger energy bandgap _____ parasitic capacitances.",
        "Options": [
            "a) increases",
            "b) decreases",
            "c) maintains constant",
            "d) does not affect",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 903,
        "Question": "In gallium arsenide, radiation resistance is",
        "Options": [
            "a) stronger",
            "b) weaker",
            "c) absent",
            "d) very weak",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 904,
        "Question": "_______ can be used as light emitters.",
        "Options": [
            "a) forward biased pn junction",
            "b) reverse biased pn junction",
            "c) forward biased pnp junction",
            "d) reverse biased pnp junction",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 905,
        "Question": "In GaAs __________ has more intrinsic mobility.",
        "Options": [
            "a) electron",
            "b) holes",
            "c) proton",
            "d) neutron",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 906,
        "Question": "Which has greater intrinsic resistivity?",
        "Options": [
            "a) silicon",
            "b) gallium arsenide",
            "c) gallium",
            "d) silicon and gallium",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 907,
        "Question": "Which has low breakdown field?",
        "Options": [
            "a) silicon",
            "b) GaAs",
            "c) gallium",
            "d) silicon and gallium",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 908,
        "Question": "Which has greater effective electron mass?",
        "Options": [
            "a) silicon",
            "b) GaAs",
            "c) free electron",
            "d) gallium",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 909,
        "Question": "Which has low power dissipation?",
        "Options": [
            "a) CMOS",
            "b) bipolar",
            "c) GaAs",
            "d) NMOS",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 910,
        "Question": "Which device has low input impedance?",
        "Options": [
            "a) CMOS",
            "b) bipolar",
            "c) GaAs",
            "d) NMOS",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 911,
        "Question": "Which device has low noise margin?",
        "Options": [
            "a) CMOS",
            "b) bipolar",
            "c) GaAs",
            "d) NMOS",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 912,
        "Question": "______ has high packing density.",
        "Options": [
            "a) CMOS",
            "b) bipolar",
            "c) GaAs",
            "d) CMOS and GaAs",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 913,
        "Question": "Which has low delay sensitivity to load?",
        "Options": [
            "a) CMOS",
            "b) bipolar",
            "c) GaAs",
            "d) CMOS and GaAs",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 914,
        "Question": "Which is direct band-gap semiconductor?",
        "Options": [
            "a) CMOS",
            "b) bipolar",
            "c) GaAs",
            "d) bipolar and GaAs",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 915,
        "Question": "Factors significant in high speed semiconductors are",
        "Options": [
            "a) carrier mobility",
            "b) carrier saturation velocity",
            "c) existence of semi-insulating substrate",
            "d) all of the mentioned",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 916,
        "Question": "Second generation gallium arsenide device are",
        "Options": [
            "a) high electron mobility transistor",
            "b) heterojunction bipolar transistor",
            "c) high electron mobility & heterojunction bipolar transistors",
            "d) none of the mentioned",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 917,
        "Question": "Switching delays of GaAs is in the range of",
        "Options": [
            "a) 40-50",
            "b) 20-30",
            "c) 100-120",
            "d) 70-80",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 918,
        "Question": "Which device has very high speed?",
        "Options": [
            "a) CMOS",
            "b) FET",
            "c) GaAs",
            "d) MESFET",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 919,
        "Question": "Which has high output drive?",
        "Options": [
            "a) Bipolar",
            "b) CMOS",
            "c) FET",
            "d) pnp",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 920,
        "Question": "In bipolar device, the relationship of gm and Vin can be described as",
        "Options": [
            "a) directly related",
            "b) exponentially related",
            "c) inversely related",
            "d) logarithmically related",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 921,
        "Question": "Which is unidirectional device?",
        "Options": [
            "a) Bipolar",
            "b) CMOS",
            "c) FET",
            "d) pnp",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 922,
        "Question": "The gallium arsenide field effect transistor is ________ majority carrier device.",
        "Options": [
            "a) bulk current insulation",
            "b) bulk current conduction",
            "c) bulk voltage insulation",
            "d) bulk voltage conduction",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 923,
        "Question": "Method used for fabrication of GaAs FET is",
        "Options": [
            "a) ion implantation",
            "b) disposition",
            "c) diffusion",
            "d) conduction",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 924,
        "Question": "How many masking stages does fabrication of GaAs FET require?",
        "Options": [
            "a) five",
            "b) four",
            "c) ten",
            "d) eight",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 925,
        "Question": "Which region is heavily doped?",
        "Options": [
            "a) drain",
            "b) gate",
            "c) n-region",
            "d) p-region",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 926,
        "Question": "Which MOSFET contains Schottky diode?",
        "Options": [
            "a) GaAs",
            "b) Ga",
            "c) Si",
            "d) SiO2",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 927,
        "Question": "D type and E type MESFETs operates by ________ of existing doped channel.",
        "Options": [
            "a) depletion",
            "b) enhancement",
            "c) e type MESFET",
            "d) d type MESFET",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 928,
        "Question": "Which is ON device?",
        "Options": [
            "a) e type MESFET",
            "b) d type MESFET",
            "c) depletion",
            "d) enhancement",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 929,
        "Question": "The threshold voltage cannot be determined using",
        "Options": [
            "a) concentration density",
            "b) channel thickness",
            "c) implanted impurity",
            "d) channel depth",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 930,
        "Question": "A highly doped thick channel exhibits _______ threshold voltage.",
        "Options": [
            "a) smaller negative",
            "b) smaller positive",
            "c) larger negative",
            "d) larger positive",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 931,
        "Question": "The MESFET has maximum",
        "Options": [
            "a) gate to drain voltage",
            "b) gate to source voltage",
            "c) source voltage",
            "d) drain voltage",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 932,
        "Question": "Schottky barrier is created due to the difference in",
        "Options": [
            "a) voltages",
            "b) thickness",
            "c) work function",
            "d) density",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 933,
        "Question": "As the separation between metal-semiconductor surface is reduced, induction charge",
        "Options": [
            "a) increases",
            "b) decreases",
            "c) remains constant",
            "d) is not affected",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 934,
        "Question": "In MESFET for gate _____ junction is used.",
        "Options": [
            "a) pnp junction",
            "b) npn junction",
            "c) schottky junction",
            "d) n junction",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 935,
        "Question": "MESFET is constructed in",
        "Options": [
            "a) SiC",
            "b) InP",
            "c) GaAs",
            "d) All of the mentioned",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 936,
        "Question": "Gallium arsenide crystals are grown from",
        "Options": [
            "a) boron oxide",
            "b) silicon oxide",
            "c) silicon nitride",
            "d) boron nitride",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 937,
        "Question": "Which devices are fabricated using planar process?",
        "Options": [
            "a) enhancement mode MESFET",
            "b) depletion mode MESFET",
            "c) enhancement mode MOSFET",
            "d) depletion mode MOSFET",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 938,
        "Question": "Threshold voltage can be varied by",
        "Options": [
            "a) varying impurity concentration",
            "b) varying doping level",
            "c) varying channel length",
            "d) varying source voltage",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 939,
        "Question": "Stable native oxide was produced by",
        "Options": [
            "a) oxidation of silicon",
            "b) oxidation of gallium",
            "c) oxidation of boron",
            "d) oxidation of aluminium",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 940,
        "Question": "In GaAs technology, deposited dielectric films brings about",
        "Options": [
            "a) passivation",
            "b) combination",
            "c) decomposition",
            "d) diffusion",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 941,
        "Question": "Formation of n-active layer is achieved by",
        "Options": [
            "a) indirent ion implantation",
            "b) direct ion implantation",
            "c) liquifying",
            "d) wafering",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 942,
        "Question": "Implantation of ________ is done for the formation of source and drain.",
        "Options": [
            "a) n- layer",
            "b) n+ layer",
            "c) p- layer",
            "d) p+ layer",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 943,
        "Question": "The channel resistance is high for",
        "Options": [
            "a) source contact",
            "b) drain contact",
            "c) gate contact",
            "d) source and drain contacts",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 944,
        "Question": "Stress at the interface cannot arise from",
        "Options": [
            "a) lattice mismatch",
            "b) intrinsic stress",
            "c) thermal mismatch",
            "d) pressure mismatch",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 945,
        "Question": "Which has the greatest mismatch?",
        "Options": [
            "a) Si",
            "b) Ga",
            "c) GaAs",
            "d) SiO2",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 946,
        "Question": "Which was employed as the first level capping material?",
        "Options": [
            "a) SiO2",
            "b) SiO",
            "c) Si3N4",
            "d) Si2N4",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 947,
        "Question": "The ohmic contacts are deposited by",
        "Options": [
            "a) decomposition",
            "b) evaporation",
            "c) deposition",
            "d) mixing",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 948,
        "Question": "Which has high parasitic gate resistance?",
        "Options": [
            "a) platinum",
            "b) gold",
            "c) titanium",
            "d) aluminium",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 949,
        "Question": "Which is used as the top layer?",
        "Options": [
            "a) gold",
            "b) platinum",
            "c) titanium",
            "d) tungsten",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 950,
        "Question": "Deposition rate is given as",
        "Options": [
            "a) width per unit time",
            "b) thickness per unit time",
            "c) sputtering rate per unit time",
            "d) depositing rate per unit time",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 951,
        "Question": "Plasma-enhanced chemical vapour deposition process is used for fabrication of",
        "Options": [
            "a) conducting films",
            "b) insulating films",
            "c) conducting & insulating films",
            "d) none of the mentioned",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 952,
        "Question": "Which method uses plasma excitation?",
        "Options": [
            "a) PECVD",
            "b) low pressure CVD",
            "c) high pressure CVD",
            "d) sputtering",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 953,
        "Question": "Which causes degradation of transconductance?",
        "Options": [
            "a) low source resistance",
            "b) high source resistance",
            "c) low drain resistance",
            "d) high drain resistance",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 954,
        "Question": "Cuts are not needed for",
        "Options": [
            "a) ohmic contacts",
            "b) schottky barriers",
            "c) interconnect metallizations",
            "d) joining two layers",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 955,
        "Question": "Which is the less costly material that can be used for first-level metal?",
        "Options": [
            "a) gold",
            "b) platinum",
            "c) aluminium",
            "d) titanium",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 956,
        "Question": "________ is controlled by varying ion flux and velocity.",
        "Options": [
            "a) doping density",
            "b) doping thickness",
            "c) doping rate",
            "d) doping material",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 957,
        "Question": "The extent of damage to crystal depends on",
        "Options": [
            "a) target mass",
            "b) mass of the implanted ion",
            "c) dose",
            "d) all of the mentioned",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 958,
        "Question": "Which has a lightly doped channel?",
        "Options": [
            "a) E-MOSFET",
            "b) D-MOSFET",
            "c) E-JFET",
            "d) CE-JFET",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 959,
        "Question": "To begin conduction, E-MOSFET requires",
        "Options": [
            "a) negative gate voltage",
            "b) positive gate voltage",
            "c) negative drain voltage",
            "d) positive drain voltage",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 960,
        "Question": "Wafer preparation takes place in",
        "Options": [
            "a) first-level metal phase",
            "b) second-level metal phase",
            "c) encapsulation phase",
            "d) ion implantation phase",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 961,
        "Question": "Steps involved in ion implantation phase is",
        "Options": [
            "a) metallization",
            "b) anneal",
            "c) alignment mark mask",
            "d) lift-off",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 962,
        "Question": "For the formation of E-MESFET _______ is used.",
        "Options": [
            "a) n- implantation",
            "b) n+ implantation",
            "c) p- implantation",
            "d) p+ implantation",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 963,
        "Question": "To activate a dopant, _______ is necessary.",
        "Options": [
            "a) low temperature stable gate",
            "b) low temperature stable drain",
            "c) high temperature stable gate",
            "d) high temperature stable drain",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 964,
        "Question": "The voltage swing for schottky barrier gate should be",
        "Options": [
            "a) low",
            "b) high",
            "c) very high",
            "d) very low",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 965,
        "Question": "The E-MESFET is defined by intersection of",
        "Options": [
            "a) red and yellow masks",
            "b) green and red masks",
            "c) brown and red masks",
            "d) green and yellow masks",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 966,
        "Question": "E-JFET technology has",
        "Options": [
            "a) low voltage swing",
            "b) high current swing",
            "c) high power requirements",
            "d) high voltage swing",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 967,
        "Question": "In a CE-JFET, the ratio of electron mobility to hole mobility is equal to",
        "Options": [
            "a) 4",
            "b) 10",
            "c) 5",
            "d) 20",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 968,
        "Question": "Equal number of p and  n devices in a device will consume",
        "Options": [
            "a) small area",
            "b) large area",
            "c) all of the mentioned",
            "d) none of the mentioned",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 969,
        "Question": "In high electron mobility transistor, the electrons are",
        "Options": [
            "a) far apart",
            "b) high mobility",
            "c) near by and low mobility",
            "d) far apart and high mobility",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 970,
        "Question": "MESFETs are _______ modulation devices.",
        "Options": [
            "a) channel area",
            "b) channel voltage",
            "c) channel current",
            "d) channel variation",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 971,
        "Question": "Gallium arsenide have _____ regions of operation.",
        "Options": [
            "a) two",
            "b) three",
            "c) four",
            "d) five",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 972,
        "Question": "Drain to source current is due to",
        "Options": [
            "a) flow of majority carriers from drain to source",
            "b) flow of minority carriers from drain to source",
            "c) flow of majority carriers from source to drain",
            "d) flow of majority carriers from drain to source",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 973,
        "Question": "Transit time can be given as the ratio of",
        "Options": [
            "a) channel length to velocity",
            "b) electron distance to velocity",
            "c) source length to velocity",
            "d) drain length to velocity",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 974,
        "Question": "The average potential is given as",
        "Options": [
            "a) Vgs – Vt",
            "b) 0.5(Vgs – Vt)",
            "c) 0.25(Vgs – Vt)",
            "d) 2(Vgs – Vt)",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 975,
        "Question": "Average electric field is _______ to implant depth.",
        "Options": [
            "a) directly proportional",
            "b) indirectly proportional",
            "c) does not depend",
            "d) exponentially dependent",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 976,
        "Question": "The range of kp in MESFET is",
        "Options": [
            "a) 0.1 to 1 mA/V2",
            "b) 1 to 5 mA/V2",
            "c) 0.1 to 0.5 mA/V2",
            "d) 0 to 1 mA/V2",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 977,
        "Question": "The hyperbolic tangent function is used to describe the",
        "Options": [
            "a) channel conductance",
            "b) channel length",
            "c) channel strength",
            "d) channel depth",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 978,
        "Question": "The magnitude of the depletion region decreases when",
        "Options": [
            "a) Vgs decreases",
            "b) Vgs increases",
            "c) Vds increases",
            "d) Vds decreases",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 979,
        "Question": "Current saturation occurs when",
        "Options": [
            "a) Vgs < Vt",
            "b) Vgs > Vt",
            "c) Vgs > Vds",
            "d) Vgs = Vt",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 980,
        "Question": "Velocity saturation occurs in",
        "Options": [
            "a) low electric field",
            "b) high electric field",
            "c) low magnetic field",
            "d) high magnetic field",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 981,
        "Question": "Knee voltage is the boundary between",
        "Options": [
            "a) active region and saturation region",
            "b) linear and non linear region",
            "c) linear and saturation region",
            "d) linear and cutoff region",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 982,
        "Question": "Depletion mode MESFET operates as",
        "Options": [
            "a) reverse biased",
            "b) forward biased",
            "c) both reverse and forward biased",
            "d) none of the mentioned",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 983,
        "Question": "Pinch-off voltage is equal to",
        "Options": [
            "a) built-in potential",
            "b) applied voltage",
            "c) sum of built-in potential and applied voltage",
            "d) difference of built-in potential and applied voltage",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 984,
        "Question": "Pinch-off voltage is a function of",
        "Options": [
            "a) channel depth",
            "b) channel thickness",
            "c) channel length",
            "d) channel density",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 985,
        "Question": "The threshold voltage is sensitive to",
        "Options": [
            "a) channel length",
            "b) channel depth",
            "c) doping density",
            "d) doping of the channel layer",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 986,
        "Question": "To keep dynamic switching energy small",
        "Options": [
            "a) logic voltage swing must be large",
            "b) logic current swing must be large",
            "c) logic voltage swing must be small",
            "d) logic current swing must be small",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 987,
        "Question": "Standard deviation of threshold voltage should be ______ of logic voltage swing.",
        "Options": [
            "a) less than 5%",
            "b) more than 5%",
            "c) less than 10%",
            "d) more than 10%",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 988,
        "Question": "Threshold voltage is ________ on implant depth.",
        "Options": [
            "a) proportionally dependent",
            "b) inversely proportionally dependent",
            "c) exponentially dependent",
            "d) logarithmically dependent",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 989,
        "Question": "The drain current is independent of",
        "Options": [
            "a) Vgs",
            "b) Vds",
            "c) Vt",
            "d) Vs",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 990,
        "Question": "Impurity concentration should be",
        "Options": [
            "a) greater than 20%",
            "b) lesser than 20%",
            "c) greater than 10%",
            "d) lesser than 10%",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 991,
        "Question": "Pinch-off voltage is ______ to channel concentration density.",
        "Options": [
            "a) directly related",
            "b) inversely related",
            "c) exponentially related",
            "d) is not related",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 992,
        "Question": "Gain of MESFET is _______ to transconductance.",
        "Options": [
            "a) directly proportional",
            "b) indirectly proportional",
            "c) exponentially dependent",
            "d) does not depend on",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 993,
        "Question": "Transconductance gives the relationship of",
        "Options": [
            "a) Ids and Vds",
            "b) Vds and Vgs",
            "c) Ids and Vgs",
            "d) Ids and d",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 994,
        "Question": "The transconductance value in cut off region is",
        "Options": [
            "a) Vds",
            "b) 1",
            "c) cannot be determined",
            "d) 0",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 995,
        "Question": "GaAs device has",
        "Options": [
            "a) high bandwidth",
            "b) high transconductance",
            "c) low gate capacitance",
            "d) all of the mentioned",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 996,
        "Question": "Switching speed does not depend on",
        "Options": [
            "a) gate length",
            "b) gate voltage",
            "c) carrier mobility",
            "d) doping level",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 997,
        "Question": "The output conductance value in cut off region is",
        "Options": [
            "a) Vds",
            "b) 1",
            "c) cannot be determined",
            "d) 0",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 998,
        "Question": "To improve the switching speed",
        "Options": [
            "a) voltage swing should be increased",
            "b) voltage swing should be decreased",
            "c) gate length should be increased",
            "d) gate thickness should be increased",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 999,
        "Question": "The device turns off when",
        "Options": [
            "a) Vlow > Vt",
            "b) Vlow < Vt",
            "c) Vhigh < Vt",
            "d) Vhigh > Vt",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 1000,
        "Question": "For finding transconductance which is kept as constant?",
        "Options": [
            "a) Vss",
            "b) Vdd",
            "c) Vds",
            "d) Vgs",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 1001,
        "Question": "In bipolar transistor, transconductance is _______ to collector current.",
        "Options": [
            "a) directly related",
            "b) inversely related",
            "c) exponentially related",
            "d) not related",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 1002,
        "Question": "Inverter uses D-MESFET as",
        "Options": [
            "a) load",
            "b) switching device",
            "c) controller",
            "d) amplifier",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 1003,
        "Question": "The allowable output voltage is limited by",
        "Options": [
            "a) load resistance",
            "b) load capacitance",
            "c) barrier height",
            "d) material used for barrier",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 1004,
        "Question": "For depletion mode transistor, gate is connected to",
        "Options": [
            "a) Vdd",
            "b) source",
            "c) ground",
            "d) drain",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 1005,
        "Question": "In DCFL inverter, enhancement mode device is called as",
        "Options": [
            "a) pull down transistor",
            "b) pull up transistor",
            "c) buffer",
            "d) combiner",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 1006,
        "Question": "When current begins to flow, output voltage",
        "Options": [
            "a) increases",
            "b) decreases",
            "c) remains constant",
            "d) does not get affected",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 1007,
        "Question": "Inverter threshold voltage is the point where",
        "Options": [
            "a) Vin = Vt",
            "b) Vout = Vt",
            "c) Vin = Vout",
            "d) Vout lesser than Vin",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 1008,
        "Question": "For equal margin, Vinv is set as ______ of logic voltage swing.",
        "Options": [
            "a) equal",
            "b) half of",
            "c) one third",
            "d) twice",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 1009,
        "Question": "For E-MESFET, Vinv is set in midway between",
        "Options": [
            "a) Vdd and Vss",
            "b) Vt and Vin",
            "c) Vt and Vout",
            "d) barrier potential and ground",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 1010,
        "Question": "The ratio of Zp.u./Zp.d. for E-MESFET is",
        "Options": [
            "a) 1/10",
            "b) 10/1",
            "c) 4/1",
            "d) 1/4",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 1011,
        "Question": "In direct coupled logic, the input transistor base is connected to",
        "Options": [
            "a) base output",
            "b) emitter output",
            "c) collector output",
            "d) ground",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 1012,
        "Question": "For cascade inverters, the relation suitable is",
        "Options": [
            "a) Vin = Vout > Vinv",
            "b) Vin = Vout = Vinv",
            "c) Vin < Vout > Vinv",
            "d) Vin > Vout = Vinv",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 1013,
        "Question": "MESFET circuits are formed on _____ layers.",
        "Options": [
            "a) two",
            "b) three",
            "c) four",
            "d) five",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 1014,
        "Question": "If gate-metal layer is in contact with the implant layer _____ is formed.",
        "Options": [
            "a) diode",
            "b) transistor",
            "c) switch",
            "d) buffer",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 1015,
        "Question": "When insulating layer is used in between the implant and gate-metal, it is used as",
        "Options": [
            "a) amplifier",
            "b) transistor",
            "c) switch",
            "d) interconnect",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 1016,
        "Question": "The MESFET properties can be varied by varying the",
        "Options": [
            "a) implant",
            "b) implant concentration",
            "c) structure",
            "d) length",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 1017,
        "Question": "Complexity in MESFET design can be reduced by using",
        "Options": [
            "a) layout design",
            "b) stick diagram",
            "c) symbolic representation",
            "d) transistor diagram",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 1018,
        "Question": "_______ color is used to represent interconnections.",
        "Options": [
            "a) red",
            "b) green",
            "c) yellow",
            "d) brown",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 1019,
        "Question": "Which color is used to represent first level metal?",
        "Options": [
            "a) brown",
            "b) blue",
            "c) dark blue",
            "d) green",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 1020,
        "Question": "The _______ mask identifies all active region.",
        "Options": [
            "a) blue layer",
            "b) red layer",
            "c) yellow layer",
            "d) green layer",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 1021,
        "Question": "______ forms the more heavily doped channel of D-MESFET.",
        "Options": [
            "a) red inside yellow layer",
            "b) green inside yellow layer",
            "c) yellow inside green layer",
            "d) green outside yellow layer",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 1022,
        "Question": "_______ is used to represent the lightly doped channel of E-MESFET.",
        "Options": [
            "a) red inside yellow layer",
            "b) green inside yellow layer",
            "c) yellow inside green layer",
            "d) green outside yellow layer",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 1023,
        "Question": "______ is used to represent implant.",
        "Options": [
            "a) yellow",
            "b) red",
            "c) green",
            "d) brown",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 1024,
        "Question": "_____ is used to represent ohmic contact.",
        "Options": [
            "a) yellow",
            "b) red",
            "c) green",
            "d) brown",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 1025,
        "Question": "In the ring diagram, green line is used to represent",
        "Options": [
            "a) E-MESFET",
            "b) D-MESFET",
            "c) Interconnection",
            "d) Transistor",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 1026,
        "Question": "E-type and D-type is joined together using",
        "Options": [
            "a) metal 1",
            "b) metal 2",
            "c) vias",
            "d) interconnectors",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 1027,
        "Question": "What is the intermediate stage in converting ring diagram to mask layout?",
        "Options": [
            "a) switch logic",
            "b) transistor level diagram",
            "c) symbolic diagram",
            "d) stick diagram",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 1028,
        "Question": "In symbolic representation, rings are converted into",
        "Options": [
            "a) color codes",
            "b) switches",
            "c) sticks",
            "d) circuit elements",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 1029,
        "Question": "For inverters color code used is",
        "Options": [
            "a) red followed by green paths",
            "b) green followed by red paths",
            "c) green followed by yellow paths",
            "d) red followed by yellow paths",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 1030,
        "Question": "In symbolic representation _________ is used to represent E-MESFET.",
        "Options": [
            "a) red transistor",
            "b) green transistor",
            "c) yellow transistor",
            "d) blue transistor",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 1031,
        "Question": "Global control paths are run in",
        "Options": [
            "a) metal 2",
            "b) metal 1",
            "c) transistor",
            "d) interconnects",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 1032,
        "Question": "_______ gives the instruction for the preparation of photomasks.",
        "Options": [
            "a) design layout",
            "b) design rules",
            "c) color codes",
            "d) layout map",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 1033,
        "Question": "The separation between implant is determined from",
        "Options": [
            "a) width of transistor",
            "b) width of E-MESFET",
            "c) width of D-MESFET",
            "d) width of photoresist",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 1034,
        "Question": "MESFETs should be positioned",
        "Options": [
            "a) horizontally",
            "b) vertically",
            "c) diagonally",
            "d) randomly",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 1035,
        "Question": "Saturated resistor is a",
        "Options": [
            "a) FET with schottky gate",
            "b) FET without schottky gate",
            "c) MESFET with schottky gate",
            "d) MESFET without schottky gate",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 1036,
        "Question": "MIM capacitor uses",
        "Options": [
            "a) metal 1",
            "b) metal 2",
            "c) metal 1 and metal 2",
            "d) schottky gate",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 1037,
        "Question": "Normally-on logic uses",
        "Options": [
            "a) depletion mode MESFET",
            "b) enhancement mode MESFET",
            "c) depletion mode FET",
            "d) enhancement mode FET",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 1038,
        "Question": "Which is the approach used for normally-off logic?",
        "Options": [
            "a) capacitor diode FET logic",
            "b) buffered FET logic",
            "c) direct-coupled FET logic",
            "d) capacitor coupled FET logic",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 1039,
        "Question": "__________ is needed to facilitate turn-off.",
        "Options": [
            "a) positive voltage",
            "b) power supply rail",
            "c) ground connection",
            "d) negative voltage",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 1040,
        "Question": "__________ supply rails are required for proper operation of normally-on logic devices.",
        "Options": [
            "a) one",
            "b) two",
            "c) three",
            "d) four",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 1041,
        "Question": "DCFL circuits have",
        "Options": [
            "a) large voltage swing",
            "b) small voltage swing",
            "c) large noise margins",
            "d) more complexity",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 1042,
        "Question": "Which circuits have weak load drive capability?",
        "Options": [
            "a) DCFL",
            "b) DCFL with super buffers",
            "c) FET logic",
            "d) SDCFL",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 1043,
        "Question": "Which logic is suitable for large loads?",
        "Options": [
            "a) DCFL",
            "b) DCFL with super buffers",
            "c) FET logic",
            "d) SDCFL",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 1044,
        "Question": "Which circuit has large noise margin?",
        "Options": [
            "a) DCFL",
            "b) DCFL with super buffers",
            "c) FET logic",
            "d) SDCFL",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 1045,
        "Question": "Which logic is suitable for And-OR-Invert function?",
        "Options": [
            "a) DCFL",
            "b) DCFL with super buffers",
            "c) FET logic",
            "d) SDCFL",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 1046,
        "Question": "Field effect transistor uses ________ to control the shape.",
        "Options": [
            "a) electric field",
            "b) magnetic field",
            "c) current distribution",
            "d) voltage distribution",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 1047,
        "Question": "Field effect transistors are known as",
        "Options": [
            "a) unipolar device",
            "b) bipolar device",
            "c) tripolar device",
            "d) multipolar device",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 1048,
        "Question": "The FET has __________ input impedance.",
        "Options": [
            "a) low",
            "b) high",
            "c) all of the mentioned",
            "d) none of the mentioned",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 1049,
        "Question": "Field effect transistor’s conductivity is regulated by",
        "Options": [
            "a) input current",
            "b) output current",
            "c) terminal voltage",
            "d) supply voltage",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 1050,
        "Question": "In FET, the current enters the channel through",
        "Options": [
            "a) source",
            "b) drain",
            "c) gate",
            "d) nodes",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 1051,
        "Question": "Which terminal bias the transistor to operation?",
        "Options": [
            "a) source",
            "b) drain",
            "c) gate",
            "d) base",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 1052,
        "Question": "Which terminal controls the electron flow passage?",
        "Options": [
            "a) source",
            "b) drain",
            "c) gate",
            "d) base",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 1053,
        "Question": "The expansion of depletion region in n-channel device makes the channel",
        "Options": [
            "a) narrow",
            "b) wide",
            "c) does not affect the channel",
            "d) cannot be determined",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 1054,
        "Question": "Which voltage increases the channel size?",
        "Options": [
            "a) negative Vgs",
            "b) positive Vgs",
            "c) negative Vds",
            "d) positive Vds",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 1055,
        "Question": "Which relation is correct?",
        "Options": [
            "a) Vgs greater than Vds",
            "b) Vds greater than Vgs",
            "c) Vds equal to Vgs",
            "d) Vgs lesser than Vds",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 1056,
        "Question": "Which mode of operation of FET is used, when amplification is needed?",
        "Options": [
            "a) active",
            "b) saturation",
            "c) non saturation",
            "d) linear",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 1057,
        "Question": "The conductivity of the pure silicon is raised by:",
        "Options": [
            "a) Introducing Dopants (impurities)",
            "b) Increasing Pressure",
            "c) Decreasing Temperature",
            "d) Deformation of Lattice",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 1058,
        "Question": "The n-type semiconductor have _______ as majority carriers.",
        "Options": [
            "a) Holes",
            "b) Negative ions",
            "c) Electrons",
            "d) Positive ions",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 1059,
        "Question": "The majority carriers of p-type semiconductor are:",
        "Options": [
            "a) Holes",
            "b) Negative ions",
            "c) Electrons",
            "d) Positive ions",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 1060,
        "Question": "The n-MOS transistor is made up of:",
        "Options": [
            "a) N-type source, n-type drain and p-type bulk",
            "b) N-type source, p-type drain and p-type bulk",
            "c) P-type source, n-type drain and n-type bulk",
            "d) P- type source, p-type drain and n-type bulk",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 1061,
        "Question": "The correct representation of n-MOSFET is:",
        "Options": [
            "a) <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-metal-oxide-semiconductor-transistor-1-q5a.png\" alt=\"vlsi-questions-answers-metal-oxide-semiconductor-transistor-1-q5a\" width=\"109\" height=\"117\" class=\"alignnone size-full wp-image-162149\" />",
            "b) <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-metal-oxide-semiconductor-transistor-1-q5b.png\" alt=\"vlsi-questions-answers-metal-oxide-semiconductor-transistor-1-q5b\" width=\"109\" height=\"117\" class=\"alignnone size-full wp-image-162150\" />",
            "c) <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-cmos-logic-gates-q5c1.png\" alt=\"vlsi-questions-answers-cmos-logic-gates-q5c\" width=\"145\" height=\"159\" class=\"alignnone size-full wp-image-162151\" />",
            "d) None of the mentioned",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 1062,
        "Question": "The correct representation of p-MOSFET is:",
        "Options": [
            "a) <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-metal-oxide-semiconductor-transistor-1-q6a.png\" alt=\"vlsi-questions-answers-metal-oxide-semiconductor-transistor-1-q6a\" width=\"68\" height=\"72\" class=\"alignnone size-full wp-image-162152\" />",
            "b) <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-metal-oxide-semiconductor-transistor-1-q6b.png\" alt=\"vlsi-questions-answers-metal-oxide-semiconductor-transistor-1-q6b\" width=\"57\" height=\"77\" class=\"alignnone size-full wp-image-162153\" />",
            "c)  <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-metal-oxide-semiconductor-transistor-1-q6c.png\" alt=\"vlsi-questions-answers-metal-oxide-semiconductor-transistor-1-q6c\" width=\"61\" height=\"66\" class=\"alignnone size-full wp-image-162154\" />",
            "d) <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-metal-oxide-semiconductor-transistor-1-q6d.png\" alt=\"vlsi-questions-answers-metal-oxide-semiconductor-transistor-1-q6d\" width=\"70\" height=\"72\" class=\"alignnone size-full wp-image-162155\" />",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 1063,
        "Question": "The oxide layer formed in the MOSFET is:",
        "Options": [
            "a) Metal oxide",
            "b) Silicon dioxide",
            "c) Poly Silicon oxide",
            "d) Oxides of Non metals",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 1064,
        "Question": "The drain current is varied by:",
        "Options": [
            "a) Gate to source voltage",
            "b) Gate current",
            "c) Source Voltage",
            "d) None of the mentioned",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 1065,
        "Question": "The low voltage on the gate of p-MOSFET forms:",
        "Options": [
            "a) Channel of negative carriers",
            "b) Channel is not formed",
            "c) Channel is clipped",
            "d) Channel of positive carriers",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 1066,
        "Question": "The n-MOSFET is working as accumulation mode when:",
        "Options": [
            "a) Gate is applied with positive voltage",
            "b) Gate is grounded",
            "c) Gate is applied with negative voltage",
            "d) Gate is connected to source",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 1067,
        "Question": "The current through the n-MOS transistor will flow when:",
        "Options": [
            "a) Vgs  > Vtreshold, Vds=0",
            "b) Vgd  < Vtreshold, Vds=0",
            "c) Vgs  > Vtreshold, Vds>0",
            "d) Vgd  > Vtreshold, Vds<0",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 1068,
        "Question": "The p-MOS Transistor is said to be in Saturation mode when:",
        "Options": [
            "a) Vdsp >  Vgsp – Vtp",
            "b) Vgsp < Vdsp –Vtp",
            "c) Vgsp > Vtp",
            "d) Vdsp < Vgsp – Vtp",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 1069,
        "Question": "The Fermi potential of the p-type MOSFET is:",
        "Options": [
            "a) φfp = (kT/q)ln(ND/NA)",
            "b) φfp = (kT/q)ln(NA/ND)",
            "c) φfp = (kT/q)ln(NA/ni)",
            "d) φfp = (kT/q)ln(ni/NA)",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 1070,
        "Question": "The Fermi potential(φfp) for the n-type MOSFET is:",
        "Options": [
            "a) φfp = (kT/q)ln(ND/NA)",
            "b) φfp = (kT/q)ln(NA/ND)",
            "c) φfp = (kT/q)ln(ND/ni)",
            "d) φfp = (kT/q)ln(ni/ND)",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 1071,
        "Question": "The principle of the MOSFET operation is:",
        "Options": [
            "a) Control the conduction of current between the source and the drain, using the potential difference applied at the gate voltage as a control variable",
            "b) Control the current conduction between the source and the gate, using the electric field applied at the drain voltage as a control variable",
            "c) Control the current conduction between the PN junction, using the electric field generated by the bias voltage as a control variable",
            "d) Control the current conduction between the PN junctions, using the electric potential generated by the gate voltage as a control variable",
            ""
        ],
        "Answer": "Answer:a"
    },
    {
        "id": 1072,
        "Question": "The impedance at the input of n-MOS transistor circuit is:",
        "Options": [
            "a) Lesser than p-MOS transistor",
            "b) Greater than BJT transistor",
            "c) Lesser than JFET transistor",
            "d) Zero",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 1073,
        "Question": "The depletion mode n-MOS differs from enhancement mode n-MOS in:",
        "Options": [
            "a) Threshold voltage",
            "b) Channel Length",
            "c) Switching time",
            "d) None of the mentioned",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 1074,
        "Question": "The n-MOS invertor is better than BJT in terms of:",
        "Options": [
            "a) Fast switching time",
            "b) Low power loss",
            "c) Smaller overall layout area",
            "d) All the mentioned",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 1075,
        "Question": "The n-MOS invertor consists of n-MOS transistor as driven and",
        "Options": [
            "a) Resistor as a load",
            "b) Depletion mode n-MOS as a load",
            "c) Enhancement mode n-MOS as a load",
            "d) Any of the mentioned",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 1076,
        "Question": "If the n-MOS and p-MOS of the CMOS inverters are interchanged the output is measured at:",
        "Options": [
            "a) Source of both transistor",
            "b) Drains of both transistor",
            "c) Drain of n-MOS and source of p-MOS",
            "d) Source of n-MOS and drain of p-MOS",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 1077,
        "Question": "What will be the effect on output voltage if the positions of n-MOS and p-MOS in CMOS inverter circuit are exchanged?",
        "Options": [
            "a) Output is same",
            "b) Output is reversed",
            "c) Output is always high",
            "d) Output is always low",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 1078,
        "Question": "The average power dissipated in resistive load n-MOS inverter is:",
        "Options": [
            "a) 0",
            "b) VDD (VDD-VOL)/R",
            "c) VDD (VDD-VOL)/2R",
            "d) VDD (VDD-VIH)/2R",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 1079,
        "Question": "The depletion mode n-MOS as an active load is better than enhancement load n-MOS in:",
        "Options": [
            "a) Sharp VTC transition and better noise margins",
            "b) Single power supply",
            "c) Smaller overall layout area",
            "d) All of the mentioned",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 1080,
        "Question": "The enhancement mode n-MOS load inverter requires 2 different supply voltages to:",
        "Options": [
            "a) Keep load transistor in cutoff region",
            "b) Keep load transistor in linear region",
            "c) Keep load transistor in saturation region",
            "d) None of the mentioned",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 1081,
        "Question": "The CMOS inverter consists of:",
        "Options": [
            "a) Enhancement mode n-MOS transistor and depletion mode p-MOS transistor",
            "b) Enhancement mode p-MOS transistor and depletion mode n-MOS transistor",
            "c) Enhancement mode p-MOS transistor and enhancement mode p-MOS transistor",
            "d) Enhancement mode p-MOS transistor and enhancement mode n-MOS transistor",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 1082,
        "Question": "In the CMOS inverter the output voltage is measured across:",
        "Options": [
            "a) Drain of n-MOS transistor and ground",
            "b) Source of p-MOS transistor and ground",
            "c) Source of n-MOS transistor and source of p-MOS transistor",
            "d) Gate of p-MOS transistor and Gate of n-MOS transistor",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 1083,
        "Question": "When the input of the CMOS inverter is equal to Inverter Threshold Voltage Vth, the transistors are operating in:",
        "Options": [
            "a) N-MOS  is cutoff, p-MOS is in Saturation",
            "b) P-MOS  is cutoff, n-MOS is in Saturation",
            "c) Both the transistors are in linear region",
            "d) Both the transistors are in saturation region",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 1084,
        "Question": "The switching threshold voltage VTH for an ideal inverter is equal to:",
        "Options": [
            "a) (VDD-VOL)/2",
            "b) VDD",
            "c) (VDD)/2",
            "d) 0",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 1085,
        "Question": "The electrical equivalent component for MOS structure is:",
        "Options": [
            "a) Resistor",
            "b) Capacitor",
            "c) Inductor",
            "d) Switch",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 1086,
        "Question": "The Fermi potential is the function of:",
        "Options": [
            "a) Temperature",
            "b) Doping concentration",
            "c) Difference between Fermi level and intrinsic Fermi level",
            "d) All of the mentioned",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 1087,
        "Question": "The direction of electric field when the gate voltage is zero:",
        "Options": [
            "a) Metal to semiconductor",
            "b) Semiconductor to metal",
            "c) No electric field exists",
            "d) None of the mentioned",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 1088,
        "Question": "Consider a MOS structure with equilibrium Fermi potential of the doped silicon substrate is given as 0.3eV. Electron affinity of Si is 4.15eV and metal is 4.1eV. Find the built in potential of the MOS system.",
        "Options": [
            "a) -0.8eV",
            "b) 0.8eV",
            "c) 0.9eV",
            "d) -0.9eV",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 1089,
        "Question": "When gate voltage is negative for enhancement mode n-MOS, the direction of electric field will be:",
        "Options": [
            "a) Metal to semiconductor",
            "b) Semiconductor to metal",
            "c) No field exists",
            "d) None of the mentioned",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 1090,
        "Question": "At threshold Voltage, the surface potential is:",
        "Options": [
            "a) – Fermi potential",
            "b) Fermi potential",
            "c) 2 Fermi potential",
            "d) -2 Fermi potential",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 1091,
        "Question": "Surface inversion occurs when gate voltage is:",
        "Options": [
            "a) Less than zero",
            "b) Less than threshold voltage",
            "c) Equal to threshold voltage",
            "d) Greater than threshold voltage",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 1092,
        "Question": "The energy band diagram of the MOS system when gate voltage is zero is:",
        "Options": [
            "a) <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-mos-threshold-voltage-q8a.png\" alt=\"vlsi-questions-answers-mos-threshold-voltage-q8a\" width=\"215\" height=\"104\" class=\"alignnone size-full wp-image-162168\" />",
            "b) <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-mos-threshold-voltage-q8b.png\" alt=\"vlsi-questions-answers-mos-threshold-voltage-q8b\" width=\"215\" height=\"126\" class=\"alignnone size-full wp-image-162169\" />",
            "c) <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-mos-threshold-voltage-q8c.png\" alt=\"vlsi-questions-answers-mos-threshold-voltage-q8c\" width=\"215\" height=\"127\" class=\"alignnone size-full wp-image-162170\" />",
            "d) <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-mos-threshold-voltage-q8d.png\" alt=\"vlsi-questions-answers-mos-threshold-voltage-q8d\" width=\"225\" height=\"147\" class=\"alignnone size-full wp-image-162171\" />",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 1093,
        "Question": "For enhancement mode n-MOSFET, the threshold voltage is:",
        "Options": [
            "a) Equal to 0",
            "b) Greater than zero or Positive quantity",
            "c) Negative voltage or lesser than zero",
            "d) All of the mentioned",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 1094,
        "Question": "The threshold voltage depends on:",
        "Options": [
            "a) The workfunction difference between gate and channel",
            "b) The gate voltage component to change surface potential",
            "c) The gate voltage component to offset the depletion charge and fixed charges in gate oxide",
            "d) All of the mentioned",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 1095,
        "Question": "The Energy band diagram of MOS system when gate voltage is equal to threshold voltage is:",
        "Options": [
            "a) <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-mos-threshold-voltage-q11a.png\" alt=\"vlsi-questions-answers-mos-threshold-voltage-q11a\" width=\"215\" height=\"104\" class=\"alignnone size-full wp-image-162172\" />",
            "b) <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-mos-threshold-voltage-q11b.png\" alt=\"vlsi-questions-answers-mos-threshold-voltage-q11b\" width=\"215\" height=\"127\" class=\"alignnone size-full wp-image-162173\" />",
            "c) <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-mos-threshold-voltage-q11c.png\" alt=\"vlsi-questions-answers-mos-threshold-voltage-q11c\" width=\"216\" height=\"121\" class=\"alignnone size-full wp-image-162175\" />",
            "d) <img src=\"https://www.sanfoundry.com/wp-content/uploads/2017/05/vlsi-questions-answers-mos-threshold-voltage-q11d.png\" alt=\"vlsi-questions-answers-mos-threshold-voltage-q11d\" width=\"225\" height=\"147\" class=\"alignnone size-full wp-image-162176\" />",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 1096,
        "Question": "The expression for threshold voltage for the enhancement mode nMOSFET is:",
        "Options": [
            "a) Φgc-2ϕf-Qbo/Cox-Qox/Cox",
            "b) Φgc+ϕf-Qbo/Cox",
            "c) Φgc-ϕf-Qbo/Cox+Qox/Cox",
            "d) Φgc+2ϕf-Qbo/Cox-Qox/Cox",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 1097,
        "Question": "Noise Margin is:",
        "Options": [
            "a) Amount of noise the logic circuit can withstand",
            "b) Difference between VOH and VIH",
            "c) Difference between VIL and VOL",
            "d) All of the Mentioned",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 1098,
        "Question": "The VIL is found from transfer characteristic of inverter by:",
        "Options": [
            "a) The point where the straight line at VOH ends",
            "b) The slope of the transition at a point at which the slope is equal to -1",
            "c) The midpoint of the transition line",
            "d) All of the mentioned",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 1099,
        "Question": "The VIH is found from transfer characteristic of inverter by:",
        "Options": [
            "a) The point where straight line at VOH ends",
            "b) The slope of the transition at a point at which the slope is equal to -1",
            "c) The midpoint of the transition line",
            "d) All of the mentioned",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 1100,
        "Question": "The relation between threshold voltage and Noise Margin is:",
        "Options": [
            "a) Vth = sqrt(Noise Margin)",
            "b) Vth = NMH – NML",
            "c) Vth = (NMH+NML)/2",
            "d) None of the metioned",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 1101,
        "Question": "The Lower Noise Margin is given by:",
        "Options": [
            "a) VOL – VIL",
            "b) VIL – VOL",
            "c) VIL ~ VOL(Difference between VIL and VOL, depends on which one is greater)",
            "d) All of the Mentioned",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 1102,
        "Question": "The Higher Noise Margin is given by:",
        "Options": [
            "a) VOH – VIH",
            "b) VIH – VOH",
            "c) VIH ~ VOH(Difference between VIH and VOH, depends on which one is greater)",
            "d) All of the mentioned",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 1103,
        "Question": "The Uncertain or transition region is between:",
        "Options": [
            "a) VIH and VOH",
            "b) VIL and VOL",
            "c) VIH and VIL",
            "d) VOH and VOL",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 1104,
        "Question": "The noise immunity ____________ with noise margin.",
        "Options": [
            "a) Decreases",
            "b) Increases",
            "c) Constant",
            "d) None of the Mentioned",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 1105,
        "Question": "If VIL of the 2nd gate is higher than VOL of the 1st gate, then logic output 0 from the 1st gate is considered as:",
        "Options": [
            "a) Logic input 1",
            "b) Uncertain",
            "c) Logic input 0",
            "d) None of the mentioned",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 1106,
        "Question": "If VIL of the 2nd gate is lower than VOL of the 1st gate, then logic output 0 from the 1st gate is considered as:",
        "Options": [
            "a) Logic input 1",
            "b) Uncertain",
            "c) Logic input 0",
            "d) None of the mentioned",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 1107,
        "Question": "Input Voltage between VIL and VOL is considered as:",
        "Options": [
            "a) Logic Input 1",
            "b) Logic Input 0",
            "c) Uncertain",
            "d) None of the mentioned",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 1108,
        "Question": "If VIH of the 2nd gate is higher than VOH of the 1st gate, then logic output 0 from the 1st gate is considered as:",
        "Options": [
            "a) Logic input 1",
            "b) Uncertain",
            "c) Logic input 0",
            "d) None of the mentioned",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 1109,
        "Question": "Noise margin of CMOS is:",
        "Options": [
            "a) Better than TTL and ECL",
            "b) Less than TTL and ECL",
            "c) Equal to TTL and ECL",
            "d) None of the Mentioned",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 1110,
        "Question": "Noise in VLSI circuits mean:",
        "Options": [
            "a) Unwanted signals that arise due to vibration in the passive circuits",
            "b) Unknown signal that limits the minimum signal level that a circuit can process with acceptable quality",
            "c) Signal which undergoes distortion",
            "d) All of the mentioned",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 1111,
        "Question": "In probability Noise is described as:",
        "Options": [
            "a) Random function",
            "b) Random process",
            "c) Deterministic function",
            "d) Deterministic process",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 1112,
        "Question": "Noise generated by independent devices are:",
        "Options": [
            "a) Correlated",
            "b) Uncorrelated",
            "c) Equal",
            "d) None of the mentioned",
            ""
        ],
        "Answer": "Answer:  b"
    },
    {
        "id": 1113,
        "Question": "The 2 types of noise that the analog systems face during signal processing are:",
        "Options": [
            "a) Device electronic noise and environmental noise",
            "b) Noise due to Vibration and electronic noise",
            "c) Passive and active noise",
            "d) None of the mentioned",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 1114,
        "Question": "Thermal noise is generated from:",
        "Options": [
            "a) Resistor",
            "b) Capacitor",
            "c) Inductor",
            "d) All of the mentioned",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 1115,
        "Question": "Thermal noise is generated from MOSFET by:",
        "Options": [
            "a) Conduction of charge carriers in the channel",
            "b) Electric field across the gate and channel",
            "c) Capacitance of the gate oxide",
            "d) Substrate bias effect",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 1116,
        "Question": "Thermal noise current in the MOSFET is proportional to:",
        "Options": [
            "a) Transconductance",
            "b) Resistance",
            "c) Gate voltage",
            "d) None of the mentioned",
            ""
        ],
        "Answer": "Answer: a"
    },
    {
        "id": 1117,
        "Question": "Flicker noise is found in MOSFET at:",
        "Options": [
            "a) Gate and oxide interface",
            "b) Gate oxide and silicon interface",
            "c) Source and substrate interface",
            "d) Drain and substrate interface",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 1118,
        "Question": "Flicker noise originates due to:",
        "Options": [
            "a) Conduction in channel",
            "b) Drain to Source voltage",
            "c) Reduction in channel length",
            "d) Dangling bonds",
            ""
        ],
        "Answer": "Answer: d"
    },
    {
        "id": 1119,
        "Question": "The average power of flicker noise depends on:",
        "Options": [
            "a) Thickness of oxide",
            "b) Cleanness of the oxide silicon interface",
            "c) Voltage on oxide",
            "d) Length of channel",
            ""
        ],
        "Answer": "Answer: b"
    },
    {
        "id": 1120,
        "Question": "If VIH of the 2nd gate is lower than VOH of the 1st gate, then logic output 0 from the 1st gate is considered as:",
        "Options": [
            "a) Logic input 1",
            "b) Uncertain",
            "c) Logic input 0",
            "d) None of the mentioned",
            ""
        ],
        "Answer": "Answer: c"
    },
    {
        "id": 1121,
        "Question": "Input Voltage between VIH and VOH is considered as:",
        "Options": [
            "a) Logic Input 1",
            "b) Logic Input 0",
            "c) Uncertain",
            "d) None of the mentioned",
            ""
        ],
        "Answer": "Answer: d"
    }
]