--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\XILINXISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
4 -n 3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr
top_level.pcf -ucf LOGSYS_SP3E.ucf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc3s250e,tq144,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk16M
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
bt<0>       |    8.769(R)|   -5.269(R)|clk               |   0.000|
bt<1>       |    8.573(R)|   -4.585(R)|clk               |   0.000|
bt<2>       |    8.590(R)|   -4.682(R)|clk               |   0.000|
rst         |    7.742(R)|   -2.768(R)|clk               |   0.000|
------------+------------+------------+------------------+--------+

Clock clk16M to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
hs          |    5.479(R)|clk               |   0.000|
ld<0>       |    5.840(R)|clk               |   0.000|
ld<1>       |    6.075(R)|clk               |   0.000|
rgb<0>      |    5.180(R)|clk               |   0.000|
rgb<1>      |    5.877(R)|clk               |   0.000|
rgb<2>      |    5.717(R)|clk               |   0.000|
rgb<3>      |    6.699(R)|clk               |   0.000|
rgb<4>      |    5.778(R)|clk               |   0.000|
rgb<5>      |    5.543(R)|clk               |   0.000|
vs          |    6.207(R)|clk               |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk16M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk16M         |    9.262|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat May 30 18:21:47 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 165 MB



