0.7
2020.2
Oct 14 2022
05:20:55
U:/Desktop/Lab 4 Mutiplier/Lab 4 Mutiplier.sim/sim_1/synth/timing/xsim/testbench_time_synth.v,1708963776,verilog,,,,Controlunit;HexDriver;Xregister;glbl;multiplier_toplevel;register_unit;register_unit_0;sync_debounce;sync_debounce_1;sync_debounce_2;sync_debounce_3;sync_debounce_4;sync_debounce_5;sync_debounce_6;sync_debounce_7;sync_debounce_8,,uvm,,,,,,
U:/Desktop/Lab 4 Mutiplier/Lab 4 Mutiplier.srcs/sim_1/new/testbench-sim.sv,1708963256,systemVerilog,,,,testbench,,uvm,,,,,,
