#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Dec 30 00:53:45 2025
# Process ID: 13868
# Current directory: D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5328 D:\FPGA\Vivaldo Project\PUCCH-FORMAT-0\ofdm_demodulation\ofdm_demodulation.xpr
# Log file: D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/vivado.log
# Journal file: D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/ofdm_demodulation.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:ctr_fft:1.0'. The one found in IP location 'd:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation/OFDM_Demodulation_v0/ctr_ofdm/ctr_ofdm' will take precedence over the same IP in location d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/ctr_pre_fft
WARNING: [IP_Flow 19-2162] IP 'ctr_fft_0' is locked:
* IP definition 'ctr_fft_v1_0 (1.0)' for IP 'ctr_fft_0' (customized with software release 2019.2) has a different revision in the IP Catalog.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 888.203 ; gain = 208.230
update_compile_order -fileset sources_1
ipx::open_ipxact_file {D:\fpga\vivaldo project\pucch-format-0\ofdm_demodulation\component.xml}
WARNING: [IP_Flow 19-4963] xfft_0 has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:vcu108:part0:1.6'
WARNING: [IP_Flow 19-5226] Project source file 'd:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation/ofdm_demodulation.srcs/sources_1/ip/xfft_0/xfft_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation/ofdm_demodulation.srcs/sources_1/ip/ctr_fft_0/ctr_fft_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation/ofdm_demodulation.srcs/sources_1/new/fft.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation/ofdm_demodulation.srcs/sources_1/ip/xfft_0/xfft_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation/ofdm_demodulation.srcs/sources_1/ip/ctr_fft_0/ctr_fft_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation/ofdm_demodulation.srcs/sources_1/new/fft.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_testbench (Test Bench)': File 'd:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation/ofdm_demodulation.srcs/sim_1/new/tb.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_testbench (Test Bench)': File 'd:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation/tb_behav.wcfg' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-4963] xfft_0 has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:vcu108:part0:1.6'
WARNING: [IP_Flow 19-5226] Project source file 'd:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
ipx::remove_bus_interface rst [ipx::current_core]
ipx::remove_bus_interface clk [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path {d:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation}
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:ctr_fft:1.0'. The one found in IP location 'd:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation/OFDM_Demodulation_v0/ctr_ofdm/ctr_ofdm' will take precedence over the same IP in location d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/ctr_pre_fft
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path {d:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation}
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:ctr_fft:1.0'. The one found in IP location 'd:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation/OFDM_Demodulation_v0/ctr_ofdm/ctr_ofdm' will take precedence over the same IP in location d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/ctr_pre_fft
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/ofdm_demodulation.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/ofdm_demodulation.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/ofdm_demodulation.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/ofdm_demodulation.sim/sim_1/behav/xsim'
"xelab -wto 64a67b86754d413aa04129164858d0d3 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L cmpy_v6_0_18 -L floating_point_v7_0_17 -L xfft_v9_1_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 64a67b86754d413aa04129164858d0d3 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L cmpy_v6_0_18 -L floating_point_v7_0_17 -L xfft_v9_1_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:10 ; elapsed = 00:03:34 . Memory (MB): peak = 983.473 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '214' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/ofdm_demodulation.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/tb_behav.wcfg}
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1103.289 ; gain = 0.000
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1103.289 ; gain = 119.816
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:03:51 . Memory (MB): peak = 1103.289 ; gain = 119.816
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  {{D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips'.
save_wave_config {D:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/ofdm_demodulation/tb_behav.wcfg}
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] xfft_0 has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:vcu108:part0:1.6'
WARNING: [IP_Flow 19-5226] Project source file 'd:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation/component.xml' ignored by IP packager.
set_property core_revision 5 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {{d:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation} {d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:ctr_fft:1.0'. The one found in IP location 'd:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation/OFDM_Demodulation_v0/ctr_ofdm/ctr_ofdm' will take precedence over the same IP in location d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/ctr_pre_fft
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] xfft_0 has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:vcu108:part0:1.6'
WARNING: [IP_Flow 19-5226] Project source file 'd:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation/component.xml' ignored by IP packager.
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path {d:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation}
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:ctr_fft:1.0'. The one found in IP location 'd:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation/OFDM_Demodulation_v0/ctr_ofdm/ctr_ofdm' will take precedence over the same IP in location d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/ctr_pre_fft
ipx::unload_core {d:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation/component.xml}
ipx::open_ipxact_file {D:\fpga\vivaldo project\pucch-format-0\ofdm_demodulation\component.xml}
WARNING: [IP_Flow 19-4963] xfft_0 has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:vcu108:part0:1.6'
WARNING: [IP_Flow 19-5226] Project source file 'd:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation/ofdm_demodulation.srcs/sources_1/ip/xfft_0/xfft_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation/ofdm_demodulation.srcs/sources_1/ip/ctr_fft_0/ctr_fft_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation/ofdm_demodulation.srcs/sources_1/new/fft.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation/ofdm_demodulation.srcs/sources_1/ip/xfft_0/xfft_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation/ofdm_demodulation.srcs/sources_1/ip/ctr_fft_0/ctr_fft_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation/ofdm_demodulation.srcs/sources_1/new/fft.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_testbench (Test Bench)': File 'd:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation/ofdm_demodulation.srcs/sim_1/new/tb.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_testbench (Test Bench)': File 'd:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation/tb_behav.wcfg' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
set_property supported_families {} [ipx::current_core]
set_property supported_families {artix7 Production artix7l Production qartix7 Production qkintex7 Production qkintex7l Production kintexu Production kintexuplus Production qvirtex7 Production virtexuplus Production qzynq Production zynquplus Production kintex7 Production kintex7l Production spartan7 Production virtex7 Production virtexu Production virtexuplus58g Production virtexuplusHBM Production aartix7 Production akintex7 Production aspartan7 Production azynq Production zynq Production} [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-4963] xfft_0 has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:vcu108:part0:1.6'
WARNING: [IP_Flow 19-5226] Project source file 'd:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
ipx::remove_bus_interface rst [ipx::current_core]
ipx::remove_bus_interface clk [ipx::current_core]
set_property core_revision 6 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path {d:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation}
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:ctr_fft:1.0'. The one found in IP location 'd:/fpga/vivaldo project/pucch-format-0/ofdm_demodulation/OFDM_Demodulation_v0/ctr_ofdm/ctr_ofdm' will take precedence over the same IP in location d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/all_sub_ips/ctr_pre_fft
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 30 01:16:37 2025...
