<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Mon Nov 27 18:04:19 2023" VIVADOVERSION="2022.2">

  <SYSTEMINFO ARCH="virtexuplus" BOARD="xilinx.com:au250:part0:1.4" DEVICE="xcu250" NAME="bd_1361" PACKAGE="figd2104" SPEEDGRADE="-2L"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk_freerun" SIGIS="clk" SIGNAME="External_Ports_aclk_freerun">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00" PORT="clk_in1"/>
        <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01" PORT="clk_in1"/>
        <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="ACLK"/>
        <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M00_ACLK"/>
        <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M01_ACLK"/>
        <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M02_ACLK"/>
        <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="frequency_counters_psreset_aclk_freerun" PORT="slowest_sync_clk"/>
        <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk_kernel_00" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk_kernel_01" PORT="s_axi_aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="50000000" DIR="I" NAME="aclk_ctrl" SIGIS="clk" SIGNAME="External_Ports_aclk_ctrl">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="ACLK"/>
        <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M00_ACLK"/>
        <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M01_ACLK"/>
        <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M02_ACLK"/>
        <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M03_ACLK"/>
        <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M04_ACLK"/>
        <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M05_ACLK"/>
        <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="S00_ACLK"/>
        <CONNECTION INSTANCE="build_info" PORT="S_AXI_ACLK"/>
        <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr0_1" PORT="clk"/>
        <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr0_2" PORT="clk"/>
        <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr0_3" PORT="clk"/>
        <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr0_4" PORT="clk"/>
        <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr1_1" PORT="clk"/>
        <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr1_2" PORT="clk"/>
        <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr1_3" PORT="clk"/>
        <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr1_4" PORT="clk"/>
        <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr2_1" PORT="clk"/>
        <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr2_2" PORT="clk"/>
        <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr2_3" PORT="clk"/>
        <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr2_4" PORT="clk"/>
        <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr3_1" PORT="clk"/>
        <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr3_2" PORT="clk"/>
        <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr3_3" PORT="clk"/>
        <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr3_4" PORT="clk"/>
        <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr3_5" PORT="clk"/>
        <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr3_6" PORT="clk"/>
        <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="S00_ACLK"/>
        <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk" PORT="test_clk0"/>
        <CONNECTION INSTANCE="gapping_demand_gapping_demand_toggle" PORT="CLK"/>
        <CONNECTION INSTANCE="gapping_demand_gpio_gapping_demand" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="gapping_demand_clock_throttling_avg" PORT="Clk"/>
        <CONNECTION INSTANCE="ucs_control_status_gpio_ucs_control_status" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="ucs_control_status_clock_shutdown_latch" PORT="Clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="250000000" DIR="I" NAME="aclk_pcie" SIGIS="clk" SIGNAME="External_Ports_aclk_pcie">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr0_1" PORT="clk"/>
        <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr0_2" PORT="clk"/>
        <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr0_3" PORT="clk"/>
        <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr0_4" PORT="clk"/>
        <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr1_1" PORT="clk"/>
        <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr1_2" PORT="clk"/>
        <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr1_3" PORT="clk"/>
        <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr1_4" PORT="clk"/>
        <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr2_1" PORT="clk"/>
        <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr2_2" PORT="clk"/>
        <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr2_3" PORT="clk"/>
        <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr2_4" PORT="clk"/>
        <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr3_1" PORT="clk"/>
        <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr3_2" PORT="clk"/>
        <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr3_3" PORT="clk"/>
        <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr3_4" PORT="clk"/>
        <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr3_5" PORT="clk"/>
        <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr3_6" PORT="clk"/>
        <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk" PORT="test_clk1"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="300000000" DIR="O" NAME="aclk_kernel_00" SIGIS="clk" SIGNAME="aclk_kernel_00_hierarchy_aclk_kernel_00_adapt_clk_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_aclk_kernel_00_adapt" PORT="clk_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="500000000" DIR="O" NAME="aclk_kernel_01" SIGIS="clk" SIGNAME="aclk_kernel_01_hierarchy_aclk_kernel_01_adapt_clk_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_aclk_kernel_01_adapt" PORT="clk_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="aresetn_ctrl" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_aresetn_ctrl">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_clock_throttling_aclk_kernel_00" PORT="Rst_In"/>
        <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_clock_throttling_aclk_kernel_01" PORT="Rst_In"/>
        <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="ARESETN"/>
        <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M00_ARESETN"/>
        <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M01_ARESETN"/>
        <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M02_ARESETN"/>
        <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M03_ARESETN"/>
        <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M04_ARESETN"/>
        <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M05_ARESETN"/>
        <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="S00_ARESETN"/>
        <CONNECTION INSTANCE="build_info" PORT="S_AXI_ARESETN"/>
        <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr0_1" PORT="d"/>
        <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr1_1" PORT="d"/>
        <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr2_1" PORT="d"/>
        <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr3_1" PORT="d"/>
        <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="S00_ARESETN"/>
        <CONNECTION INSTANCE="frequency_counters_psreset_aclk_freerun" PORT="ext_reset_in"/>
        <CONNECTION INSTANCE="gapping_demand_gpio_gapping_demand" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="gapping_demand_clock_throttling_avg" PORT="Rst"/>
        <CONNECTION INSTANCE="ucs_control_status_gpio_ucs_control_status" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="ucs_control_status_clock_shutdown_latch" PORT="Rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="aresetn_pcie" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_aresetn_pcie">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_psreset_kernel_00" PORT="ext_reset_in"/>
        <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_psreset_kernel_01" PORT="ext_reset_in"/>
        <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr0_1" PORT="d"/>
        <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr1_1" PORT="d"/>
        <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr2_1" PORT="d"/>
        <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr3_1" PORT="d"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="aresetn_ctrl_slr0" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr0_4_q">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr0_4" PORT="q"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="aresetn_ctrl_slr1" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr1_4_q">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr1_4" PORT="q"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="aresetn_ctrl_slr2" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr2_4_q">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr2_4" PORT="q"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="aresetn_ctrl_slr3" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr3_6_q">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr3_6" PORT="q"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="aresetn_pcie_slr0" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="fanout_aresetn_pcie_fanout_aresetn_pcie_slr0_4_q">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr0_4" PORT="q"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="aresetn_pcie_slr1" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="fanout_aresetn_pcie_fanout_aresetn_pcie_slr1_4_q">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr1_4" PORT="q"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="aresetn_pcie_slr2" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="fanout_aresetn_pcie_fanout_aresetn_pcie_slr2_4_q">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr2_4" PORT="q"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="aresetn_pcie_slr3" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="fanout_aresetn_pcie_fanout_aresetn_pcie_slr3_6_q">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr3_6" PORT="q"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="aresetn_kernel_00_slr0" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr0_4_q">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr0_4" PORT="q"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="aresetn_kernel_00_slr1" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr1_4_q">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr1_4" PORT="q"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="aresetn_kernel_00_slr2" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr2_4_q">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr2_4" PORT="q"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="aresetn_kernel_00_slr3" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr3_6_q">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr3_6" PORT="q"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="aresetn_kernel_01_slr0" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr0_4_q">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr0_4" PORT="q"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="aresetn_kernel_01_slr1" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr1_4_q">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr1_4" PORT="q"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="aresetn_kernel_01_slr2" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr2_4_q">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr2_4" PORT="q"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="aresetn_kernel_01_slr3" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr3_6_q">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr3_6" PORT="q"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="shutdown_clocks" SIGIS="undef" SIGNAME="External_Ports_shutdown_clocks">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ucs_control_status_clock_shutdown_latch" PORT="Request_SC"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="23" NAME="s_axi_ctrl_mgmt_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_S00_AXI_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="S00_AXI_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="s_axi_ctrl_mgmt_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_S00_AXI_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="S00_AXI_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="s_axi_ctrl_mgmt_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_S00_AXI_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="S00_AXI_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="s_axi_ctrl_mgmt_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_S00_AXI_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="S00_AXI_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="s_axi_ctrl_mgmt_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_S00_AXI_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="S00_AXI_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="s_axi_ctrl_mgmt_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_S00_AXI_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="S00_AXI_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="s_axi_ctrl_mgmt_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_S00_AXI_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="S00_AXI_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="s_axi_ctrl_mgmt_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_S00_AXI_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="S00_AXI_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axi_ctrl_mgmt_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_S00_AXI_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="S00_AXI_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="s_axi_ctrl_mgmt_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_S00_AXI_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="S00_AXI_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="s_axi_ctrl_mgmt_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_S00_AXI_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="S00_AXI_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="23" NAME="s_axi_ctrl_mgmt_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_S00_AXI_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="S00_AXI_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="s_axi_ctrl_mgmt_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_S00_AXI_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="S00_AXI_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="s_axi_ctrl_mgmt_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_S00_AXI_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="S00_AXI_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="s_axi_ctrl_mgmt_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_S00_AXI_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="S00_AXI_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="s_axi_ctrl_mgmt_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_S00_AXI_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="S00_AXI_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axi_ctrl_mgmt_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_S00_AXI_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="S00_AXI_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="s_axi_ctrl_mgmt_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_S00_AXI_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="S00_AXI_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="s_axi_ctrl_mgmt_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_S00_AXI_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="S00_AXI_rready"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_s_axi_ctrl_mgmt" DATAWIDTH="32" NAME="s_axi_ctrl_mgmt" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="24"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="1"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_ctrl_mgmt_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_ctrl_mgmt_awprot"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_ctrl_mgmt_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_ctrl_mgmt_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_ctrl_mgmt_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_ctrl_mgmt_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_ctrl_mgmt_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_ctrl_mgmt_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_ctrl_mgmt_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_ctrl_mgmt_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_ctrl_mgmt_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_ctrl_mgmt_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_ctrl_mgmt_arprot"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_ctrl_mgmt_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_ctrl_mgmt_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_ctrl_mgmt_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_ctrl_mgmt_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_ctrl_mgmt_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_ctrl_mgmt_rready"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x00980000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00980FFF" INSTANCE="build_info" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="s_axi_ctrl_mgmt" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00981000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00981FFF" INSTANCE="gapping_demand_gpio_gapping_demand" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="s_axi_ctrl_mgmt" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00982000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00982FFF" INSTANCE="ucs_control_status_gpio_ucs_control_status" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="s_axi_ctrl_mgmt" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00983000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00983FFF" INSTANCE="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="s_axi_ctrl_mgmt" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_lite"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00984000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00984FFF" INSTANCE="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="s_axi_ctrl_mgmt" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_lite"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x00989000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00989FFF" INSTANCE="frequency_counters_frequency_counter_aclk_kernel_00" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="s_axi_ctrl_mgmt" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x0098A000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0098AFFF" INSTANCE="frequency_counters_frequency_counter_aclk_kernel_01" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="s_axi_ctrl_mgmt" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x00991000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00991FFF" INSTANCE="frequency_counters_frequency_counter_aclk" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="s_axi_ctrl_mgmt" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="build_info"/>
        <PERIPHERAL INSTANCE="gapping_demand_gpio_gapping_demand"/>
        <PERIPHERAL INSTANCE="ucs_control_status_gpio_ucs_control_status"/>
        <PERIPHERAL INSTANCE="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00"/>
        <PERIPHERAL INSTANCE="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01"/>
        <PERIPHERAL INSTANCE="frequency_counters_frequency_counter_aclk_kernel_00"/>
        <PERIPHERAL INSTANCE="frequency_counters_frequency_counter_aclk_kernel_01"/>
        <PERIPHERAL INSTANCE="frequency_counters_frequency_counter_aclk"/>
      </PERIPHERALS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="0" FULLNAME="/aclk_kernel_00_hierarchy/aclk_kernel_00_adapt" HWVERSION="1.0" INSTANCE="aclk_kernel_00_hierarchy_aclk_kernel_00_adapt" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_metadata_adapter" VLNV="xilinx.com:ip:clk_metadata_adapter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_aclk_kernel_00"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_aclk_kernel_00_adapt_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk_in" SIGIS="clk" SIGNAME="aclk_kernel_00_hierarchy_clock_throttling_aclk_kernel_00_Clk_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_clock_throttling_aclk_kernel_00" PORT="Clk_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="O" NAME="clk_out" SIGIS="clk" SIGNAME="aclk_kernel_00_hierarchy_aclk_kernel_00_adapt_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_kernel_00"/>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk_kernel_00" PORT="test_clk1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/aclk_kernel_00_hierarchy/aclk_kernel_00_cont_adapt" HWVERSION="1.0" INSTANCE="aclk_kernel_00_hierarchy_aclk_kernel_00_cont_adapt" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_metadata_adapter" VLNV="xilinx.com:ip:clk_metadata_adapter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_aclk_kernel_00"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_aclk_kernel_00_cont_adapt_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk_in" SIGIS="clk" SIGNAME="aclk_kernel_00_hierarchy_clock_throttling_aclk_kernel_00_Clk_Out_Cont">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_clock_throttling_aclk_kernel_00" PORT="Clk_Out_Cont"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="O" NAME="clk_out" SIGIS="clk" SIGNAME="aclk_kernel_00_hierarchy_aclk_kernel_00_cont_adapt_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr0_1" PORT="clk"/>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr0_2" PORT="clk"/>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr0_3" PORT="clk"/>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr0_4" PORT="clk"/>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr1_1" PORT="clk"/>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr1_2" PORT="clk"/>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr1_3" PORT="clk"/>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr1_4" PORT="clk"/>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr2_1" PORT="clk"/>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr2_2" PORT="clk"/>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr2_3" PORT="clk"/>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr2_4" PORT="clk"/>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr3_1" PORT="clk"/>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr3_2" PORT="clk"/>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr3_3" PORT="clk"/>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr3_4" PORT="clk"/>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr3_5" PORT="clk"/>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr3_6" PORT="clk"/>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_psreset_kernel_00" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk_kernel_00" PORT="test_clk0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="11" FULLNAME="/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00" HWVERSION="6.0" INSTANCE="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_wiz" VLNV="xilinx.com:ip:clk_wiz:6.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clk_wiz;v=v6_0;d=pg065-clk-wiz.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_CLKOUT2_USED" VALUE="0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="C_AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="C_ENABLE_CLOCK_MONITOR" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK0" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK1" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK2" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK3" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL0" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL1" VALUE="0"/>
        <PARAMETER NAME="C_REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="C_PRECISION" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT4_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT5_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_USED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT1_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT2_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT3_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT4_BAR" VALUE="0"/>
        <PARAMETER NAME="c_component_name" VALUE="bd_1361_clkwiz_aclk_kernel_00_0"/>
        <PARAMETER NAME="C_PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="C_USE_FREQ_SYNTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_PHASE_ALIGNMENT" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="C_USE_MIN_POWER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MIN_O_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MAX_I_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_PHASE_SHIFT" VALUE="0"/>
        <PARAMETER NAME="C_OPTIMIZE_CLOCKING_STRUCTURE_EN" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_SWITCHOVER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_RECONFIG" VALUE="1"/>
        <PARAMETER NAME="C_USE_SPREAD_SPECTRUM" VALUE="0"/>
        <PARAMETER NAME="C_USE_FAST_SIMULATION" VALUE="0"/>
        <PARAMETER NAME="C_PRIMTYPE_SEL" VALUE="AUTO"/>
        <PARAMETER NAME="C_USE_CLK_VALID" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="C_SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_FEEDBACK_SOURCE" VALUE="FDBK_ONCHIP"/>
        <PARAMETER NAME="C_PRIM_SOURCE" VALUE="No_buffer"/>
        <PARAMETER NAME="C_PHASESHIFT_MODE" VALUE="LATENCY"/>
        <PARAMETER NAME="C_SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="C_USE_RESET" VALUE="1"/>
        <PARAMETER NAME="C_RESET_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_LOCKED" VALUE="1"/>
        <PARAMETER NAME="C_USE_INCLK_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKFB_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_POWER_DOWN" VALUE="1"/>
        <PARAMETER NAME="C_USE_STATUS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FREEZE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT1_DRIVES" VALUE="No_buffer"/>
        <PARAMETER NAME="C_CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW0" VALUE="Input Clock   Freq (MHz)    Input Jitter (UI)"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW1" VALUE="__primary_________100.000____________0.010"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW2" VALUE="no_secondary_input_clock"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0A" VALUE="Output     Output      Phase    Duty Cycle   Pk-to-Pk     Phase"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0B" VALUE="Clock     Freq (MHz)  (degrees)    (%)     Jitter (ps)  Error (ps)"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW1" VALUE="clk_out1__300.00000______0.000______50.0_______94.862_____87.180"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW2" VALUE="no_CLK_OUT2_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW3" VALUE="no_CLK_OUT3_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW4" VALUE="no_CLK_OUT4_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW5" VALUE="no_CLK_OUT5_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW6" VALUE="no_CLK_OUT6_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW7" VALUE="no_CLK_OUT7_output"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_OUT_FREQ" VALUE="300"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT1_OUT_FREQ" VALUE="300.00000"/>
        <PARAMETER NAME="C_CLKOUT2_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT2_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_USE_SAFE_CLOCK_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLOCK_SEQUENCING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="C_MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_MULT_F" VALUE="12.000"/>
        <PARAMETER NAME="C_MMCM_CLKIN1_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_MMCM_CLKIN2_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_CASCADE" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLOCK_HOLD" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_COMPENSATION" VALUE="AUTO"/>
        <PARAMETER NAME="C_MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_STARTUP_WAIT" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DIVIDE_F" VALUE="4.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_PLL_NOTES" VALUE="No notes"/>
        <PARAMETER NAME="C_PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_MULT" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKIN_PERIOD" VALUE="1.000"/>
        <PARAMETER NAME="C_PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="C_PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLOCK_MGR_TYPE" VALUE="NA"/>
        <PARAMETER NAME="C_OVERRIDE_MMCM" VALUE="0"/>
        <PARAMETER NAME="C_OVERRIDE_PLL" VALUE="0"/>
        <PARAMETER NAME="C_PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="C_SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="C_CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="C_CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="C_CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="C_CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="C_CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="C_CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="C_CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="C_RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="C_LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="C_CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="C_CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="C_CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="C_CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="C_CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="C_CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="C_POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="C_DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="C_DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="C_DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="C_DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="C_DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="C_DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="C_DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="C_PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="C_PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="C_PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="C_PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="C_CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="C_STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="C_CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="C_INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="C_CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="C_CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="C_SS_MOD_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="C_SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="C_HAS_CDDC" VALUE="0"/>
        <PARAMETER NAME="C_CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="C_CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="C_CLKOUTPHY_MODE" VALUE="VCO"/>
        <PARAMETER NAME="C_ENABLE_CLKOUTPHY" VALUE="0"/>
        <PARAMETER NAME="C_INTERFACE_SELECTION" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_POWER_REG" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT0_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT0_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT1_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT1_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT2_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT2_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT3_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT3_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT4_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT4_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT5_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT5_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT6_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT6_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKFBOUT_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKFBOUT_2" VALUE="0000"/>
        <PARAMETER NAME="C_DIVCLK" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_1" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_2" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_3" VALUE="0000"/>
        <PARAMETER NAME="C_FILTER_1" VALUE="0000"/>
        <PARAMETER NAME="C_FILTER_2" VALUE="0000"/>
        <PARAMETER NAME="C_DIVIDE1_AUTO" VALUE="1"/>
        <PARAMETER NAME="C_DIVIDE2_AUTO" VALUE="0.25"/>
        <PARAMETER NAME="C_DIVIDE3_AUTO" VALUE="0.25"/>
        <PARAMETER NAME="C_DIVIDE4_AUTO" VALUE="0.25"/>
        <PARAMETER NAME="C_DIVIDE5_AUTO" VALUE="0.25"/>
        <PARAMETER NAME="C_DIVIDE6_AUTO" VALUE="0.25"/>
        <PARAMETER NAME="C_DIVIDE7_AUTO" VALUE="0.25"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV5" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV6" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV7" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT0_ACTUAL_FREQ" VALUE="300.00000"/>
        <PARAMETER NAME="C_CLKOUT1_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT2_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_M_MAX" VALUE="128.000"/>
        <PARAMETER NAME="C_M_MIN" VALUE="2.000"/>
        <PARAMETER NAME="C_D_MAX" VALUE="93.000"/>
        <PARAMETER NAME="C_D_MIN" VALUE="1.000"/>
        <PARAMETER NAME="C_O_MAX" VALUE="128.000"/>
        <PARAMETER NAME="C_O_MIN" VALUE="1.000"/>
        <PARAMETER NAME="C_VCO_MIN" VALUE="800.000"/>
        <PARAMETER NAME="C_VCO_MAX" VALUE="1600.000"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_clkwiz_aclk_kernel_00_0"/>
        <PARAMETER NAME="USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="ENABLE_CLOCK_MONITOR" VALUE="false"/>
        <PARAMETER NAME="OPTIMIZE_CLOCKING_STRUCTURE_EN" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK0" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK1" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK2" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK3" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL0" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL1" VALUE="false"/>
        <PARAMETER NAME="REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="PRECISION" VALUE="1"/>
        <PARAMETER NAME="PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="PRIMTYPE_SEL" VALUE="mmcm_adv"/>
        <PARAMETER NAME="CLOCK_MGR_TYPE" VALUE="auto"/>
        <PARAMETER NAME="USE_FREQ_SYNTH" VALUE="true"/>
        <PARAMETER NAME="USE_SPREAD_SPECTRUM" VALUE="false"/>
        <PARAMETER NAME="USE_PHASE_ALIGNMENT" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_POWER" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_PHASE_SHIFT" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG" VALUE="true"/>
        <PARAMETER NAME="JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="PHASESHIFT_MODE" VALUE="LATENCY"/>
        <PARAMETER NAME="IN_JITTER_UNITS" VALUE="Units_UI"/>
        <PARAMETER NAME="RELATIVE_INCLK" VALUE="REL_PRIMARY"/>
        <PARAMETER NAME="USE_INCLK_SWITCHOVER" VALUE="false"/>
        <PARAMETER NAME="SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="JITTER_OPTIONS" VALUE="UI"/>
        <PARAMETER NAME="CLKIN1_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN2_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKOUT1_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT2_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_USED" VALUE="false"/>
        <PARAMETER NAME="NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="CLK_OUT1_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT2_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT3_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT4_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT5_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT6_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT7_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_OUT_FREQ" VALUE="300"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="USE_MAX_I_JITTER" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_O_JITTER" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="PRIM_SOURCE" VALUE="No_buffer"/>
        <PARAMETER NAME="CLKOUT1_DRIVES" VALUE="No_buffer"/>
        <PARAMETER NAME="CLKOUT2_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="CLKOUT3_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="CLKOUT4_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="CLKOUT5_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="CLKOUT6_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="CLKOUT7_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="FEEDBACK_SOURCE" VALUE="FDBK_ONCHIP"/>
        <PARAMETER NAME="CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="SUMMARY_STRINGS" VALUE="empty"/>
        <PARAMETER NAME="USE_LOCKED" VALUE="true"/>
        <PARAMETER NAME="CALC_DONE" VALUE="empty"/>
        <PARAMETER NAME="USE_RESET" VALUE="true"/>
        <PARAMETER NAME="USE_POWER_DOWN" VALUE="true"/>
        <PARAMETER NAME="USE_STATUS" VALUE="false"/>
        <PARAMETER NAME="USE_FREEZE" VALUE="false"/>
        <PARAMETER NAME="USE_CLK_VALID" VALUE="false"/>
        <PARAMETER NAME="USE_INCLK_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_CLKFB_STOPPED" VALUE="false"/>
        <PARAMETER NAME="RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="SS_MOD_FREQ" VALUE="250"/>
        <PARAMETER NAME="SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="OVERRIDE_MMCM" VALUE="false"/>
        <PARAMETER NAME="MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_MULT_F" VALUE="12.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKIN1_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="MMCM_CLKIN2_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_CASCADE" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLOCK_HOLD" VALUE="false"/>
        <PARAMETER NAME="MMCM_COMPENSATION" VALUE="AUTO"/>
        <PARAMETER NAME="MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_STARTUP_WAIT" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DIVIDE_F" VALUE="4.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT1_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT2_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT3_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT5_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT6_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="OVERRIDE_PLL" VALUE="false"/>
        <PARAMETER NAME="PLL_NOTES" VALUE="None"/>
        <PARAMETER NAME="PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="PLL_CLKFBOUT_MULT" VALUE="4"/>
        <PARAMETER NAME="PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKIN_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="RESET_TYPE" VALUE="ACTIVE_HIGH"/>
        <PARAMETER NAME="USE_SAFE_CLOCK_STARTUP" VALUE="false"/>
        <PARAMETER NAME="USE_CLOCK_SEQUENCING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="ENABLE_CDDC" VALUE="false"/>
        <PARAMETER NAME="CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="ENABLE_CLKOUTPHY" VALUE="false"/>
        <PARAMETER NAME="CLKOUTPHY_REQUESTED_FREQ" VALUE="600.000"/>
        <PARAMETER NAME="CLKOUT1_JITTER" VALUE="94.862"/>
        <PARAMETER NAME="CLKOUT1_PHASE_ERROR" VALUE="87.180"/>
        <PARAMETER NAME="CLKOUT2_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT2_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="INPUT_MODE" VALUE="frequency"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="AXI_DRP" VALUE="false"/>
        <PARAMETER NAME="PHASE_DUTY_CONFIG" VALUE="false"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00983000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x00983FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_aresetn_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_in1" SIGIS="clk" SIGNAME="External_Ports_aclk_freerun">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_freerun"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="O" NAME="clk_out1" SIGIS="clk" SIGNAME="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_clock_throttling_aclk_kernel_00" PORT="Clk_In"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="power_down" SIGIS="undef" SIGNAME="ucs_control_status_clock_shutdown_latch_Shutdown_Latch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ucs_control_status_clock_shutdown_latch" PORT="Shutdown_Latch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="locked" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_clock_throttling_aclk_kernel_00" PORT="Locked"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_ic_ctrl_mgmt_top_M00_AXI" DATAWIDTH="32" NAME="s_axi_lite" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="11"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00" HWVERSION="2.0" INSTANCE="aclk_kernel_00_hierarchy_clock_throttling_aclk_kernel_00" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="shell_utils_clock_throttling" VLNV="xilinx.com:ip:shell_utils_clock_throttling:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CLK_SLOW_DIV" VALUE="1"/>
        <PARAMETER NAME="SYNTH_SIZE" VALUE="8"/>
        <PARAMETER NAME="IS_VERSAL" VALUE="false"/>
        <PARAMETER NAME="SIM_DEVICE" VALUE="ULTRASCALE_PLUS"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_clock_throttling_aclk_kernel_00_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="Clk_In" SIGIS="clk" SIGNAME="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Rst_In" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_aresetn_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Locked" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00" PORT="locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Startup_Done" SIGIS="undef" SIGNAME="ucs_control_status_slice_ucs_control_status_done_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ucs_control_status_slice_ucs_control_status_done" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Shutdown_Latch" SIGIS="undef" SIGNAME="ucs_control_status_clock_shutdown_latch_Request_Latch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ucs_control_status_clock_shutdown_latch" PORT="Request_Latch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Rate_Upd_Tog" SIGIS="undef" SIGNAME="gapping_demand_gapping_demand_toggle_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gapping_demand_gapping_demand_toggle" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="Rate_In" RIGHT="0" SIGIS="undef" SIGNAME="gapping_demand_slice_gapping_demand_rate_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gapping_demand_slice_gapping_demand_rate" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Rst_Async" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="aclk_kernel_00_hierarchy_clock_throttling_aclk_kernel_00_Rst_Async">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_psreset_kernel_00" PORT="aux_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="O" NAME="Clk_Out" SIGIS="clk" SIGNAME="aclk_kernel_00_hierarchy_clock_throttling_aclk_kernel_00_Clk_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_aclk_kernel_00_adapt" PORT="clk_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="O" NAME="Clk_Out_Cont" SIGIS="clk" SIGNAME="aclk_kernel_00_hierarchy_clock_throttling_aclk_kernel_00_Clk_Out_Cont">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_aclk_kernel_00_cont_adapt" PORT="clk_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr0_1" HWVERSION="1.0" INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr0_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_kernel_00_slr0_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_psreset_kernel_00_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_psreset_kernel_00" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr0_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr0_2" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="aclk_kernel_00_hierarchy_aclk_kernel_00_cont_adapt_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_aclk_kernel_00_cont_adapt" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr0_2" HWVERSION="1.0" INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr0_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_kernel_00_slr0_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr0_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr0_1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr0_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr0_3" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="aclk_kernel_00_hierarchy_aclk_kernel_00_cont_adapt_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_aclk_kernel_00_cont_adapt" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr0_3" HWVERSION="1.0" INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr0_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_kernel_00_slr0_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr0_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr0_2" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr0_3_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr0_4" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="aclk_kernel_00_hierarchy_aclk_kernel_00_cont_adapt_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_aclk_kernel_00_cont_adapt" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr0_4" HWVERSION="1.0" INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr0_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_kernel_00_slr0_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr0_3_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr0_3" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr0_4_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn_kernel_00_slr0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="aclk_kernel_00_hierarchy_aclk_kernel_00_cont_adapt_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_aclk_kernel_00_cont_adapt" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr1_1" HWVERSION="1.0" INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr1_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_kernel_00_slr1_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_psreset_kernel_00_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_psreset_kernel_00" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr1_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr1_2" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="aclk_kernel_00_hierarchy_aclk_kernel_00_cont_adapt_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_aclk_kernel_00_cont_adapt" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr1_2" HWVERSION="1.0" INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr1_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_kernel_00_slr1_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr1_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr1_1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr1_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr1_3" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="aclk_kernel_00_hierarchy_aclk_kernel_00_cont_adapt_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_aclk_kernel_00_cont_adapt" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr1_3" HWVERSION="1.0" INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr1_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_kernel_00_slr1_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr1_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr1_2" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr1_3_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr1_4" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="aclk_kernel_00_hierarchy_aclk_kernel_00_cont_adapt_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_aclk_kernel_00_cont_adapt" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr1_4" HWVERSION="1.0" INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr1_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_kernel_00_slr1_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr1_3_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr1_3" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr1_4_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn_kernel_00_slr1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="aclk_kernel_00_hierarchy_aclk_kernel_00_cont_adapt_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_aclk_kernel_00_cont_adapt" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr2_1" HWVERSION="1.0" INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr2_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_kernel_00_slr2_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_psreset_kernel_00_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_psreset_kernel_00" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr2_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr2_2" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="aclk_kernel_00_hierarchy_aclk_kernel_00_cont_adapt_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_aclk_kernel_00_cont_adapt" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr2_2" HWVERSION="1.0" INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr2_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_kernel_00_slr2_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr2_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr2_1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr2_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr2_3" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="aclk_kernel_00_hierarchy_aclk_kernel_00_cont_adapt_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_aclk_kernel_00_cont_adapt" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr2_3" HWVERSION="1.0" INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr2_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_kernel_00_slr2_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr2_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr2_2" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr2_3_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr2_4" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="aclk_kernel_00_hierarchy_aclk_kernel_00_cont_adapt_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_aclk_kernel_00_cont_adapt" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr2_4" HWVERSION="1.0" INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr2_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_kernel_00_slr2_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr2_3_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr2_3" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr2_4_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn_kernel_00_slr2"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="aclk_kernel_00_hierarchy_aclk_kernel_00_cont_adapt_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_aclk_kernel_00_cont_adapt" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr3_1" HWVERSION="1.0" INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr3_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_kernel_00_slr3_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_psreset_kernel_00_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_psreset_kernel_00" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr3_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr3_2" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="aclk_kernel_00_hierarchy_aclk_kernel_00_cont_adapt_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_aclk_kernel_00_cont_adapt" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr3_2" HWVERSION="1.0" INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr3_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_kernel_00_slr3_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr3_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr3_1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr3_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr3_3" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="aclk_kernel_00_hierarchy_aclk_kernel_00_cont_adapt_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_aclk_kernel_00_cont_adapt" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr3_3" HWVERSION="1.0" INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr3_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_kernel_00_slr3_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr3_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr3_2" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr3_3_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr3_4" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="aclk_kernel_00_hierarchy_aclk_kernel_00_cont_adapt_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_aclk_kernel_00_cont_adapt" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr3_4" HWVERSION="1.0" INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr3_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_kernel_00_slr3_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr3_3_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr3_3" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr3_4_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr3_5" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="aclk_kernel_00_hierarchy_aclk_kernel_00_cont_adapt_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_aclk_kernel_00_cont_adapt" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr3_5" HWVERSION="1.0" INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr3_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_kernel_00_slr3_5_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr3_4_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr3_4" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr3_5_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr3_6" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="aclk_kernel_00_hierarchy_aclk_kernel_00_cont_adapt_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_aclk_kernel_00_cont_adapt" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/fanout_aresetn_kernel_00_slr3_6" HWVERSION="1.0" INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr3_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_kernel_00_slr3_6_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr3_5_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr3_5" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr3_6_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn_kernel_00_slr3"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="aclk_kernel_00_hierarchy_aclk_kernel_00_cont_adapt_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_aclk_kernel_00_cont_adapt" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/aclk_kernel_00_hierarchy/fanout_aresetn_kernel_00/vcc" HWVERSION="1.1" INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_vcc" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_vcc_2"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr0_1" PORT="resetn"/>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr0_2" PORT="resetn"/>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr0_3" PORT="resetn"/>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr0_4" PORT="resetn"/>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr1_1" PORT="resetn"/>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr1_2" PORT="resetn"/>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr1_3" PORT="resetn"/>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr1_4" PORT="resetn"/>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr2_1" PORT="resetn"/>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr2_2" PORT="resetn"/>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr2_3" PORT="resetn"/>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr2_4" PORT="resetn"/>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr3_1" PORT="resetn"/>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr3_2" PORT="resetn"/>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr3_3" PORT="resetn"/>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr3_4" PORT="resetn"/>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr3_5" PORT="resetn"/>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr3_6" PORT="resetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/aclk_kernel_00_hierarchy/psreset_kernel_00" HWVERSION="5.0" INSTANCE="aclk_kernel_00_hierarchy_psreset_kernel_00" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_psreset_kernel_00_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="aclk_kernel_00_hierarchy_aclk_kernel_00_cont_adapt_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_aclk_kernel_00_cont_adapt" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_aresetn_pcie">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn_pcie"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="aclk_kernel_00_hierarchy_clock_throttling_aclk_kernel_00_Rst_Async">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_clock_throttling_aclk_kernel_00" PORT="Rst_Async"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="aclk_kernel_00_hierarchy_psreset_kernel_00_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr0_1" PORT="d"/>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr1_1" PORT="d"/>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr2_1" PORT="d"/>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_fanout_aresetn_kernel_00_fanout_aresetn_kernel_00_slr3_1" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/aclk_kernel_01_hierarchy/aclk_kernel_01_adapt" HWVERSION="1.0" INSTANCE="aclk_kernel_01_hierarchy_aclk_kernel_01_adapt" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_metadata_adapter" VLNV="xilinx.com:ip:clk_metadata_adapter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_aclk_kernel_01"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_aclk_kernel_01_adapt_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="500000000" DIR="I" NAME="clk_in" SIGIS="clk" SIGNAME="aclk_kernel_01_hierarchy_clock_throttling_aclk_kernel_01_Clk_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_clock_throttling_aclk_kernel_01" PORT="Clk_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="500000000" DIR="O" NAME="clk_out" SIGIS="clk" SIGNAME="aclk_kernel_01_hierarchy_aclk_kernel_01_adapt_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_kernel_01"/>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk_kernel_01" PORT="test_clk1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/aclk_kernel_01_hierarchy/aclk_kernel_01_cont_adapt" HWVERSION="1.0" INSTANCE="aclk_kernel_01_hierarchy_aclk_kernel_01_cont_adapt" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_metadata_adapter" VLNV="xilinx.com:ip:clk_metadata_adapter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_aclk_kernel_01"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_aclk_kernel_01_cont_adapt_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="500000000" DIR="I" NAME="clk_in" SIGIS="clk" SIGNAME="aclk_kernel_01_hierarchy_clock_throttling_aclk_kernel_01_Clk_Out_Cont">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_clock_throttling_aclk_kernel_01" PORT="Clk_Out_Cont"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="500000000" DIR="O" NAME="clk_out" SIGIS="clk" SIGNAME="aclk_kernel_01_hierarchy_aclk_kernel_01_cont_adapt_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr0_1" PORT="clk"/>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr0_2" PORT="clk"/>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr0_3" PORT="clk"/>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr0_4" PORT="clk"/>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr1_1" PORT="clk"/>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr1_2" PORT="clk"/>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr1_3" PORT="clk"/>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr1_4" PORT="clk"/>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr2_1" PORT="clk"/>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr2_2" PORT="clk"/>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr2_3" PORT="clk"/>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr2_4" PORT="clk"/>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr3_1" PORT="clk"/>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr3_2" PORT="clk"/>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr3_3" PORT="clk"/>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr3_4" PORT="clk"/>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr3_5" PORT="clk"/>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr3_6" PORT="clk"/>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_psreset_kernel_01" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk_kernel_01" PORT="test_clk0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="11" FULLNAME="/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01" HWVERSION="6.0" INSTANCE="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_wiz" VLNV="xilinx.com:ip:clk_wiz:6.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clk_wiz;v=v6_0;d=pg065-clk-wiz.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_CLKOUT2_USED" VALUE="0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="C_AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="C_ENABLE_CLOCK_MONITOR" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK0" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK1" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK2" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK3" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL0" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL1" VALUE="0"/>
        <PARAMETER NAME="C_REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="C_PRECISION" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT4_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT5_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_USED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT1_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT2_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT3_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT4_BAR" VALUE="0"/>
        <PARAMETER NAME="c_component_name" VALUE="bd_1361_clkwiz_aclk_kernel_01_0"/>
        <PARAMETER NAME="C_PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="C_USE_FREQ_SYNTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_PHASE_ALIGNMENT" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="C_USE_MIN_POWER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MIN_O_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MAX_I_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_PHASE_SHIFT" VALUE="0"/>
        <PARAMETER NAME="C_OPTIMIZE_CLOCKING_STRUCTURE_EN" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_SWITCHOVER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_RECONFIG" VALUE="1"/>
        <PARAMETER NAME="C_USE_SPREAD_SPECTRUM" VALUE="0"/>
        <PARAMETER NAME="C_USE_FAST_SIMULATION" VALUE="0"/>
        <PARAMETER NAME="C_PRIMTYPE_SEL" VALUE="AUTO"/>
        <PARAMETER NAME="C_USE_CLK_VALID" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="C_SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_FEEDBACK_SOURCE" VALUE="FDBK_ONCHIP"/>
        <PARAMETER NAME="C_PRIM_SOURCE" VALUE="No_buffer"/>
        <PARAMETER NAME="C_PHASESHIFT_MODE" VALUE="LATENCY"/>
        <PARAMETER NAME="C_SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="C_USE_RESET" VALUE="1"/>
        <PARAMETER NAME="C_RESET_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_LOCKED" VALUE="1"/>
        <PARAMETER NAME="C_USE_INCLK_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKFB_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_POWER_DOWN" VALUE="1"/>
        <PARAMETER NAME="C_USE_STATUS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FREEZE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT1_DRIVES" VALUE="No_buffer"/>
        <PARAMETER NAME="C_CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW0" VALUE="Input Clock   Freq (MHz)    Input Jitter (UI)"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW1" VALUE="__primary_________100.000____________0.010"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW2" VALUE="no_secondary_input_clock"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0A" VALUE="Output     Output      Phase    Duty Cycle   Pk-to-Pk     Phase"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0B" VALUE="Clock     Freq (MHz)  (degrees)    (%)     Jitter (ps)  Error (ps)"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW1" VALUE="clk_out1__500.00000______0.000______50.0_______86.824_____87.466"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW2" VALUE="no_CLK_OUT2_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW3" VALUE="no_CLK_OUT3_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW4" VALUE="no_CLK_OUT4_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW5" VALUE="no_CLK_OUT5_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW6" VALUE="no_CLK_OUT6_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW7" VALUE="no_CLK_OUT7_output"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_OUT_FREQ" VALUE="500"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT1_OUT_FREQ" VALUE="500.00000"/>
        <PARAMETER NAME="C_CLKOUT2_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT2_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_USE_SAFE_CLOCK_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLOCK_SEQUENCING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="C_MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_MULT_F" VALUE="11.875"/>
        <PARAMETER NAME="C_MMCM_CLKIN1_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_MMCM_CLKIN2_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_CASCADE" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLOCK_HOLD" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_COMPENSATION" VALUE="AUTO"/>
        <PARAMETER NAME="C_MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_STARTUP_WAIT" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DIVIDE_F" VALUE="2.375"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_PLL_NOTES" VALUE="No notes"/>
        <PARAMETER NAME="C_PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_MULT" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKIN_PERIOD" VALUE="1.000"/>
        <PARAMETER NAME="C_PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="C_PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLOCK_MGR_TYPE" VALUE="NA"/>
        <PARAMETER NAME="C_OVERRIDE_MMCM" VALUE="0"/>
        <PARAMETER NAME="C_OVERRIDE_PLL" VALUE="0"/>
        <PARAMETER NAME="C_PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="C_SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="C_CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="C_CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="C_CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="C_CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="C_CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="C_CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="C_CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="C_RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="C_LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="C_CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="C_CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="C_CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="C_CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="C_CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="C_CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="C_POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="C_DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="C_DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="C_DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="C_DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="C_DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="C_DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="C_DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="C_PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="C_PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="C_PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="C_PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="C_CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="C_STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="C_CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="C_INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="C_CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="C_CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="C_SS_MOD_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="C_SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="C_HAS_CDDC" VALUE="0"/>
        <PARAMETER NAME="C_CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="C_CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="C_CLKOUTPHY_MODE" VALUE="VCO"/>
        <PARAMETER NAME="C_ENABLE_CLKOUTPHY" VALUE="0"/>
        <PARAMETER NAME="C_INTERFACE_SELECTION" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_POWER_REG" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT0_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT0_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT1_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT1_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT2_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT2_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT3_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT3_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT4_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT4_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT5_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT5_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT6_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT6_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKFBOUT_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKFBOUT_2" VALUE="0000"/>
        <PARAMETER NAME="C_DIVCLK" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_1" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_2" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_3" VALUE="0000"/>
        <PARAMETER NAME="C_FILTER_1" VALUE="0000"/>
        <PARAMETER NAME="C_FILTER_2" VALUE="0000"/>
        <PARAMETER NAME="C_DIVIDE1_AUTO" VALUE="1"/>
        <PARAMETER NAME="C_DIVIDE2_AUTO" VALUE="0.42105263157894735"/>
        <PARAMETER NAME="C_DIVIDE3_AUTO" VALUE="0.42105263157894735"/>
        <PARAMETER NAME="C_DIVIDE4_AUTO" VALUE="0.42105263157894735"/>
        <PARAMETER NAME="C_DIVIDE5_AUTO" VALUE="0.42105263157894735"/>
        <PARAMETER NAME="C_DIVIDE6_AUTO" VALUE="0.42105263157894735"/>
        <PARAMETER NAME="C_DIVIDE7_AUTO" VALUE="0.42105263157894735"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV5" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV6" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV7" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT0_ACTUAL_FREQ" VALUE="500.00000"/>
        <PARAMETER NAME="C_CLKOUT1_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT2_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_M_MAX" VALUE="128.000"/>
        <PARAMETER NAME="C_M_MIN" VALUE="2.000"/>
        <PARAMETER NAME="C_D_MAX" VALUE="93.000"/>
        <PARAMETER NAME="C_D_MIN" VALUE="1.000"/>
        <PARAMETER NAME="C_O_MAX" VALUE="128.000"/>
        <PARAMETER NAME="C_O_MIN" VALUE="1.000"/>
        <PARAMETER NAME="C_VCO_MIN" VALUE="800.000"/>
        <PARAMETER NAME="C_VCO_MAX" VALUE="1600.000"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_clkwiz_aclk_kernel_01_0"/>
        <PARAMETER NAME="USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="ENABLE_CLOCK_MONITOR" VALUE="false"/>
        <PARAMETER NAME="OPTIMIZE_CLOCKING_STRUCTURE_EN" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK0" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK1" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK2" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK3" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL0" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL1" VALUE="false"/>
        <PARAMETER NAME="REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="PRECISION" VALUE="1"/>
        <PARAMETER NAME="PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="PRIMTYPE_SEL" VALUE="mmcm_adv"/>
        <PARAMETER NAME="CLOCK_MGR_TYPE" VALUE="auto"/>
        <PARAMETER NAME="USE_FREQ_SYNTH" VALUE="true"/>
        <PARAMETER NAME="USE_SPREAD_SPECTRUM" VALUE="false"/>
        <PARAMETER NAME="USE_PHASE_ALIGNMENT" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_POWER" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_PHASE_SHIFT" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG" VALUE="true"/>
        <PARAMETER NAME="JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="PHASESHIFT_MODE" VALUE="LATENCY"/>
        <PARAMETER NAME="IN_JITTER_UNITS" VALUE="Units_UI"/>
        <PARAMETER NAME="RELATIVE_INCLK" VALUE="REL_PRIMARY"/>
        <PARAMETER NAME="USE_INCLK_SWITCHOVER" VALUE="false"/>
        <PARAMETER NAME="SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="JITTER_OPTIONS" VALUE="UI"/>
        <PARAMETER NAME="CLKIN1_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN2_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKOUT1_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT2_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_USED" VALUE="false"/>
        <PARAMETER NAME="NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="CLK_OUT1_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT2_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT3_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT4_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT5_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT6_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT7_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_OUT_FREQ" VALUE="500"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="USE_MAX_I_JITTER" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_O_JITTER" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="PRIM_SOURCE" VALUE="No_buffer"/>
        <PARAMETER NAME="CLKOUT1_DRIVES" VALUE="No_buffer"/>
        <PARAMETER NAME="CLKOUT2_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="CLKOUT3_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="CLKOUT4_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="CLKOUT5_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="CLKOUT6_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="CLKOUT7_DRIVES" VALUE="Buffer"/>
        <PARAMETER NAME="FEEDBACK_SOURCE" VALUE="FDBK_ONCHIP"/>
        <PARAMETER NAME="CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="SUMMARY_STRINGS" VALUE="empty"/>
        <PARAMETER NAME="USE_LOCKED" VALUE="true"/>
        <PARAMETER NAME="CALC_DONE" VALUE="empty"/>
        <PARAMETER NAME="USE_RESET" VALUE="true"/>
        <PARAMETER NAME="USE_POWER_DOWN" VALUE="true"/>
        <PARAMETER NAME="USE_STATUS" VALUE="false"/>
        <PARAMETER NAME="USE_FREEZE" VALUE="false"/>
        <PARAMETER NAME="USE_CLK_VALID" VALUE="false"/>
        <PARAMETER NAME="USE_INCLK_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_CLKFB_STOPPED" VALUE="false"/>
        <PARAMETER NAME="RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="SS_MOD_FREQ" VALUE="250"/>
        <PARAMETER NAME="SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="OVERRIDE_MMCM" VALUE="false"/>
        <PARAMETER NAME="MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_MULT_F" VALUE="11.875"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKIN1_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="MMCM_CLKIN2_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_CASCADE" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLOCK_HOLD" VALUE="false"/>
        <PARAMETER NAME="MMCM_COMPENSATION" VALUE="AUTO"/>
        <PARAMETER NAME="MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_STARTUP_WAIT" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DIVIDE_F" VALUE="2.375"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT1_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT2_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT3_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT5_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT6_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="OVERRIDE_PLL" VALUE="false"/>
        <PARAMETER NAME="PLL_NOTES" VALUE="None"/>
        <PARAMETER NAME="PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="PLL_CLKFBOUT_MULT" VALUE="4"/>
        <PARAMETER NAME="PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKIN_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="RESET_TYPE" VALUE="ACTIVE_HIGH"/>
        <PARAMETER NAME="USE_SAFE_CLOCK_STARTUP" VALUE="false"/>
        <PARAMETER NAME="USE_CLOCK_SEQUENCING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="ENABLE_CDDC" VALUE="false"/>
        <PARAMETER NAME="CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="ENABLE_CLKOUTPHY" VALUE="false"/>
        <PARAMETER NAME="CLKOUTPHY_REQUESTED_FREQ" VALUE="600.000"/>
        <PARAMETER NAME="CLKOUT1_JITTER" VALUE="86.824"/>
        <PARAMETER NAME="CLKOUT1_PHASE_ERROR" VALUE="87.466"/>
        <PARAMETER NAME="CLKOUT2_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT2_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="INPUT_MODE" VALUE="frequency"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="AXI_DRP" VALUE="false"/>
        <PARAMETER NAME="PHASE_DUTY_CONFIG" VALUE="false"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00984000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x00984FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_aresetn_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_in1" SIGIS="clk" SIGNAME="External_Ports_aclk_freerun">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_freerun"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="500000000" DIR="O" NAME="clk_out1" SIGIS="clk" SIGNAME="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_clock_throttling_aclk_kernel_01" PORT="Clk_In"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="power_down" SIGIS="undef" SIGNAME="ucs_control_status_clock_shutdown_latch_Shutdown_Latch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ucs_control_status_clock_shutdown_latch" PORT="Shutdown_Latch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="locked" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_clock_throttling_aclk_kernel_01" PORT="Locked"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_ic_ctrl_mgmt_top_M01_AXI" DATAWIDTH="32" NAME="s_axi_lite" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="11"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01" HWVERSION="2.0" INSTANCE="aclk_kernel_01_hierarchy_clock_throttling_aclk_kernel_01" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="shell_utils_clock_throttling" VLNV="xilinx.com:ip:shell_utils_clock_throttling:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CLK_SLOW_DIV" VALUE="1"/>
        <PARAMETER NAME="SYNTH_SIZE" VALUE="8"/>
        <PARAMETER NAME="IS_VERSAL" VALUE="false"/>
        <PARAMETER NAME="SIM_DEVICE" VALUE="ULTRASCALE_PLUS"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_clock_throttling_aclk_kernel_01_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="500000000" DIR="I" NAME="Clk_In" SIGIS="clk" SIGNAME="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Rst_In" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_aresetn_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Locked" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01" PORT="locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Startup_Done" SIGIS="undef" SIGNAME="ucs_control_status_slice_ucs_control_status_done_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ucs_control_status_slice_ucs_control_status_done" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Shutdown_Latch" SIGIS="undef" SIGNAME="ucs_control_status_clock_shutdown_latch_Request_Latch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ucs_control_status_clock_shutdown_latch" PORT="Request_Latch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Rate_Upd_Tog" SIGIS="undef" SIGNAME="gapping_demand_gapping_demand_toggle_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gapping_demand_gapping_demand_toggle" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="Rate_In" RIGHT="0" SIGIS="undef" SIGNAME="gapping_demand_slice_gapping_demand_rate_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gapping_demand_slice_gapping_demand_rate" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Rst_Async" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="aclk_kernel_01_hierarchy_clock_throttling_aclk_kernel_01_Rst_Async">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_psreset_kernel_01" PORT="aux_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="500000000" DIR="O" NAME="Clk_Out" SIGIS="clk" SIGNAME="aclk_kernel_01_hierarchy_clock_throttling_aclk_kernel_01_Clk_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_aclk_kernel_01_adapt" PORT="clk_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="500000000" DIR="O" NAME="Clk_Out_Cont" SIGIS="clk" SIGNAME="aclk_kernel_01_hierarchy_clock_throttling_aclk_kernel_01_Clk_Out_Cont">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_aclk_kernel_01_cont_adapt" PORT="clk_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr0_1" HWVERSION="1.0" INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr0_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_kernel_01_slr0_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_psreset_kernel_01_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_psreset_kernel_01" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr0_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr0_2" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="500000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="aclk_kernel_01_hierarchy_aclk_kernel_01_cont_adapt_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_aclk_kernel_01_cont_adapt" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr0_2" HWVERSION="1.0" INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr0_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_kernel_01_slr0_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr0_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr0_1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr0_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr0_3" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="500000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="aclk_kernel_01_hierarchy_aclk_kernel_01_cont_adapt_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_aclk_kernel_01_cont_adapt" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr0_3" HWVERSION="1.0" INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr0_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_kernel_01_slr0_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr0_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr0_2" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr0_3_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr0_4" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="500000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="aclk_kernel_01_hierarchy_aclk_kernel_01_cont_adapt_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_aclk_kernel_01_cont_adapt" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr0_4" HWVERSION="1.0" INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr0_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_kernel_01_slr0_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr0_3_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr0_3" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr0_4_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn_kernel_01_slr0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="500000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="aclk_kernel_01_hierarchy_aclk_kernel_01_cont_adapt_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_aclk_kernel_01_cont_adapt" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr1_1" HWVERSION="1.0" INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr1_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_kernel_01_slr1_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_psreset_kernel_01_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_psreset_kernel_01" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr1_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr1_2" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="500000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="aclk_kernel_01_hierarchy_aclk_kernel_01_cont_adapt_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_aclk_kernel_01_cont_adapt" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr1_2" HWVERSION="1.0" INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr1_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_kernel_01_slr1_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr1_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr1_1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr1_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr1_3" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="500000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="aclk_kernel_01_hierarchy_aclk_kernel_01_cont_adapt_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_aclk_kernel_01_cont_adapt" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr1_3" HWVERSION="1.0" INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr1_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_kernel_01_slr1_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr1_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr1_2" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr1_3_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr1_4" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="500000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="aclk_kernel_01_hierarchy_aclk_kernel_01_cont_adapt_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_aclk_kernel_01_cont_adapt" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr1_4" HWVERSION="1.0" INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr1_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_kernel_01_slr1_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr1_3_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr1_3" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr1_4_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn_kernel_01_slr1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="500000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="aclk_kernel_01_hierarchy_aclk_kernel_01_cont_adapt_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_aclk_kernel_01_cont_adapt" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr2_1" HWVERSION="1.0" INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr2_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_kernel_01_slr2_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_psreset_kernel_01_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_psreset_kernel_01" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr2_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr2_2" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="500000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="aclk_kernel_01_hierarchy_aclk_kernel_01_cont_adapt_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_aclk_kernel_01_cont_adapt" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr2_2" HWVERSION="1.0" INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr2_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_kernel_01_slr2_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr2_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr2_1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr2_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr2_3" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="500000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="aclk_kernel_01_hierarchy_aclk_kernel_01_cont_adapt_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_aclk_kernel_01_cont_adapt" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr2_3" HWVERSION="1.0" INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr2_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_kernel_01_slr2_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr2_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr2_2" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr2_3_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr2_4" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="500000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="aclk_kernel_01_hierarchy_aclk_kernel_01_cont_adapt_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_aclk_kernel_01_cont_adapt" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr2_4" HWVERSION="1.0" INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr2_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_kernel_01_slr2_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr2_3_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr2_3" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr2_4_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn_kernel_01_slr2"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="500000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="aclk_kernel_01_hierarchy_aclk_kernel_01_cont_adapt_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_aclk_kernel_01_cont_adapt" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr3_1" HWVERSION="1.0" INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr3_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_kernel_01_slr3_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_psreset_kernel_01_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_psreset_kernel_01" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr3_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr3_2" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="500000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="aclk_kernel_01_hierarchy_aclk_kernel_01_cont_adapt_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_aclk_kernel_01_cont_adapt" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr3_2" HWVERSION="1.0" INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr3_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_kernel_01_slr3_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr3_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr3_1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr3_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr3_3" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="500000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="aclk_kernel_01_hierarchy_aclk_kernel_01_cont_adapt_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_aclk_kernel_01_cont_adapt" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr3_3" HWVERSION="1.0" INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr3_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_kernel_01_slr3_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr3_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr3_2" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr3_3_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr3_4" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="500000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="aclk_kernel_01_hierarchy_aclk_kernel_01_cont_adapt_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_aclk_kernel_01_cont_adapt" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr3_4" HWVERSION="1.0" INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr3_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_kernel_01_slr3_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr3_3_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr3_3" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr3_4_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr3_5" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="500000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="aclk_kernel_01_hierarchy_aclk_kernel_01_cont_adapt_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_aclk_kernel_01_cont_adapt" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr3_5" HWVERSION="1.0" INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr3_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_kernel_01_slr3_5_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr3_4_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr3_4" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr3_5_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr3_6" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="500000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="aclk_kernel_01_hierarchy_aclk_kernel_01_cont_adapt_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_aclk_kernel_01_cont_adapt" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr3_6" HWVERSION="1.0" INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr3_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_kernel_01_slr3_6_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr3_5_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr3_5" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr3_6_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn_kernel_01_slr3"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="500000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="aclk_kernel_01_hierarchy_aclk_kernel_01_cont_adapt_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_aclk_kernel_01_cont_adapt" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/vcc" HWVERSION="1.1" INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_vcc" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_vcc_3"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr0_1" PORT="resetn"/>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr0_2" PORT="resetn"/>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr0_3" PORT="resetn"/>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr0_4" PORT="resetn"/>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr1_1" PORT="resetn"/>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr1_2" PORT="resetn"/>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr1_3" PORT="resetn"/>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr1_4" PORT="resetn"/>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr2_1" PORT="resetn"/>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr2_2" PORT="resetn"/>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr2_3" PORT="resetn"/>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr2_4" PORT="resetn"/>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr3_1" PORT="resetn"/>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr3_2" PORT="resetn"/>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr3_3" PORT="resetn"/>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr3_4" PORT="resetn"/>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr3_5" PORT="resetn"/>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr3_6" PORT="resetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/aclk_kernel_01_hierarchy/psreset_kernel_01" HWVERSION="5.0" INSTANCE="aclk_kernel_01_hierarchy_psreset_kernel_01" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_psreset_kernel_01_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="500000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="aclk_kernel_01_hierarchy_aclk_kernel_01_cont_adapt_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_aclk_kernel_01_cont_adapt" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_aresetn_pcie">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn_pcie"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="aclk_kernel_01_hierarchy_clock_throttling_aclk_kernel_01_Rst_Async">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_clock_throttling_aclk_kernel_01" PORT="Rst_Async"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="aclk_kernel_01_hierarchy_psreset_kernel_01_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr0_1" PORT="d"/>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr1_1" PORT="d"/>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr2_1" PORT="d"/>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_fanout_aresetn_kernel_01_fanout_aresetn_kernel_01_slr3_1" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="28" FULLNAME="/axi_ic_ctrl_mgmt_top" HWVERSION="2.1" INSTANCE="axi_ic_ctrl_mgmt_top" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="6"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_axi_ic_ctrl_mgmt_top_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="External_Ports_aclk_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="External_Ports_aresetn_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="External_Ports_aclk_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="External_Ports_aresetn_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="External_Ports_aclk_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="External_Ports_aresetn_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ACLK" SIGIS="clk" SIGNAME="External_Ports_aclk_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ARESETN" SIGIS="rst" SIGNAME="External_Ports_aresetn_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ACLK" SIGIS="clk" SIGNAME="External_Ports_aclk_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ARESETN" SIGIS="rst" SIGNAME="External_Ports_aresetn_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_ACLK" SIGIS="clk" SIGNAME="External_Ports_aclk_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_ARESETN" SIGIS="rst" SIGNAME="External_Ports_aresetn_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_ACLK" SIGIS="clk" SIGNAME="External_Ports_aclk_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_ARESETN" SIGIS="rst" SIGNAME="External_Ports_aresetn_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_ACLK" SIGIS="clk" SIGNAME="External_Ports_aclk_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_ARESETN" SIGIS="rst" SIGNAME="External_Ports_aresetn_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_1361_imp" PORT="s_axi_ctrl_mgmt_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_1361_imp" PORT="s_axi_ctrl_mgmt_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_1361_imp" PORT="s_axi_ctrl_mgmt_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_1361_imp" PORT="s_axi_ctrl_mgmt_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_1361_imp" PORT="s_axi_ctrl_mgmt_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_1361_imp" PORT="s_axi_ctrl_mgmt_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_wlast" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_1361_imp" PORT="s_axi_ctrl_mgmt_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_1361_imp" PORT="s_axi_ctrl_mgmt_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_1361_imp" PORT="s_axi_ctrl_mgmt_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_1361_imp" PORT="s_axi_ctrl_mgmt_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_1361_imp" PORT="s_axi_ctrl_mgmt_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_1361_imp" PORT="s_axi_ctrl_mgmt_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_1361_imp" PORT="s_axi_ctrl_mgmt_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_1361_imp" PORT="s_axi_ctrl_mgmt_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_1361_imp" PORT="s_axi_ctrl_mgmt_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_1361_imp" PORT="s_axi_ctrl_mgmt_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_1361_imp" PORT="s_axi_ctrl_mgmt_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rlast" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_1361_imp" PORT="s_axi_ctrl_mgmt_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_1361_imp" PORT="s_axi_ctrl_mgmt_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="M02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="build_info" PORT="S_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awvalid" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="build_info" PORT="S_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_awready" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="build_info" PORT="S_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="build_info" PORT="S_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="build_info" PORT="S_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_wvalid" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="build_info" PORT="S_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_wready" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="build_info" PORT="S_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="build_info" PORT="S_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_bvalid" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="build_info" PORT="S_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_bready" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="build_info" PORT="S_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="M02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="build_info" PORT="S_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arvalid" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="build_info" PORT="S_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_arready" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="build_info" PORT="S_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="build_info" PORT="S_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="build_info" PORT="S_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M02_AXI_rvalid" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="build_info" PORT="S_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_rready" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="build_info" PORT="S_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="M03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gapping_demand_gpio_gapping_demand" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awvalid" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gapping_demand_gpio_gapping_demand" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_awready" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gapping_demand_gpio_gapping_demand" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gapping_demand_gpio_gapping_demand" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gapping_demand_gpio_gapping_demand" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_wvalid" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gapping_demand_gpio_gapping_demand" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_wready" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gapping_demand_gpio_gapping_demand" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gapping_demand_gpio_gapping_demand" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_bvalid" SIGIS="undef" SIGNAME="gapping_demand_gpio_gapping_demand_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gapping_demand_gpio_gapping_demand" PORT="s_axi_bvalid"/>
            <CONNECTION INSTANCE="gapping_demand_gpio_gapping_demand" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_bready" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gapping_demand_gapping_demand_update" PORT="Op2"/>
            <CONNECTION INSTANCE="gapping_demand_gpio_gapping_demand" PORT="s_axi_bready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="gapping_demand_gpio_gapping_demand" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="M03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gapping_demand_gpio_gapping_demand" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arvalid" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gapping_demand_gpio_gapping_demand" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_arready" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gapping_demand_gpio_gapping_demand" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gapping_demand_gpio_gapping_demand" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gapping_demand_gpio_gapping_demand" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M03_AXI_rvalid" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gapping_demand_gpio_gapping_demand" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_rready" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gapping_demand_gpio_gapping_demand" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="M04_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ucs_control_status_gpio_ucs_control_status" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_awvalid" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ucs_control_status_gpio_ucs_control_status" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_awready" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ucs_control_status_gpio_ucs_control_status" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ucs_control_status_gpio_ucs_control_status" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ucs_control_status_gpio_ucs_control_status" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_wvalid" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ucs_control_status_gpio_ucs_control_status" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_wready" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ucs_control_status_gpio_ucs_control_status" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ucs_control_status_gpio_ucs_control_status" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_bvalid" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ucs_control_status_gpio_ucs_control_status" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_bready" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ucs_control_status_gpio_ucs_control_status" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="M04_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M04_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ucs_control_status_gpio_ucs_control_status" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M04_AXI_arvalid" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M04_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ucs_control_status_gpio_ucs_control_status" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_arready" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M04_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ucs_control_status_gpio_ucs_control_status" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M04_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M04_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ucs_control_status_gpio_ucs_control_status" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M04_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ucs_control_status_gpio_ucs_control_status" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M04_AXI_rvalid" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M04_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ucs_control_status_gpio_ucs_control_status" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_rready" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M04_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ucs_control_status_gpio_ucs_control_status" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="M05_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M05_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M05_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M05_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M05_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M05_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M05_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M05_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M05_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M05_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M05_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M05_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M05_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M05_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M05_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M05_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="M05_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M05_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M05_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M05_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M05_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M05_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M05_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M05_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M05_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M05_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M05_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M05_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M05_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M05_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_s_axi_ctrl_mgmt" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ic_ctrl_mgmt_top_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ic_ctrl_mgmt_top_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M01_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M01_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M01_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M01_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ic_ctrl_mgmt_top_M02_AXI" DATAWIDTH="32" NAME="M02_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M02_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M02_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M02_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M02_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M02_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M02_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M02_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M02_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M02_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M02_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M02_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M02_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M02_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M02_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M02_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M02_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M02_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M02_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M02_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M02_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M02_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M02_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M02_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M02_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M02_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M02_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M02_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M02_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M02_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ic_ctrl_mgmt_top_M03_AXI" DATAWIDTH="32" NAME="M03_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M03_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M03_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M03_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M03_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M03_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M03_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M03_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M03_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M03_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M03_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M03_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M03_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M03_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M03_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M03_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M03_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M03_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M03_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M03_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M03_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M03_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M03_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M03_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M03_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M03_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M03_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M03_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M03_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M03_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M03_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M03_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ic_ctrl_mgmt_top_M04_AXI" DATAWIDTH="32" NAME="M04_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M04_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M04_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M04_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M04_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M04_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M04_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M04_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M04_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M04_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M04_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M04_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M04_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M04_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M04_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M04_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M04_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M04_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M04_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M04_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M04_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M04_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M04_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M04_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M04_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M04_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M04_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M04_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M04_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M04_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M04_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M04_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M04_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M04_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M04_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M04_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ic_ctrl_mgmt_top_M05_AXI" DATAWIDTH="32" NAME="M05_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M05_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M05_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M05_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M05_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M05_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M05_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M05_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M05_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M05_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M05_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M05_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M05_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M05_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M05_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M05_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M05_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M05_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M05_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M05_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M05_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M05_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M05_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M05_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M05_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M05_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M05_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M05_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M05_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M05_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M05_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M05_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M05_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M05_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M05_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M05_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/build_info" HWVERSION="1.0" INSTANCE="build_info" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="shell_utils_build_info" VLNV="xilinx.com:ip:shell_utils_build_info:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_VIV_VERSION" VALUE="2105872"/>
        <PARAMETER NAME="C_SUBSYSTEM_ID" VALUE="7"/>
        <PARAMETER NAME="C_MAJOR_VERSION" VALUE="3"/>
        <PARAMETER NAME="C_MINOR_VERSION" VALUE="0"/>
        <PARAMETER NAME="C_CORE_REVISION" VALUE="5"/>
        <PARAMETER NAME="C_PATCH_VERSION" VALUE="0"/>
        <PARAMETER NAME="C_PERFORCE_CL" VALUE="3478949"/>
        <PARAMETER NAME="C_RESERVED_TAG" VALUE="0x00000000"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_build_info_0"/>
        <PARAMETER NAME="C_PATCH_REVISION" VALUE="0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00980000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x00980FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="S_AXI_ACLK" SIGIS="clk" SIGNAME="External_Ports_aclk_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_aresetn_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="S_AXI_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="S_AXI_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S_AXI_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_ic_ctrl_mgmt_top_M02_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="5"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr0_1" HWVERSION="1.0" INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr0_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_ctrl_slr0_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_aresetn_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr0_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr0_2" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_aclk_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="fanout_aresetn_ctrl_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr0_2" HWVERSION="1.0" INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr0_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_ctrl_slr0_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr0_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr0_1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr0_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr0_3" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_aclk_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="fanout_aresetn_ctrl_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr0_3" HWVERSION="1.0" INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr0_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_ctrl_slr0_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr0_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr0_2" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr0_3_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr0_4" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_aclk_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="fanout_aresetn_ctrl_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr0_4" HWVERSION="1.0" INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr0_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_ctrl_slr0_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr0_3_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr0_3" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr0_4_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn_ctrl_slr0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_aclk_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="fanout_aresetn_ctrl_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr1_1" HWVERSION="1.0" INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr1_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_ctrl_slr1_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_aresetn_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr1_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr1_2" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_aclk_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="fanout_aresetn_ctrl_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr1_2" HWVERSION="1.0" INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr1_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_ctrl_slr1_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr1_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr1_1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr1_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr1_3" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_aclk_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="fanout_aresetn_ctrl_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr1_3" HWVERSION="1.0" INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr1_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_ctrl_slr1_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr1_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr1_2" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr1_3_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr1_4" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_aclk_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="fanout_aresetn_ctrl_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr1_4" HWVERSION="1.0" INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr1_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_ctrl_slr1_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr1_3_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr1_3" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr1_4_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn_ctrl_slr1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_aclk_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="fanout_aresetn_ctrl_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr2_1" HWVERSION="1.0" INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr2_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_ctrl_slr2_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_aresetn_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr2_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr2_2" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_aclk_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="fanout_aresetn_ctrl_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr2_2" HWVERSION="1.0" INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr2_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_ctrl_slr2_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr2_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr2_1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr2_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr2_3" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_aclk_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="fanout_aresetn_ctrl_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr2_3" HWVERSION="1.0" INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr2_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_ctrl_slr2_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr2_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr2_2" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr2_3_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr2_4" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_aclk_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="fanout_aresetn_ctrl_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr2_4" HWVERSION="1.0" INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr2_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_ctrl_slr2_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr2_3_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr2_3" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr2_4_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn_ctrl_slr2"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_aclk_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="fanout_aresetn_ctrl_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr3_1" HWVERSION="1.0" INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr3_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_ctrl_slr3_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_aresetn_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr3_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr3_2" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_aclk_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="fanout_aresetn_ctrl_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr3_2" HWVERSION="1.0" INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr3_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_ctrl_slr3_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr3_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr3_1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr3_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr3_3" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_aclk_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="fanout_aresetn_ctrl_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr3_3" HWVERSION="1.0" INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr3_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_ctrl_slr3_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr3_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr3_2" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr3_3_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr3_4" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_aclk_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="fanout_aresetn_ctrl_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr3_4" HWVERSION="1.0" INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr3_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_ctrl_slr3_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr3_3_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr3_3" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr3_4_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr3_5" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_aclk_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="fanout_aresetn_ctrl_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr3_5" HWVERSION="1.0" INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr3_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_ctrl_slr3_5_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr3_4_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr3_4" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr3_5_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr3_6" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_aclk_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="fanout_aresetn_ctrl_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/fanout_aresetn_ctrl/fanout_aresetn_ctrl_slr3_6" HWVERSION="1.0" INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr3_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_ctrl_slr3_6_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr3_5_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr3_5" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr3_6_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn_ctrl_slr3"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_aclk_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="fanout_aresetn_ctrl_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/fanout_aresetn_ctrl/vcc" HWVERSION="1.1" INSTANCE="fanout_aresetn_ctrl_vcc" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_vcc_1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_ctrl_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr0_1" PORT="resetn"/>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr0_2" PORT="resetn"/>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr0_3" PORT="resetn"/>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr0_4" PORT="resetn"/>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr1_1" PORT="resetn"/>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr1_2" PORT="resetn"/>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr1_3" PORT="resetn"/>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr1_4" PORT="resetn"/>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr2_1" PORT="resetn"/>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr2_2" PORT="resetn"/>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr2_3" PORT="resetn"/>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr2_4" PORT="resetn"/>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr3_1" PORT="resetn"/>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr3_2" PORT="resetn"/>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr3_3" PORT="resetn"/>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr3_4" PORT="resetn"/>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr3_5" PORT="resetn"/>
            <CONNECTION INSTANCE="fanout_aresetn_ctrl_fanout_aresetn_ctrl_slr3_6" PORT="resetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/fanout_aresetn_pcie/fanout_aresetn_pcie_slr0_1" HWVERSION="1.0" INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr0_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_pcie_slr0_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_aresetn_pcie">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn_pcie"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_pcie_fanout_aresetn_pcie_slr0_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr0_2" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_aclk_pcie">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_pcie"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="fanout_aresetn_pcie_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/fanout_aresetn_pcie/fanout_aresetn_pcie_slr0_2" HWVERSION="1.0" INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr0_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_pcie_slr0_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_pcie_fanout_aresetn_pcie_slr0_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr0_1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_pcie_fanout_aresetn_pcie_slr0_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr0_3" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_aclk_pcie">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_pcie"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="fanout_aresetn_pcie_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/fanout_aresetn_pcie/fanout_aresetn_pcie_slr0_3" HWVERSION="1.0" INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr0_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_pcie_slr0_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_pcie_fanout_aresetn_pcie_slr0_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr0_2" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_pcie_fanout_aresetn_pcie_slr0_3_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr0_4" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_aclk_pcie">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_pcie"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="fanout_aresetn_pcie_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/fanout_aresetn_pcie/fanout_aresetn_pcie_slr0_4" HWVERSION="1.0" INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr0_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_pcie_slr0_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_pcie_fanout_aresetn_pcie_slr0_3_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr0_3" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_pcie_fanout_aresetn_pcie_slr0_4_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn_pcie_slr0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_aclk_pcie">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_pcie"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="fanout_aresetn_pcie_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/fanout_aresetn_pcie/fanout_aresetn_pcie_slr1_1" HWVERSION="1.0" INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr1_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_pcie_slr1_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_aresetn_pcie">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn_pcie"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_pcie_fanout_aresetn_pcie_slr1_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr1_2" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_aclk_pcie">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_pcie"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="fanout_aresetn_pcie_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/fanout_aresetn_pcie/fanout_aresetn_pcie_slr1_2" HWVERSION="1.0" INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr1_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_pcie_slr1_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_pcie_fanout_aresetn_pcie_slr1_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr1_1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_pcie_fanout_aresetn_pcie_slr1_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr1_3" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_aclk_pcie">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_pcie"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="fanout_aresetn_pcie_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/fanout_aresetn_pcie/fanout_aresetn_pcie_slr1_3" HWVERSION="1.0" INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr1_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_pcie_slr1_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_pcie_fanout_aresetn_pcie_slr1_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr1_2" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_pcie_fanout_aresetn_pcie_slr1_3_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr1_4" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_aclk_pcie">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_pcie"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="fanout_aresetn_pcie_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/fanout_aresetn_pcie/fanout_aresetn_pcie_slr1_4" HWVERSION="1.0" INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr1_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_pcie_slr1_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_pcie_fanout_aresetn_pcie_slr1_3_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr1_3" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_pcie_fanout_aresetn_pcie_slr1_4_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn_pcie_slr1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_aclk_pcie">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_pcie"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="fanout_aresetn_pcie_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/fanout_aresetn_pcie/fanout_aresetn_pcie_slr2_1" HWVERSION="1.0" INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr2_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_pcie_slr2_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_aresetn_pcie">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn_pcie"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_pcie_fanout_aresetn_pcie_slr2_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr2_2" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_aclk_pcie">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_pcie"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="fanout_aresetn_pcie_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/fanout_aresetn_pcie/fanout_aresetn_pcie_slr2_2" HWVERSION="1.0" INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr2_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_pcie_slr2_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_pcie_fanout_aresetn_pcie_slr2_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr2_1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_pcie_fanout_aresetn_pcie_slr2_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr2_3" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_aclk_pcie">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_pcie"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="fanout_aresetn_pcie_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/fanout_aresetn_pcie/fanout_aresetn_pcie_slr2_3" HWVERSION="1.0" INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr2_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_pcie_slr2_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_pcie_fanout_aresetn_pcie_slr2_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr2_2" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_pcie_fanout_aresetn_pcie_slr2_3_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr2_4" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_aclk_pcie">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_pcie"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="fanout_aresetn_pcie_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/fanout_aresetn_pcie/fanout_aresetn_pcie_slr2_4" HWVERSION="1.0" INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr2_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_pcie_slr2_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_pcie_fanout_aresetn_pcie_slr2_3_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr2_3" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_pcie_fanout_aresetn_pcie_slr2_4_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn_pcie_slr2"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_aclk_pcie">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_pcie"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="fanout_aresetn_pcie_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/fanout_aresetn_pcie/fanout_aresetn_pcie_slr3_1" HWVERSION="1.0" INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr3_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_pcie_slr3_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_aresetn_pcie">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn_pcie"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_pcie_fanout_aresetn_pcie_slr3_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr3_2" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_aclk_pcie">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_pcie"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="fanout_aresetn_pcie_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/fanout_aresetn_pcie/fanout_aresetn_pcie_slr3_2" HWVERSION="1.0" INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr3_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_pcie_slr3_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_pcie_fanout_aresetn_pcie_slr3_1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr3_1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_pcie_fanout_aresetn_pcie_slr3_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr3_3" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_aclk_pcie">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_pcie"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="fanout_aresetn_pcie_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/fanout_aresetn_pcie/fanout_aresetn_pcie_slr3_3" HWVERSION="1.0" INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr3_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_pcie_slr3_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_pcie_fanout_aresetn_pcie_slr3_2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr3_2" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_pcie_fanout_aresetn_pcie_slr3_3_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr3_4" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_aclk_pcie">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_pcie"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="fanout_aresetn_pcie_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/fanout_aresetn_pcie/fanout_aresetn_pcie_slr3_4" HWVERSION="1.0" INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr3_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_pcie_slr3_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_pcie_fanout_aresetn_pcie_slr3_3_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr3_3" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_pcie_fanout_aresetn_pcie_slr3_4_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr3_5" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_aclk_pcie">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_pcie"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="fanout_aresetn_pcie_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/fanout_aresetn_pcie/fanout_aresetn_pcie_slr3_5" HWVERSION="1.0" INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr3_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_pcie_slr3_5_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_pcie_fanout_aresetn_pcie_slr3_4_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr3_4" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_pcie_fanout_aresetn_pcie_slr3_5_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr3_6" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_aclk_pcie">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_pcie"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="fanout_aresetn_pcie_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/fanout_aresetn_pcie/fanout_aresetn_pcie_slr3_6" HWVERSION="1.0" INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr3_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pipeline_reg" VLNV="xilinx.com:ip:pipeline_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="1"/>
        <PARAMETER NAME="INCLUDE_CDC" VALUE="0"/>
        <PARAMETER NAME="INACTIVE_VAL" VALUE="0"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3478949"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_fanout_aresetn_pcie_slr3_6_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_pcie_fanout_aresetn_pcie_slr3_5_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr3_5" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="q" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_pcie_fanout_aresetn_pcie_slr3_6_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn_pcie_slr3"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_aclk_pcie">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_pcie"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="fanout_aresetn_pcie_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_vcc" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/fanout_aresetn_pcie/vcc" HWVERSION="1.1" INSTANCE="fanout_aresetn_pcie_vcc" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_vcc_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="fanout_aresetn_pcie_vcc_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr0_1" PORT="resetn"/>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr0_2" PORT="resetn"/>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr0_3" PORT="resetn"/>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr0_4" PORT="resetn"/>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr1_1" PORT="resetn"/>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr1_2" PORT="resetn"/>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr1_3" PORT="resetn"/>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr1_4" PORT="resetn"/>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr2_1" PORT="resetn"/>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr2_2" PORT="resetn"/>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr2_3" PORT="resetn"/>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr2_4" PORT="resetn"/>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr3_1" PORT="resetn"/>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr3_2" PORT="resetn"/>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr3_3" PORT="resetn"/>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr3_4" PORT="resetn"/>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr3_5" PORT="resetn"/>
            <CONNECTION INSTANCE="fanout_aresetn_pcie_fanout_aresetn_pcie_slr3_6" PORT="resetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="28" FULLNAME="/frequency_counters/axi_ic_ctrl_mgmt_freq" HWVERSION="2.1" INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="3"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_axi_ic_ctrl_mgmt_freq_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="External_Ports_aclk_freerun">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_freerun"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="frequency_counters_psreset_aclk_freerun_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_psreset_aclk_freerun" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="External_Ports_aclk_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="External_Ports_aresetn_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="External_Ports_aclk_freerun">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_freerun"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="frequency_counters_psreset_aclk_freerun_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_psreset_aclk_freerun" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ACLK" SIGIS="clk" SIGNAME="External_Ports_aclk_freerun">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_freerun"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ARESETN" SIGIS="rst" SIGNAME="frequency_counters_psreset_aclk_freerun_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_psreset_aclk_freerun" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ACLK" SIGIS="clk" SIGNAME="External_Ports_aclk_freerun">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_freerun"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ARESETN" SIGIS="rst" SIGNAME="frequency_counters_psreset_aclk_freerun_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_psreset_aclk_freerun" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M05_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M05_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M05_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M05_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M05_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M05_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M05_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M05_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M05_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M05_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M05_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M05_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M05_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M05_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M05_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M05_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M05_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M05_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M05_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M05_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M05_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M05_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M05_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M05_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M05_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M05_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M05_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M05_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M05_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M05_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M05_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M05_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M05_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M05_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk_kernel_00" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk_kernel_00" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk_kernel_00" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk_kernel_00" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk_kernel_00" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk_kernel_00" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk_kernel_00" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk_kernel_00" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk_kernel_00" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk_kernel_00" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk_kernel_00" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk_kernel_00" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk_kernel_00" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk_kernel_00" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk_kernel_00" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk_kernel_00" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk_kernel_00" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk_kernel_01" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk_kernel_01" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk_kernel_01" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk_kernel_01" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk_kernel_01" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk_kernel_01" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk_kernel_01" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk_kernel_01" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk_kernel_01" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk_kernel_01" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk_kernel_01" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk_kernel_01" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk_kernel_01" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk_kernel_01" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk_kernel_01" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk_kernel_01" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk_kernel_01" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="M02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awvalid" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_awready" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_wvalid" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_wready" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_bvalid" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_bready" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="M02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arvalid" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_arready" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M02_AXI_rvalid" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_rready" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_ic_ctrl_mgmt_top_M05_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M01_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M01_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M01_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M01_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M02_AXI" DATAWIDTH="32" NAME="M02_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M02_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M02_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M02_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M02_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M02_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M02_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M02_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M02_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M02_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M02_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M02_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M02_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M02_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M02_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M02_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M02_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M02_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M02_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M02_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M02_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M02_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M02_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M02_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M02_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M02_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M02_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M02_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M02_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M02_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/frequency_counters/frequency_counter_aclk" HWVERSION="1.0" INSTANCE="frequency_counters_frequency_counter_aclk" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="shell_utils_frequency_counter" VLNV="xilinx.com:ip:shell_utils_frequency_counter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="REF_CLK_FREQ_HZ" VALUE="100000"/>
        <PARAMETER NAME="TEST_CLK_0_TYPE" VALUE="5"/>
        <PARAMETER NAME="TEST_CLK_1_TYPE" VALUE="6"/>
        <PARAMETER NAME="TEST_CLK_2_TYPE" VALUE="0"/>
        <PARAMETER NAME="TEST_CLK_3_TYPE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_frequency_counter_aclk_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00991000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x00991FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk_freerun">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_freerun"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="frequency_counters_psreset_aclk_freerun_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_psreset_aclk_freerun" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="test_clk0" SIGIS="undef" SIGNAME="External_Ports_aclk_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="test_clk1" SIGIS="undef" SIGNAME="External_Ports_aclk_pcie">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_pcie"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M02_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_freerun_ref_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/frequency_counters/frequency_counter_aclk_kernel_00" HWVERSION="1.0" INSTANCE="frequency_counters_frequency_counter_aclk_kernel_00" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="shell_utils_frequency_counter" VLNV="xilinx.com:ip:shell_utils_frequency_counter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="REF_CLK_FREQ_HZ" VALUE="100000"/>
        <PARAMETER NAME="TEST_CLK_0_TYPE" VALUE="1"/>
        <PARAMETER NAME="TEST_CLK_1_TYPE" VALUE="2"/>
        <PARAMETER NAME="TEST_CLK_2_TYPE" VALUE="0"/>
        <PARAMETER NAME="TEST_CLK_3_TYPE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_frequency_counter_aclk_kernel_00_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00989000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x00989FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk_freerun">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_freerun"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="frequency_counters_psreset_aclk_freerun_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_psreset_aclk_freerun" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="test_clk0" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_aclk_kernel_00_cont_adapt_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_aclk_kernel_00_cont_adapt" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="test_clk1" SIGIS="undef" SIGNAME="aclk_kernel_00_hierarchy_aclk_kernel_00_adapt_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_aclk_kernel_00_adapt" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M00_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_freerun_ref_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/frequency_counters/frequency_counter_aclk_kernel_01" HWVERSION="1.0" INSTANCE="frequency_counters_frequency_counter_aclk_kernel_01" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="shell_utils_frequency_counter" VLNV="xilinx.com:ip:shell_utils_frequency_counter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="REF_CLK_FREQ_HZ" VALUE="100000"/>
        <PARAMETER NAME="TEST_CLK_0_TYPE" VALUE="1"/>
        <PARAMETER NAME="TEST_CLK_1_TYPE" VALUE="2"/>
        <PARAMETER NAME="TEST_CLK_2_TYPE" VALUE="0"/>
        <PARAMETER NAME="TEST_CLK_3_TYPE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_frequency_counter_aclk_kernel_01_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x0098A000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x0098AFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk_freerun">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_freerun"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="frequency_counters_psreset_aclk_freerun_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_psreset_aclk_freerun" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="test_clk0" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_aclk_kernel_01_cont_adapt_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_aclk_kernel_01_cont_adapt" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="test_clk1" SIGIS="undef" SIGNAME="aclk_kernel_01_hierarchy_aclk_kernel_01_adapt_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_aclk_kernel_01_adapt" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="frequency_counters_axi_ic_ctrl_mgmt_freq_M01_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_freerun_ref_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/frequency_counters/psreset_aclk_freerun" HWVERSION="5.0" INSTANCE="frequency_counters_psreset_aclk_freerun" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_psreset_aclk_freerun_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="External_Ports_aclk_freerun">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_freerun"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_aresetn_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="frequency_counters_psreset_aclk_freerun_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="ARESETN"/>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M01_ARESETN"/>
            <CONNECTION INSTANCE="frequency_counters_axi_ic_ctrl_mgmt_freq" PORT="M02_ARESETN"/>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk_kernel_00" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="frequency_counters_frequency_counter_aclk_kernel_01" PORT="s_axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/gapping_demand/clock_throttling_avg" HWVERSION="1.0" INSTANCE="gapping_demand_clock_throttling_avg" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="shell_utils_clock_throttling_avg" VLNV="xilinx.com:ip:shell_utils_clock_throttling_avg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SAMPLE_WIDTH" VALUE="8"/>
        <PARAMETER NAME="SAMPLE_SAT_VAL" VALUE="128"/>
        <PARAMETER NAME="AVE_NUM_SAMPLES" VALUE="50"/>
        <PARAMETER NAME="AVE_WIDTH" VALUE="14"/>
        <PARAMETER NAME="RST_CNT_BITS" VALUE="6"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_clock_throttling_avg_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="Clk" SIGIS="clk" SIGNAME="External_Ports_aclk_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_aresetn_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Rate_Upd_Tog" SIGIS="undef" SIGNAME="gapping_demand_gapping_demand_toggle_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gapping_demand_gapping_demand_toggle" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="Rate" RIGHT="0" SIGIS="undef" SIGNAME="gapping_demand_slice_gapping_demand_rate_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gapping_demand_slice_gapping_demand_rate" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="Rate_Avg" RIGHT="0" SIGIS="undef" SIGNAME="gapping_demand_clock_throttling_avg_Rate_Avg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ucs_control_status_gpio_ucs_status_concat" PORT="In2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="15" FULLNAME="/gapping_demand/gapping_demand_toggle" HWVERSION="12.0" INSTANCE="gapping_demand_gapping_demand_toggle" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="c_counter_binary" VLNV="xilinx.com:ip:c_counter_binary:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=c_counter_binary;v=v12_0;d=pg121-c-counter-binary.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_IMPLEMENTATION" VALUE="0"/>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_RESTRICT_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_TO" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_BY" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_MODE" VALUE="0"/>
        <PARAMETER NAME="C_THRESH0_VALUE" VALUE="1"/>
        <PARAMETER NAME="C_CE_OVERRIDES_SYNC" VALUE="0"/>
        <PARAMETER NAME="C_HAS_THRESH0" VALUE="0"/>
        <PARAMETER NAME="C_HAS_LOAD" VALUE="0"/>
        <PARAMETER NAME="C_LOAD_LOW" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_FB_LATENCY" VALUE="0"/>
        <PARAMETER NAME="C_AINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_SINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_SCLR_OVERRIDES_SSET" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SSET" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINIT" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_gapping_demand_toggle_0"/>
        <PARAMETER NAME="Implementation" VALUE="Fabric"/>
        <PARAMETER NAME="Output_Width" VALUE="1"/>
        <PARAMETER NAME="Increment_Value" VALUE="1"/>
        <PARAMETER NAME="Restrict_Count" VALUE="false"/>
        <PARAMETER NAME="Final_Count_Value" VALUE="1"/>
        <PARAMETER NAME="Count_Mode" VALUE="UP"/>
        <PARAMETER NAME="Sync_Threshold_Output" VALUE="false"/>
        <PARAMETER NAME="Threshold_Value" VALUE="1"/>
        <PARAMETER NAME="CE" VALUE="true"/>
        <PARAMETER NAME="SCLR" VALUE="false"/>
        <PARAMETER NAME="SSET" VALUE="false"/>
        <PARAMETER NAME="SINIT" VALUE="false"/>
        <PARAMETER NAME="SINIT_Value" VALUE="0"/>
        <PARAMETER NAME="SyncCtrlPriority" VALUE="Reset_Overrides_Set"/>
        <PARAMETER NAME="Sync_CE_Priority" VALUE="Sync_Overrides_CE"/>
        <PARAMETER NAME="AINIT_Value" VALUE="0"/>
        <PARAMETER NAME="Load" VALUE="false"/>
        <PARAMETER NAME="Latency_Configuration" VALUE="Manual"/>
        <PARAMETER NAME="Latency" VALUE="1"/>
        <PARAMETER NAME="Fb_Latency_Configuration" VALUE="Manual"/>
        <PARAMETER NAME="Fb_Latency" VALUE="0"/>
        <PARAMETER NAME="Load_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_aclk_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CE" POLARITY="ACTIVE_HIGH" SIGIS="ce" SIGNAME="gapping_demand_gapping_demand_update_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gapping_demand_gapping_demand_update" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Q" RIGHT="0" SIGIS="data" SIGNAME="gapping_demand_gapping_demand_toggle_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_clock_throttling_aclk_kernel_00" PORT="Rate_Upd_Tog"/>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_clock_throttling_aclk_kernel_01" PORT="Rate_Upd_Tog"/>
            <CONNECTION INSTANCE="gapping_demand_clock_throttling_avg" PORT="Rate_Upd_Tog"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/gapping_demand/gapping_demand_update" HWVERSION="2.0" INSTANCE="gapping_demand_gapping_demand_update" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_gapping_demand_update_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="gapping_demand_gpio_gapping_demand_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gapping_demand_gpio_gapping_demand" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="gapping_demand_gapping_demand_update_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gapping_demand_gapping_demand_toggle" PORT="CE"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/gapping_demand/gnd31" HWVERSION="1.1" INSTANCE="gapping_demand_gnd31" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="31"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x00000001"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_gnd31_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="30" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="gapping_demand_gnd31_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gapping_demand_gpio_gapping_demand_concat" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="29" FULLNAME="/gapping_demand/gpio_gapping_demand" HWVERSION="2.0" INSTANCE="gapping_demand_gpio_gapping_demand" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x000000FF"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_gpio_gapping_demand_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00981000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x00981FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_aresetn_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="gapping_demand_gpio_gapping_demand_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M03_AXI_bvalid"/>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M03_AXI_bvalid"/>
            <CONNECTION INSTANCE="gapping_demand_gapping_demand_update" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M03_AXI_bready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_o" RIGHT="0" SIGIS="undef" SIGNAME="gapping_demand_gpio_gapping_demand_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gapping_demand_slice_gapping_demand_rate" PORT="Din"/>
            <CONNECTION INSTANCE="gapping_demand_slice_gapping_demand_ack" PORT="Din"/>
            <CONNECTION INSTANCE="gapping_demand_slice_gapping_demand_enable" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="gpio2_io_i" RIGHT="0" SIGIS="undef" SIGNAME="gapping_demand_gpio_gapping_demand_concat_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gapping_demand_gpio_gapping_demand_concat" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_ic_ctrl_mgmt_top_M03_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio2_io_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/gapping_demand/gpio_gapping_demand_concat" HWVERSION="2.1" INSTANCE="gapping_demand_gpio_gapping_demand_concat" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="31"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="32"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_gpio_gapping_demand_concat_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="ucs_control_status_clock_shutdown_latch_Request_Latch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ucs_control_status_clock_shutdown_latch" PORT="Request_Latch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="30" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="gapping_demand_gnd31_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gapping_demand_gnd31" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="gapping_demand_gpio_gapping_demand_concat_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gapping_demand_gpio_gapping_demand" PORT="gpio2_io_i"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/gapping_demand/slice_gapping_demand_ack" HWVERSION="1.0" INSTANCE="gapping_demand_slice_gapping_demand_ack" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="16"/>
        <PARAMETER NAME="DIN_TO" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_slice_gapping_demand_ack_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="gapping_demand_gpio_gapping_demand_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gapping_demand_gpio_gapping_demand" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="gapping_demand_slice_gapping_demand_ack_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ucs_control_status_clock_shutdown_latch" PORT="Request_Ack"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/gapping_demand/slice_gapping_demand_enable" HWVERSION="1.0" INSTANCE="gapping_demand_slice_gapping_demand_enable" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="20"/>
        <PARAMETER NAME="DIN_TO" VALUE="20"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_slice_gapping_demand_enable_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="gapping_demand_gpio_gapping_demand_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gapping_demand_gpio_gapping_demand" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="gapping_demand_slice_gapping_demand_enable_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ucs_control_status_clock_shutdown_latch" PORT="Request_Gate_En"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/gapping_demand/slice_gapping_demand_rate" HWVERSION="1.0" INSTANCE="gapping_demand_slice_gapping_demand_rate" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="7"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_slice_gapping_demand_rate_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="gapping_demand_gpio_gapping_demand_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gapping_demand_gpio_gapping_demand" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="gapping_demand_slice_gapping_demand_rate_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_clock_throttling_aclk_kernel_00" PORT="Rate_In"/>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_clock_throttling_aclk_kernel_01" PORT="Rate_In"/>
            <CONNECTION INSTANCE="gapping_demand_clock_throttling_avg" PORT="Rate"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ucs_control_status/clock_shutdown_latch" HWVERSION="1.0" INSTANCE="ucs_control_status_clock_shutdown_latch" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="shell_utils_clock_shutdown_latch" VLNV="xilinx.com:ip:shell_utils_clock_shutdown_latch:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_ENABLE_SHUTDOWN_CLEARING" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_clock_shutdown_latch_0"/>
        <PARAMETER NAME="ENABLE_SHUTDOWN_CLEARING" VALUE="0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="Clk" SIGIS="clk" SIGNAME="External_Ports_aclk_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_aresetn_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Request_SC" SIGIS="undef" SIGNAME="External_Ports_shutdown_clocks">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="shutdown_clocks"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="Request_SW" RIGHT="0" SIGIS="undef" SIGNAME="ucs_control_status_slice_ucs_control_status_force_shutdown_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ucs_control_status_slice_ucs_control_status_force_shutdown" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Request_Gate_En" SIGIS="undef" SIGNAME="gapping_demand_slice_gapping_demand_enable_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gapping_demand_slice_gapping_demand_enable" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Request_Ack" SIGIS="undef" SIGNAME="gapping_demand_slice_gapping_demand_ack_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gapping_demand_slice_gapping_demand_ack" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Request_Latch" SIGIS="undef" SIGNAME="ucs_control_status_clock_shutdown_latch_Request_Latch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gapping_demand_gpio_gapping_demand_concat" PORT="In0"/>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_clock_throttling_aclk_kernel_00" PORT="Shutdown_Latch"/>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_clock_throttling_aclk_kernel_01" PORT="Shutdown_Latch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Shutdown_Latch" SIGIS="undef" SIGNAME="ucs_control_status_clock_shutdown_latch_Shutdown_Latch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_clkwiz_aclk_kernel_00" PORT="power_down"/>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_clkwiz_aclk_kernel_01" PORT="power_down"/>
            <CONNECTION INSTANCE="ucs_control_status_gpio_ucs_status_concat" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/ucs_control_status/gnd15" HWVERSION="1.1" INSTANCE="ucs_control_status_gnd15" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="15"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0000"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_gnd15_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="14" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="ucs_control_status_gnd15_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ucs_control_status_gpio_ucs_status_concat" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/ucs_control_status/gnd2" HWVERSION="1.1" INSTANCE="ucs_control_status_gnd2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="2"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_gnd2_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="1" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="ucs_control_status_gnd2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ucs_control_status_gpio_ucs_status_concat" PORT="In3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="29" FULLNAME="/ucs_control_status/gpio_ucs_control_status" HWVERSION="2.0" INSTANCE="ucs_control_status_gpio_ucs_control_status" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_gpio_ucs_control_status_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00982000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x00982FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_aresetn_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M04_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M04_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M04_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M04_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M04_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M04_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M04_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M04_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M04_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M04_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M04_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M04_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M04_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M04_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M04_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M04_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M04_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M04_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M04_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M04_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M04_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M04_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_top_M04_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_top" PORT="M04_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="gpio_io_i" RIGHT="0" SIGIS="undef" SIGNAME="ucs_control_status_gpio_ucs_status_concat_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ucs_control_status_gpio_ucs_status_concat" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio2_io_o" RIGHT="0" SIGIS="undef" SIGNAME="ucs_control_status_gpio_ucs_control_status_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ucs_control_status_slice_ucs_control_status_done" PORT="Din"/>
            <CONNECTION INSTANCE="ucs_control_status_slice_ucs_control_status_force_shutdown" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_ic_ctrl_mgmt_top_M04_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio_io_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio2_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/ucs_control_status/gpio_ucs_status_concat" HWVERSION="2.1" INSTANCE="ucs_control_status_gpio_ucs_status_concat" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="15"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="14"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="2"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="32"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_gpio_ucs_status_concat_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="ucs_control_status_clock_shutdown_latch_Shutdown_Latch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ucs_control_status_clock_shutdown_latch" PORT="Shutdown_Latch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="14" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="ucs_control_status_gnd15_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ucs_control_status_gnd15" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="gapping_demand_clock_throttling_avg_Rate_Avg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gapping_demand_clock_throttling_avg" PORT="Rate_Avg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="ucs_control_status_gnd2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ucs_control_status_gnd2" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="ucs_control_status_gpio_ucs_status_concat_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ucs_control_status_gpio_ucs_control_status" PORT="gpio_io_i"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/ucs_control_status/slice_ucs_control_status_done" HWVERSION="1.0" INSTANCE="ucs_control_status_slice_ucs_control_status_done" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="0"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_slice_ucs_control_status_done_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="ucs_control_status_gpio_ucs_control_status_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ucs_control_status_gpio_ucs_control_status" PORT="gpio2_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="ucs_control_status_slice_ucs_control_status_done_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aclk_kernel_00_hierarchy_clock_throttling_aclk_kernel_00" PORT="Startup_Done"/>
            <CONNECTION INSTANCE="aclk_kernel_01_hierarchy_clock_throttling_aclk_kernel_01" PORT="Startup_Done"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/ucs_control_status/slice_ucs_control_status_force_shutdown" HWVERSION="1.0" INSTANCE="ucs_control_status_slice_ucs_control_status_force_shutdown" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="20"/>
        <PARAMETER NAME="DIN_TO" VALUE="5"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_1361_slice_ucs_control_status_force_shutdown_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="ucs_control_status_gpio_ucs_control_status_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ucs_control_status_gpio_ucs_control_status" PORT="gpio2_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="ucs_control_status_slice_ucs_control_status_force_shutdown_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ucs_control_status_clock_shutdown_latch" PORT="Request_SW"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
