
*** Running vivado
    with args -log fulladder4bit.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fulladder4bit.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source fulladder4bit.tcl -notrace
Command: synth_design -top fulladder4bit -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 41600 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1777.586 ; gain = 155.688 ; free physical = 4532 ; free virtual = 13058
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fulladder4bit' [/home/it/digital_system/Digital_System_Design/lab2/task4/task4.srcs/sources_1/new/fulladder4bit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'fulladder' [/home/it/digital_system/Digital_System_Design/lab2/task4/task4.srcs/sources_1/new/fulladder.sv:23]
INFO: [Synth 8-6157] synthesizing module 'halfadder' [/home/it/digital_system/Digital_System_Design/lab2/task4/task4.srcs/sources_1/new/halfadder.sv:23]
INFO: [Synth 8-6157] synthesizing module 'and4gate' [/home/it/digital_system/Digital_System_Design/lab2/task4/task4.srcs/sources_1/new/and4gate.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'and4gate' (1#1) [/home/it/digital_system/Digital_System_Design/lab2/task4/task4.srcs/sources_1/new/and4gate.sv:1]
INFO: [Synth 8-6157] synthesizing module 'XORgate' [/home/it/digital_system/Digital_System_Design/lab2/task4/task4.srcs/sources_1/new/XORgate.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'XORgate' (2#1) [/home/it/digital_system/Digital_System_Design/lab2/task4/task4.srcs/sources_1/new/XORgate.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'halfadder' (3#1) [/home/it/digital_system/Digital_System_Design/lab2/task4/task4.srcs/sources_1/new/halfadder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'fulladder' (4#1) [/home/it/digital_system/Digital_System_Design/lab2/task4/task4.srcs/sources_1/new/fulladder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'fulladder4bit' (5#1) [/home/it/digital_system/Digital_System_Design/lab2/task4/task4.srcs/sources_1/new/fulladder4bit.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1832.336 ; gain = 210.438 ; free physical = 4473 ; free virtual = 13000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1838.273 ; gain = 216.375 ; free physical = 4473 ; free virtual = 13000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1838.273 ; gain = 216.375 ; free physical = 4473 ; free virtual = 13000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/it/digital_system/Digital_System_Design/lab2/task4/task4.srcs/constrs_1/new/fulladder4bitconst.xdc]
Finished Parsing XDC File [/home/it/digital_system/Digital_System_Design/lab2/task4/task4.srcs/constrs_1/new/fulladder4bitconst.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/it/digital_system/Digital_System_Design/lab2/task4/task4.srcs/constrs_1/new/fulladder4bitconst.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fulladder4bit_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fulladder4bit_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1977.023 ; gain = 0.000 ; free physical = 4471 ; free virtual = 12997
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1977.023 ; gain = 0.000 ; free physical = 4471 ; free virtual = 12997
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1977.023 ; gain = 355.125 ; free physical = 4507 ; free virtual = 13033
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1977.023 ; gain = 355.125 ; free physical = 4507 ; free virtual = 13033
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1977.023 ; gain = 355.125 ; free physical = 4509 ; free virtual = 13035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1977.023 ; gain = 355.125 ; free physical = 4516 ; free virtual = 13043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module XORgate 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1977.023 ; gain = 355.125 ; free physical = 4516 ; free virtual = 13046
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1977.023 ; gain = 355.125 ; free physical = 4412 ; free virtual = 12942
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1977.023 ; gain = 355.125 ; free physical = 4412 ; free virtual = 12942
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1977.023 ; gain = 355.125 ; free physical = 4404 ; free virtual = 12934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1977.023 ; gain = 355.125 ; free physical = 4404 ; free virtual = 12934
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1977.023 ; gain = 355.125 ; free physical = 4404 ; free virtual = 12934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1977.023 ; gain = 355.125 ; free physical = 4404 ; free virtual = 12934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1977.023 ; gain = 355.125 ; free physical = 4404 ; free virtual = 12934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1977.023 ; gain = 355.125 ; free physical = 4404 ; free virtual = 12934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1977.023 ; gain = 355.125 ; free physical = 4404 ; free virtual = 12934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     2|
|2     |LUT5 |     4|
|3     |IBUF |     9|
|4     |OBUF |     5|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    20|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1977.023 ; gain = 355.125 ; free physical = 4404 ; free virtual = 12934
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1977.023 ; gain = 216.375 ; free physical = 4450 ; free virtual = 12980
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1977.023 ; gain = 355.125 ; free physical = 4450 ; free virtual = 12980
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1988.930 ; gain = 0.000 ; free physical = 4418 ; free virtual = 12948
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1988.930 ; gain = 605.852 ; free physical = 4425 ; free virtual = 12956
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1988.930 ; gain = 0.000 ; free physical = 4425 ; free virtual = 12956
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/it/digital_system/Digital_System_Design/lab2/task4/task4.runs/synth_1/fulladder4bit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fulladder4bit_utilization_synth.rpt -pb fulladder4bit_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 12 15:20:12 2024...
