{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 17 16:21:26 2015 " "Info: Processing started: Tue Feb 17 16:21:26 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g48_Lab_2 -c g48_Lab_2 --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off g48_Lab_2 -c g48_Lab_2 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g48_7bit_comparator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g48_7bit_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g48_7bit_comparator-implementation " "Info: Found design unit 1: g48_7bit_comparator-implementation" {  } { { "g48_7bit_comparator.vhd" "" { Text "P:/DSD/Projects/g48_Lab_2/g48_7bit_comparator.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g48_7bit_comparator " "Info: Found entity 1: g48_7bit_comparator" {  } { { "g48_7bit_comparator.vhd" "" { Text "P:/DSD/Projects/g48_Lab_2/g48_7bit_comparator.vhd" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g48_exp.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g48_exp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g48_exp-implementation " "Info: Found design unit 1: g48_exp-implementation" {  } { { "g48_exp.vhd" "" { Text "P:/DSD/Projects/g48_Lab_2/g48_exp.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g48_exp " "Info: Found entity 1: g48_exp" {  } { { "g48_exp.vhd" "" { Text "P:/DSD/Projects/g48_Lab_2/g48_exp.vhd" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g48_sine.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g48_sine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g48_sine-implementation " "Info: Found design unit 1: g48_sine-implementation" {  } { { "g48_sine.vhd" "" { Text "P:/DSD/Projects/g48_Lab_2/g48_sine.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g48_sine " "Info: Found entity 1: g48_sine" {  } { { "g48_sine.vhd" "" { Text "P:/DSD/Projects/g48_Lab_2/g48_sine.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g48_7_segment_decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g48_7_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g48_7_segment_decoder-implementation " "Info: Found design unit 1: g48_7_segment_decoder-implementation" {  } { { "g48_7_segment_decoder.vhd" "" { Text "P:/DSD/Projects/g48_Lab_2/g48_7_segment_decoder.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g48_7_segment_decoder " "Info: Found entity 1: g48_7_segment_decoder" {  } { { "g48_7_segment_decoder.vhd" "" { Text "P:/DSD/Projects/g48_Lab_2/g48_7_segment_decoder.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g48_sine_display.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g48_sine_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g48_sine_display-implementation " "Info: Found design unit 1: g48_sine_display-implementation" {  } { { "g48_sine_display.vhd" "" { Text "P:/DSD/Projects/g48_Lab_2/g48_sine_display.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g48_sine_display " "Info: Found entity 1: g48_sine_display" {  } { { "g48_sine_display.vhd" "" { Text "P:/DSD/Projects/g48_Lab_2/g48_sine_display.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "g48_Lab_2.bdf " "Warning: Can't analyze file -- file g48_Lab_2.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g48_sine_block.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file g48_sine_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g48_sine_block " "Info: Found entity 1: g48_sine_block" {  } { { "g48_sine_block.bdf" "" { Schematic "P:/DSD/Projects/g48_Lab_2/g48_sine_block.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "g48_sine " "Info: Elaborating entity \"g48_sine\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM LPM_ROM:sin_table " "Info: Elaborating entity \"LPM_ROM\" for hierarchy \"LPM_ROM:sin_table\"" {  } { { "g48_sine.vhd" "sin_table" { Text "P:/DSD/Projects/g48_Lab_2/g48_sine.vhd" 29 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_ROM:sin_table " "Info: Elaborated megafunction instantiation \"LPM_ROM:sin_table\"" {  } { { "g48_sine.vhd" "" { Text "P:/DSD/Projects/g48_Lab_2/g48_sine.vhd" 29 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_ROM:sin_table " "Info: Instantiated megafunction \"LPM_ROM:sin_table\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 9 " "Info: Parameter \"LPM_WIDTHAD\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 512 " "Info: Parameter \"LPM_NUMWORDS\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE g48_sine.mif " "Info: Parameter \"LPM_FILE\" = \"g48_sine.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ROM " "Info: Parameter \"LPM_TYPE\" = \"LPM_ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "g48_sine.vhd" "" { Text "P:/DSD/Projects/g48_Lab_2/g48_sine.vhd" 29 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom LPM_ROM:sin_table\|altrom:srom " "Info: Elaborating entity \"altrom\" for hierarchy \"LPM_ROM:sin_table\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:sin_table\|altrom:srom LPM_ROM:sin_table " "Info: Elaborated megafunction instantiation \"LPM_ROM:sin_table\|altrom:srom\", which is child of megafunction instantiation \"LPM_ROM:sin_table\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "g48_sine.vhd" "" { Text "P:/DSD/Projects/g48_Lab_2/g48_sine.vhd" 29 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_ROM:sin_table\|altrom:srom\|altsyncram:rom_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"LPM_ROM:sin_table\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:sin_table\|altrom:srom\|altsyncram:rom_block LPM_ROM:sin_table " "Info: Elaborated megafunction instantiation \"LPM_ROM:sin_table\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"LPM_ROM:sin_table\"" {  } { { "altrom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "g48_sine.vhd" "" { Text "P:/DSD/Projects/g48_Lab_2/g48_sine.vhd" 29 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a801.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_a801.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a801 " "Info: Found entity 1: altsyncram_a801" {  } { { "db/altsyncram_a801.tdf" "" { Text "P:/DSD/Projects/g48_Lab_2/db/altsyncram_a801.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a801 LPM_ROM:sin_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_a801:auto_generated " "Info: Elaborating entity \"altsyncram_a801\" for hierarchy \"LPM_ROM:sin_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_a801:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "239 " "Info: Peak virtual memory: 239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 17 16:21:28 2015 " "Info: Processing ended: Tue Feb 17 16:21:28 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
