DSCH 3.5
VERSION 2013-11-14 13:06:03
BB(-30,-145,495,265)
SYM  #inv
BB(130,-95,150,-60)
TITLE 140 -75  #inv_1
MODEL 101
PROP                                                                                                                                    
REC(225,90,0,0, )
VIS 0
PIN(140,-60,0.000,0.000)in
PIN(140,-95,0.003,0.002)out
LIG(140,-60,140,-70)
LIG(130,-70,150,-70)
LIG(130,-70,140,-85)
LIG(150,-70,140,-85)
LIG(140,-87,140,-87)
LIG(140,-89,140,-95)
VLG not not1(out,in);
FSYM
SYM  #clock
BB(-30,82,-15,88)
TITLE -25 85  #clock2
MODEL 69
PROP   2 2 0                                                                                                                               
REC(-28,83,6,4,r)
VIS 1
PIN(-15,85,0.150,0.002)clk2
LIG(-20,85,-15,85)
LIG(-25,83,-27,83)
LIG(-21,83,-23,83)
LIG(-20,82,-20,88)
LIG(-30,88,-30,82)
LIG(-25,87,-25,83)
LIG(-23,83,-23,87)
LIG(-23,87,-25,87)
LIG(-27,87,-29,87)
LIG(-27,83,-27,87)
LIG(-20,88,-30,88)
LIG(-20,82,-30,82)
FSYM
SYM  #and2
BB(115,-145,150,-125)
TITLE 138 -136  #and2_2
MODEL 402
PROP                                                                                                                                    
REC(295,-270,0,0, )
VIS 0
PIN(150,-140,0.000,0.000)b
PIN(150,-130,0.000,0.000)a
PIN(115,-135,0.009,0.002)s
LIG(150,-140,142,-140)
LIG(142,-125,142,-145)
LIG(122,-135,115,-135)
LIG(123,-137,126,-141)
LIG(122,-135,123,-137)
LIG(123,-133,122,-135)
LIG(126,-129,123,-133)
LIG(131,-126,126,-129)
LIG(126,-141,131,-144)
LIG(131,-144,142,-145)
LIG(142,-125,131,-126)
LIG(150,-130,142,-130)
VLG and and2(out,a,b);
FSYM
SYM  #and3
BB(75,-140,110,-110)
TITLE 95 -125  #and3_3
MODEL 403
PROP                                                                                                                                    
REC(110,-110,0,0,P)
VIS 0
PIN(110,-115,0.000,0.000)a
PIN(110,-125,0.000,0.000)b
PIN(110,-135,0.000,0.000)c
PIN(70,-125,0.009,0.002)s
LIG(70,-125,80,-125)
LIG(110,-135,100,-135)
LIG(110,-125,100,-125)
LIG(110,-115,100,-115)
LIG(100,-125,100,-140)
LIG(85,-136,90,-139)
LIG(81,-128,85,-136)
LIG(100,-110,100,-125)
LIG(100,-110,90,-111)
LIG(80,-125,81,-128)
LIG(81,-122,80,-125)
LIG(100,-140,90,-139)
LIG(85,-114,81,-122)
LIG(90,-111,85,-114)
VLG and and3(s,a,b,c);
FSYM
SYM  #inv
BB(-5,-50,15,-15)
TITLE 5 -35  #inv_4
MODEL 101
PROP                                                                                                                                    
REC(-25,-40,0,0, )
VIS 0
PIN(5,-50,0.000,0.000)in
PIN(5,-15,0.003,0.003)out
LIG(5,-50,5,-40)
LIG(15,-40,-5,-40)
LIG(15,-40,5,-25)
LIG(-5,-40,5,-25)
LIG(5,-23,5,-23)
LIG(5,-21,5,-15)
VLG not not1(out,in);
FSYM
SYM  #display
BB(160,50,215,85)
TITLE 160 82  #licznik_tetna
MODEL 81
PROP                                                                                                                                    
REC(165,55,45,21,r)
VIS 260
PIN(170,85,0.000,0.000)licznik_tetna[7]
PIN(175,85,0.000,0.000)licznik_tetna[6]
PIN(180,85,0.000,0.000)licznik_tetna[5]
PIN(185,85,0.000,0.000)licznik_tetna[4]
PIN(190,85,0.000,0.000)licznik_tetna[3]
PIN(195,85,0.000,0.000)licznik_tetna[2]
PIN(200,85,0.000,0.000)licznik_tetna[1]
PIN(205,85,0.000,0.000)licznik_tetna[0]
LIG(160,50,160,80)
LIG(215,50,160,50)
LIG(215,80,215,50)
LIG(160,80,215,80)
LIG(170,80,170,85)
LIG(175,80,175,85)
LIG(180,80,180,85)
LIG(185,80,185,85)
LIG(190,80,190,85)
LIG(195,80,195,85)
LIG(200,80,200,85)
LIG(205,80,205,85)
FSYM
SYM  #and3
BB(-10,-95,20,-60)
TITLE 5 -80  #and3_5
MODEL 403
PROP                                                                                                                                    
REC(20,-95,0,0,P)
VIS 0
PIN(15,-95,0.000,0.000)a
PIN(5,-95,0.000,0.000)b
PIN(-5,-95,0.000,0.000)c
PIN(5,-55,0.009,0.002)s
LIG(5,-55,5,-65)
LIG(-5,-95,-5,-85)
LIG(5,-95,5,-85)
LIG(15,-95,15,-85)
LIG(5,-85,-10,-85)
LIG(-6,-70,-9,-75)
LIG(2,-66,-6,-70)
LIG(20,-85,5,-85)
LIG(20,-85,19,-75)
LIG(5,-65,2,-66)
LIG(8,-66,5,-65)
LIG(-10,-85,-9,-75)
LIG(16,-70,8,-66)
LIG(19,-75,16,-70)
VLG and and3(s,a,b,c);
FSYM
SYM  #clock
BB(-30,-13,-15,-7)
TITLE -25 -10  #clock1
MODEL 69
PROP   1 1 0                                                                                                                               
REC(-28,-12,6,4,r)
VIS 1
PIN(-15,-10,0.150,0.002)clk1
LIG(-20,-10,-15,-10)
LIG(-25,-12,-27,-12)
LIG(-21,-12,-23,-12)
LIG(-20,-13,-20,-7)
LIG(-30,-7,-30,-13)
LIG(-25,-8,-25,-12)
LIG(-23,-12,-23,-8)
LIG(-23,-8,-25,-8)
LIG(-27,-8,-29,-8)
LIG(-27,-12,-27,-8)
LIG(-20,-7,-30,-7)
LIG(-20,-13,-30,-13)
FSYM
SYM  #button
BB(-29,1,-20,9)
TITLE -25 5  #reset
MODEL 59
PROP                                                                                                                                    
REC(-28,2,6,6,r)
VIS 1
PIN(-20,5,0.000,0.000)reset
LIG(-21,5,-20,5)
LIG(-29,9,-29,1)
LIG(-21,9,-29,9)
LIG(-21,1,-21,9)
LIG(-29,1,-21,1)
LIG(-28,8,-28,2)
LIG(-22,8,-28,8)
LIG(-22,2,-22,8)
LIG(-28,2,-22,2)
FSYM
SYM  #inv
BB(100,-50,120,-15)
TITLE 110 -30  #inv_6
MODEL 101
PROP                                                                                                                                    
REC(150,60,0,0, )
VIS 0
PIN(110,-15,0.000,0.000)in
PIN(110,-50,0.003,0.002)out
LIG(110,-15,110,-25)
LIG(100,-25,120,-25)
LIG(100,-25,110,-40)
LIG(120,-25,110,-40)
LIG(110,-42,110,-42)
LIG(110,-44,110,-50)
VLG not not1(out,in);
FSYM
SYM  #and2
BB(10,-15,45,5)
TITLE 22 -4  #and2_7
MODEL 402
PROP                                                                                                                                    
REC(0,0,0,0, )
VIS 0
PIN(10,0,0.000,0.000)b
PIN(10,-10,0.000,0.000)a
PIN(45,-5,0.009,0.002)s
LIG(10,0,18,0)
LIG(18,-15,18,5)
LIG(38,-5,45,-5)
LIG(37,-3,34,1)
LIG(38,-5,37,-3)
LIG(37,-7,38,-5)
LIG(34,-11,37,-7)
LIG(29,-14,34,-11)
LIG(34,1,29,4)
LIG(29,4,18,5)
LIG(18,-15,29,-14)
LIG(10,-10,18,-10)
VLG and and2(out,a,b);
FSYM
SYM  #and3
BB(25,-135,60,-105)
TITLE 45 -120  #and3_8
MODEL 403
PROP                                                                                                                                    
REC(60,-105,0,0,P)
VIS 0
PIN(60,-110,0.000,0.000)a
PIN(60,-120,0.000,0.000)b
PIN(60,-130,0.000,0.000)c
PIN(20,-120,0.009,0.002)s
LIG(20,-120,30,-120)
LIG(60,-130,50,-130)
LIG(60,-120,50,-120)
LIG(60,-110,50,-110)
LIG(50,-120,50,-135)
LIG(35,-131,40,-134)
LIG(31,-123,35,-131)
LIG(50,-105,50,-120)
LIG(50,-105,40,-106)
LIG(30,-120,31,-123)
LIG(31,-117,30,-120)
LIG(50,-135,40,-134)
LIG(35,-109,31,-117)
LIG(40,-106,35,-109)
VLG and and3(s,a,b,c);
FSYM
SYM  #inv
BB(120,-65,140,-30)
TITLE 130 -45  #inv_9
MODEL 101
PROP                                                                                                                                    
REC(200,95,0,0, )
VIS 0
PIN(130,-30,0.000,0.000)in
PIN(130,-65,0.003,0.002)out
LIG(130,-30,130,-40)
LIG(120,-40,140,-40)
LIG(120,-40,130,-55)
LIG(140,-40,130,-55)
LIG(130,-57,130,-57)
LIG(130,-59,130,-65)
VLG not not1(out,in);
FSYM
SYM  #display
BB(160,-45,215,-10)
TITLE 160 -13  #licznik_czasu
MODEL 81
PROP                                                                                                                                    
REC(165,-40,45,21,r)
VIS 260
PIN(170,-10,0.000,0.000)licznik_czasu[7]
PIN(175,-10,0.000,0.000)licznik_czasu[6]
PIN(180,-10,0.000,0.000)licznik_czasu[5]
PIN(185,-10,0.000,0.000)licznik_czasu[4]
PIN(190,-10,0.000,0.000)licznik_czasu[3]
PIN(195,-10,0.000,0.000)licznik_czasu[2]
PIN(200,-10,0.000,0.000)licznik_czasu[1]
PIN(205,-10,0.000,0.000)licznik_czasu[0]
LIG(160,-45,160,-15)
LIG(215,-45,160,-45)
LIG(215,-15,215,-45)
LIG(160,-15,215,-15)
LIG(170,-15,170,-10)
LIG(175,-15,175,-10)
LIG(180,-15,180,-10)
LIG(185,-15,185,-10)
LIG(190,-15,190,-10)
LIG(195,-15,195,-10)
LIG(200,-15,200,-10)
LIG(205,-15,205,-10)
FSYM
SYM  #and2
BB(10,80,45,100)
TITLE 22 91  #and2_10
MODEL 402
PROP                                                                                                                                    
REC(0,95,0,0, )
VIS 0
PIN(10,95,0.000,0.000)b
PIN(10,85,0.000,0.000)a
PIN(45,90,0.009,0.002)s
LIG(10,95,18,95)
LIG(18,80,18,100)
LIG(38,90,45,90)
LIG(37,92,34,96)
LIG(38,90,37,92)
LIG(37,88,38,90)
LIG(34,84,37,88)
LIG(29,81,34,84)
LIG(34,96,29,99)
LIG(29,99,18,100)
LIG(18,80,29,81)
LIG(10,85,18,85)
VLG and and2(out,a,b);
FSYM
SYM  #licz_8b
BB(50,80,90,170)
TITLE 60 73  #licz_8b
MODEL 6000
PROP                                                                                                                                    
REC(55,85,30,80,r)
VIS 5
PIN(50,90,0.000,0.000)in
PIN(50,100,0.000,0.000)reset
PIN(90,160,0.006,0.006)out8
PIN(90,150,0.006,0.008)out7
PIN(90,140,0.006,0.008)out6
PIN(90,130,0.006,0.008)out5
PIN(90,120,0.006,0.008)out4
PIN(90,110,0.006,0.008)out3
PIN(90,100,0.006,0.008)out2
PIN(90,90,0.006,0.008)out1
LIG(50,90,55,90)
LIG(50,100,55,100)
LIG(85,160,90,160)
LIG(85,150,90,150)
LIG(85,140,90,140)
LIG(85,130,90,130)
LIG(85,120,90,120)
LIG(85,110,90,110)
LIG(85,100,90,100)
LIG(85,90,90,90)
LIG(55,85,55,165)
LIG(55,85,85,85)
LIG(85,85,85,165)
LIG(85,165,55,165)
VLG module licz_8b( in,reset,out8,out7,out6,out5,out4,out3,
VLG out2,out1);
VLG input in,reset;
VLG output out8,out7,out6,out5,out4,out3,out2,out1;
VLG wire w2,w6,w8,w10,w12,w14,w16,w18;
VLG wire ;
VLG dreg #(3) dreg_1(out1,w2,w2,reset,in);
VLG dreg #(3) dreg_2(out2,w6,w6,reset,out1);
VLG dreg #(3) dreg_3(out3,w8,w8,reset,out2);
VLG dreg #(3) dreg_4(out4,w10,w10,reset,out3);
VLG dreg #(3) dreg_5(out5,w12,w12,reset,out4);
VLG dreg #(3) dreg_6(out6,w14,w14,reset,out5);
VLG dreg #(3) dreg_7(out7,w16,w16,reset,out6);
VLG dreg #(3) dreg_8(out8,w18,w18,reset,out7);
VLG endmodule
FSYM
SYM  #licz_8b
BB(50,-15,90,75)
TITLE 60 -22  #licz_8b
MODEL 6000
PROP                                                                                                                                    
REC(55,-10,30,80,r)
VIS 5
PIN(50,-5,0.000,0.000)in
PIN(50,5,0.000,0.000)reset
PIN(90,65,0.006,0.005)out8
PIN(90,55,0.006,0.006)out7
PIN(90,45,0.006,0.006)out6
PIN(90,35,0.006,0.006)out5
PIN(90,25,0.006,0.006)out4
PIN(90,15,0.006,0.006)out3
PIN(90,5,0.006,0.006)out2
PIN(90,-5,0.006,0.006)out1
LIG(50,-5,55,-5)
LIG(50,5,55,5)
LIG(85,65,90,65)
LIG(85,55,90,55)
LIG(85,45,90,45)
LIG(85,35,90,35)
LIG(85,25,90,25)
LIG(85,15,90,15)
LIG(85,5,90,5)
LIG(85,-5,90,-5)
LIG(55,-10,55,70)
LIG(55,-10,85,-10)
LIG(85,-10,85,70)
LIG(85,70,55,70)
VLG module licz_8b( in,reset,out8,out7,out6,out5,out4,out3,
VLG out2,out1);
VLG input in,reset;
VLG output out8,out7,out6,out5,out4,out3,out2,out1;
VLG wire w2,w6,w8,w10,w12,w14,w16,w18;
VLG wire ;
VLG dreg #(3) dreg_1(out1,w2,w2,reset,in);
VLG dreg #(3) dreg_2(out2,w6,w6,reset,out1);
VLG dreg #(3) dreg_3(out3,w8,w8,reset,out2);
VLG dreg #(3) dreg_4(out4,w10,w10,reset,out3);
VLG dreg #(3) dreg_5(out5,w12,w12,reset,out4);
VLG dreg #(3) dreg_6(out6,w14,w14,reset,out5);
VLG dreg #(3) dreg_7(out7,w16,w16,reset,out6);
VLG dreg #(3) dreg_8(out8,w18,w18,reset,out7);
VLG endmodule
FSYM
SYM  #inv
BB(300,90,320,190)
TITLE 310 83  #inv_11
MODEL 6000
PROP                                                                                                                                    
REC(305,95,10,90,r)
VIS 5
PIN(300,130,0.000,0.000)d
PIN(300,110,0.000,0.000)b
PIN(300,100,0.000,0.000)a
PIN(300,120,0.000,0.000)c
PIN(300,140,0.000,0.000)e
PIN(300,180,0.000,0.000)minus
PIN(300,160,0.000,0.000)g
PIN(300,150,0.000,0.000)f
PIN(300,170,0.000,0.000)h
PIN(320,130,0.006,0.003)D_
PIN(320,110,0.006,0.003)B_
PIN(320,140,0.006,0.003)E_
PIN(320,120,0.006,0.003)C_
PIN(320,100,0.006,0.003)A_
PIN(320,160,0.006,0.003)G_
PIN(320,170,0.006,0.003)H_
PIN(320,150,0.006,0.003)F_
LIG(300,130,305,130)
LIG(300,110,305,110)
LIG(300,100,305,100)
LIG(300,120,305,120)
LIG(300,140,305,140)
LIG(300,180,305,180)
LIG(300,160,305,160)
LIG(300,150,305,150)
LIG(300,170,305,170)
LIG(315,130,320,130)
LIG(315,110,320,110)
LIG(315,140,320,140)
LIG(315,120,320,120)
LIG(315,100,320,100)
LIG(315,160,320,160)
LIG(315,170,320,170)
LIG(315,150,320,150)
LIG(305,95,305,185)
LIG(305,95,315,95)
LIG(315,95,315,185)
LIG(315,185,305,185)
VLG module inv( d,b,a,c,e,minus,g,f,
VLG h,D_,B_,E_,C_,A_,G_,H_,
VLG input d,b,a,c,e,minus,g,f;
VLG input h;
VLG output D_,B_,E_,C_,A_,G_,H_,F_;
VLG wire w13,w14,w15,w16,w17,w18,w19,w20;
VLG wire w21,w22,w23,w24,w25,w26,w27,w28;
VLG wire w35,w36,w37,w38,w39,w40,w41,w42;
VLG wire w43,w44,w45,w46;
VLG not #(3) inv_1(w13,minus);
VLG xor #(2) xor2_2(w14,a,b);
VLG and #(2) and2_3(w15,w13,b);
VLG and #(2) and2_4(w16,minus,w14);
VLG or #(2) or2_5(B_,w16,w15);
VLG or #(2) or2_6(w17,a,b);
VLG xor #(2) xor2_7(w18,w17,c);
VLG and #(2) and2_8(w19,w13,c);
VLG or #(2) or2_9(E_,w20,w21);
VLG and #(2) and2_10(w22,minus,w18);
VLG or #(2) or2_11(C_,w22,w19);
VLG or #(2) or2_12(w23,w17,c);
VLG xor #(2) xor2_13(w24,w23,d);
VLG and #(2) and2_14(w25,w13,d);
VLG and #(2) and2_15(w26,minus,w24);
VLG or #(2) or2_16(D_,w26,w25);
VLG or #(2) or2_17(w27,w23,d);
VLG xor #(2) xor2_18(w28,w27,e);
VLG and #(2) and2_19(w21,w13,e);
VLG and #(2) and2_20(w20,minus,w28);
VLG or #(2) or2_21(w35,w27,e);
VLG xor #(2) xor2_22(w36,w35,f);
VLG and #(2) and2_23(w37,w13,f);
VLG or #(2) or2_24(H_,w38,w39);
VLG and #(2) and2_25(w40,minus,w36);
VLG or #(2) or2_26(F_,w40,w37);
VLG or #(2) or2_27(w41,w35,f);
VLG xor #(2) xor2_28(w42,w41,g);
VLG and #(2) and2_29(w43,w13,g);
VLG and #(2) and2_30(w44,minus,w42);
VLG or #(2) or2_31(G_,w44,w43);
VLG or #(2) or2_32(w45,w41,g);
VLG xor #(2) xor2_33(w46,w45,h);
VLG and #(2) and2_34(w39,w13,h);
VLG and #(2) and2_35(w38,minus,w46);
VLG or #(2) or2_36(A_,a,vss);
VLG endmodule
FSYM
SYM  #vdd
BB(205,160,215,170)
TITLE 208 166  #vdd
MODEL 1
PROP                                                                                                                                    
REC(20,0,0,0, )
VIS 0
PIN(210,170,0.000,0.000)vdd
LIG(210,170,210,165)
LIG(210,165,205,165)
LIG(205,165,210,160)
LIG(210,160,215,165)
LIG(215,165,210,165)
FSYM
SYM  #vss
BB(210,257,220,265)
TITLE 214 262  #vss
MODEL 0
PROP                                                                                                                                    
REC(210,255,0,0,b)
VIS 0
PIN(215,255,0.000,0.000)vss
LIG(215,255,215,260)
LIG(210,260,220,260)
LIG(210,263,212,260)
LIG(212,263,214,260)
LIG(214,263,216,260)
LIG(216,263,218,260)
FSYM
SYM  #sub8b
BB(220,80,240,260)
TITLE 230 73  #sub8b
MODEL 6000
PROP                                                                                                                                    
REC(225,85,10,170,r)
VIS 5
PIN(220,160,0.000,0.000)A8
PIN(220,240,0.000,0.000)B8
PIN(220,230,0.000,0.000)B7
PIN(220,150,0.000,0.000)A7
PIN(220,220,0.000,0.000)B6
PIN(220,140,0.000,0.000)A6
PIN(220,210,0.000,0.000)B5
PIN(220,130,0.000,0.000)A5
PIN(220,200,0.000,0.000)B4
PIN(220,90,0.000,0.000)A1
PIN(220,170,0.000,0.000)B1
PIN(220,250,0.000,0.000)C_we
PIN(220,180,0.000,0.000)B2
PIN(220,100,0.000,0.000)A2
PIN(220,110,0.000,0.000)A3
PIN(220,190,0.000,0.000)B3
PIN(220,120,0.000,0.000)A4
PIN(240,90,0.006,0.017)C_wy
PIN(240,130,0.006,0.006)out4
PIN(240,140,0.006,0.006)out5
PIN(240,120,0.006,0.006)out3
PIN(240,150,0.006,0.006)out6
PIN(240,110,0.006,0.006)out2
PIN(240,160,0.006,0.006)out7
PIN(240,100,0.006,0.006)out1
PIN(240,170,0.006,0.005)out8
LIG(220,160,225,160)
LIG(220,240,225,240)
LIG(220,230,225,230)
LIG(220,150,225,150)
LIG(220,220,225,220)
LIG(220,140,225,140)
LIG(220,210,225,210)
LIG(220,130,225,130)
LIG(220,200,225,200)
LIG(220,90,225,90)
LIG(220,170,225,170)
LIG(220,250,225,250)
LIG(220,180,225,180)
LIG(220,100,225,100)
LIG(220,110,225,110)
LIG(220,190,225,190)
LIG(220,120,225,120)
LIG(235,90,240,90)
LIG(235,130,240,130)
LIG(235,140,240,140)
LIG(235,120,240,120)
LIG(235,150,240,150)
LIG(235,110,240,110)
LIG(235,160,240,160)
LIG(235,100,240,100)
LIG(235,170,240,170)
LIG(225,85,225,255)
LIG(225,85,235,85)
LIG(235,85,235,255)
LIG(235,255,225,255)
VLG module sub8b( A8,B8,B7,A7,B6,A6,B5,A5,
VLG B4,A1,B1,C_we,B2,A2,A3,B3,
VLG A4,C_wy,out4,out5,out3,out6,out2,out7,
VLG out1,out8);
VLG input A8,B8,B7,A7,B6,A6,B5,A5;
VLG input B4,A1,B1,C_we,B2,A2,A3,B3;
VLG input A4;
VLG output C_wy,out4,out5,out3,out6,out2,out7,out1;
VLG output out8;
VLG wire w4,w9,w13,w17,w21,w25,w29,w35;
VLG wire w36,w37,w38,w39,w40,w41,w42,w43;
VLG wire w44,w45,w46,w47,w48,w49,w50,w51;
VLG wire w52,w53,w54,w55,w56,w57,w58,w59;
VLG wire w60,w61,w62,w63,w64,w65,w66,w67;
VLG wire w68,w69,w70,w71,w72,w73,w74;
VLG xor #(9) xor2_1_1(out8,w4,w35);
VLG and #(9) and2_2_2(w37,w36,w4);
VLG or #(9) or2_3_3(C_wy,w37,w38);
VLG not #(3) inv_4_4(w36,w35);
VLG and #(9) and2_5_5(w38,w39,B8);
VLG not #(3) inv_6_6(w39,A8);
VLG xor #(10) xor2_7_7(w35,A8,B8);
VLG xor #(9) xor2_1_8(out7,w9,w40);
VLG and #(9) and2_2_9(w42,w41,w9);
VLG or #(10) or2_3_10(w4,w42,w43);
VLG not #(3) inv_4_11(w41,w40);
VLG and #(9) and2_5_12(w43,w44,B7);
VLG not #(3) inv_6_13(w44,A7);
VLG xor #(10) xor2_7_14(w40,A7,B7);
VLG xor #(9) xor2_1_15(out6,w13,w45);
VLG and #(9) and2_2_16(w47,w46,w13);
VLG or #(10) or2_3_17(w9,w47,w48);
VLG not #(3) inv_4_18(w46,w45);
VLG and #(9) and2_5_19(w48,w49,B6);
VLG not #(3) inv_6_20(w49,A6);
VLG xor #(10) xor2_7_21(w45,A6,B6);
VLG xor #(9) xor2_1_22(out5,w17,w50);
VLG and #(9) and2_2_23(w52,w51,w17);
VLG or #(10) or2_3_24(w13,w52,w53);
VLG not #(3) inv_4_25(w51,w50);
VLG and #(9) and2_5_26(w53,w54,B5);
VLG not #(3) inv_6_27(w54,A5);
VLG xor #(10) xor2_7_28(w50,A5,B5);
VLG xor #(9) xor2_1_29(out4,w21,w55);
VLG and #(9) and2_2_30(w57,w56,w21);
VLG or #(10) or2_3_31(w17,w57,w58);
VLG not #(3) inv_4_32(w56,w55);
VLG and #(9) and2_5_33(w58,w59,B4);
VLG not #(3) inv_6_34(w59,A4);
VLG xor #(10) xor2_7_35(w55,A4,B4);
VLG xor #(9) xor2_1_36(out3,w25,w60);
VLG and #(9) and2_2_37(w62,w61,w25);
VLG or #(10) or2_3_38(w21,w62,w63);
VLG not #(3) inv_4_39(w61,w60);
VLG and #(9) and2_5_40(w63,w64,B3);
VLG not #(3) inv_6_41(w64,A3);
VLG xor #(10) xor2_7_42(w60,A3,B3);
VLG xor #(9) xor2_1_43(out2,w29,w65);
VLG and #(9) and2_2_44(w67,w66,w29);
VLG or #(10) or2_3_45(w25,w67,w68);
VLG not #(3) inv_4_46(w66,w65);
VLG and #(9) and2_5_47(w68,w69,B2);
VLG not #(3) inv_6_48(w69,A2);
VLG xor #(10) xor2_7_49(w65,A2,B2);
VLG xor #(9) xor2_1_50(out1,C_we,w70);
VLG and #(9) and2_2_51(w72,w71,C_we);
VLG or #(10) or2_3_52(w29,w72,w73);
VLG not #(3) inv_4_53(w71,w70);
VLG and #(9) and2_5_54(w73,w74,B1);
VLG not #(3) inv_6_55(w74,A1);
VLG xor #(10) xor2_7_56(w70,A1,B1);
VLG endmodule
FSYM
SYM  #display
BB(360,55,415,90)
TITLE 360 87  #procentowe odchylenie od normy
MODEL 81
PROP                                                                                                                                    
REC(365,60,45,21,r)
VIS 260
PIN(370,90,0.000,0.000)procentoweodchylenieodnormy[7]
PIN(375,90,0.000,0.000)procentoweodchylenieodnormy[6]
PIN(380,90,0.000,0.000)procentoweodchylenieodnormy[5]
PIN(385,90,0.000,0.000)procentoweodchylenieodnormy[4]
PIN(390,90,0.000,0.000)procentoweodchylenieodnormy[3]
PIN(395,90,0.000,0.000)procentoweodchylenieodnormy[2]
PIN(400,90,0.000,0.000)procentoweodchylenieodnormy[1]
PIN(405,90,0.000,0.000)procentoweodchylenieodnormy[0]
LIG(360,55,360,85)
LIG(415,55,360,55)
LIG(415,85,415,55)
LIG(360,85,415,85)
LIG(370,85,370,90)
LIG(375,85,375,90)
LIG(380,85,380,90)
LIG(385,85,385,90)
LIG(390,85,390,90)
LIG(395,85,395,90)
LIG(400,85,400,90)
LIG(405,85,405,90)
FSYM
SYM  #inv
BB(475,45,495,80)
TITLE 485 65  #inv_12
MODEL 101
PROP                                                                                                                                    
REC(415,575,0,0, )
VIS 0
PIN(485,80,0.000,0.000)in
PIN(485,45,0.003,0.002)out
LIG(485,80,485,70)
LIG(475,70,495,70)
LIG(475,70,485,55)
LIG(495,70,485,55)
LIG(485,53,485,53)
LIG(485,51,485,45)
VLG not not1(out,in);
FSYM
SYM  #light
BB(438,60,444,74)
TITLE 440 74  #za malo
MODEL 49
PROP                                                                                                                                    
REC(439,61,4,4,r)
VIS 1
PIN(440,75,0.000,0.000)za malo
LIG(443,66,443,61)
LIG(443,61,442,60)
LIG(439,61,439,66)
LIG(442,71,442,68)
LIG(441,71,444,71)
LIG(441,73,443,71)
LIG(442,73,444,71)
LIG(438,68,444,68)
LIG(440,68,440,75)
LIG(438,66,438,68)
LIG(444,66,438,66)
LIG(444,68,444,66)
LIG(440,60,439,61)
LIG(442,60,440,60)
FSYM
SYM  #light
BB(438,40,444,54)
TITLE 440 54  #za duzo
MODEL 49
PROP                                                                                                                                    
REC(439,41,4,4,r)
VIS 1
PIN(440,55,0.000,0.000)za duzo
LIG(443,46,443,41)
LIG(443,41,442,40)
LIG(439,41,439,46)
LIG(442,51,442,48)
LIG(441,51,444,51)
LIG(441,53,443,51)
LIG(442,53,444,51)
LIG(438,48,444,48)
LIG(440,48,440,55)
LIG(438,46,438,48)
LIG(444,46,438,46)
LIG(444,48,444,46)
LIG(440,40,439,41)
LIG(442,40,440,40)
FSYM
SYM  #inv
BB(110,-90,130,-55)
TITLE 120 -70  #~
MODEL 101
PROP                                                                                                                                   
REC(180,205,0,0, )
VIS 0
PIN(120,-55,0.000,0.000)in
PIN(120,-90,0.003,0.002)out
LIG(120,-55,120,-65)
LIG(110,-65,130,-65)
LIG(110,-65,120,-80)
LIG(130,-65,120,-80)
LIG(120,-82,120,-82)
LIG(120,-84,120,-90)
VLG not not1(out,in);
FSYM
CNC(145 -5)
CNC(140 5)
CNC(135 15)
CNC(130 25)
CNC(125 35)
CNC(120 45)
CNC(115 55)
CNC(110 65)
CNC(0 5)
CNC(5 0)
CNC(200 100)
CNC(195 110)
CNC(215 250)
CNC(215 180)
CNC(210 190)
CNC(210 190)
CNC(215 200)
CNC(215 210)
CNC(210 220)
CNC(215 240)
CNC(205 90)
CNC(190 120)
CNC(185 130)
CNC(180 140)
CNC(175 150)
CNC(170 160)
CNC(250 180)
LIG(160,-130,150,-130)
LIG(145,-5,90,-5)
LIG(90,5,140,5)
LIG(160,-115,160,-130)
LIG(170,160,220,160)
LIG(145,-115,160,-115)
LIG(145,-115,145,-5)
LIG(135,15,90,15)
LIG(90,25,130,25)
LIG(155,-140,150,-140)
LIG(155,-120,155,-140)
LIG(125,35,90,35)
LIG(120,45,180,45)
LIG(140,-120,155,-120)
LIG(140,-95,140,-120)
LIG(115,55,90,55)
LIG(90,65,110,65)
LIG(110,-15,110,65)
LIG(-15,-10,10,-10)
LIG(5,-15,5,0)
LIG(5,0,10,0)
LIG(5,-50,5,-55)
LIG(110,-50,110,-100)
LIG(110,-100,-5,-100)
LIG(-5,-100,-5,-95)
LIG(140,-60,140,5)
LIG(115,-105,115,55)
LIG(115,-105,5,-105)
LIG(5,-105,5,-95)
LIG(15,-95,15,-120)
LIG(15,-120,20,-120)
LIG(110,-135,115,-135)
LIG(90,45,120,45)
LIG(120,-110,60,-110)
LIG(135,-125,110,-125)
LIG(135,-125,135,15)
LIG(130,-115,110,-115)
LIG(125,-120,60,-120)
LIG(130,-65,130,-115)
LIG(130,-30,130,25)
LIG(65,-130,60,-130)
LIG(65,-125,65,-130)
LIG(125,-120,125,35)
LIG(70,-125,65,-125)
LIG(145,-5,205,-5)
LIG(205,-5,205,-10)
LIG(200,-10,200,5)
LIG(200,5,140,5)
LIG(135,15,195,15)
LIG(195,15,195,-10)
LIG(190,-10,190,25)
LIG(190,25,130,25)
LIG(125,35,185,35)
LIG(185,35,185,-10)
LIG(180,-10,180,45)
LIG(120,-55,120,45)
LIG(115,55,175,55)
LIG(175,55,175,-10)
LIG(170,-10,170,65)
LIG(110,65,170,65)
LIG(90,160,170,160)
LIG(50,100,0,100)
LIG(0,100,0,5)
LIG(-20,5,0,5)
LIG(0,5,50,5)
LIG(45,90,50,90)
LIG(45,-5,50,-5)
LIG(10,95,5,95)
LIG(5,95,5,0)
LIG(10,85,-15,85)
LIG(170,160,170,85)
LIG(175,150,220,150)
LIG(90,150,175,150)
LIG(370,90,370,170)
LIG(320,170,370,170)
LIG(375,160,320,160)
LIG(175,85,175,150)
LIG(180,140,220,140)
LIG(90,140,180,140)
LIG(180,140,180,85)
LIG(185,130,220,130)
LIG(195,110,195,85)
LIG(200,85,200,100)
LIG(205,90,205,85)
LIG(375,90,375,160)
LIG(380,150,380,90)
LIG(250,180,300,180)
LIG(250,90,250,180)
LIG(240,90,250,90)
LIG(300,170,240,170)
LIG(240,160,300,160)
LIG(300,150,240,150)
LIG(240,140,300,140)
LIG(300,130,240,130)
LIG(240,120,300,120)
LIG(240,110,300,110)
LIG(240,100,300,100)
LIG(405,90,405,100)
LIG(405,100,320,100)
LIG(320,110,400,110)
LIG(400,110,400,90)
LIG(205,90,220,90)
LIG(395,90,395,120)
LIG(215,250,215,255)
LIG(215,240,215,250)
LIG(220,250,215,250)
LIG(215,210,215,240)
LIG(220,240,215,240)
LIG(210,220,210,230)
LIG(220,230,210,230)
LIG(210,190,210,220)
LIG(220,220,210,220)
LIG(215,200,215,210)
LIG(215,210,220,210)
LIG(215,180,215,200)
LIG(195,110,220,110)
LIG(90,110,195,110)
LIG(90,100,200,100)
LIG(200,100,220,100)
LIG(210,170,210,190)
LIG(215,200,220,200)
LIG(220,190,210,190)
LIG(215,170,215,180)
LIG(215,180,220,180)
LIG(215,170,220,170)
LIG(90,90,205,90)
LIG(395,120,320,120)
LIG(320,130,390,130)
LIG(390,130,390,90)
LIG(385,90,385,140)
LIG(385,140,320,140)
LIG(320,150,380,150)
LIG(190,85,190,120)
LIG(90,120,190,120)
LIG(190,120,220,120)
LIG(185,85,185,130)
LIG(90,130,185,130)
LIG(440,75,440,80)
LIG(485,80,440,80)
LIG(485,45,475,45)
LIG(475,45,475,55)
LIG(475,55,440,55)
LIG(250,180,250,190)
LIG(250,190,485,190)
LIG(485,190,485,80)
LIG(120,-110,120,-90)
FFIG D:\dane\chmura\Dropbox\Moje\rozne\liczenie\na studia\Uk³ady Cyfrowe i Mikroprocesorowe\w trakcie\Michalak\serce\ukl.sch
