# Generated by Yosys 0.34+14 (git sha1 11b9deba9, clang 10.0.0-4ubuntu1 -fPIC -Os)
autoidx 953
attribute \src "sar_adc_ideal_conv.sv:95.1-123.10"
attribute \hdlname "\\frequency_divider"
attribute \keep 1
module $paramod\frequency_divider\DIVISION=s32'00000000000000000000000000000010
  parameter \DIVISION 2
  attribute \src "sar_adc_ideal_conv.sv:0.0-0.0"
  wire $0$formal$sar_adc_ideal_conv.sv:106$104_CHECK[0:0]$116
  attribute \src "sar_adc_ideal_conv.sv:0.0-0.0"
  wire $0$formal$sar_adc_ideal_conv.sv:106$104_EN[0:0]$117
  attribute \src "sar_adc_ideal_conv.sv:110.1-115.4"
  wire width 32 $0\counter[31:0]
  attribute \src "sar_adc_ideal_conv.sv:118.1-120.4"
  wire $0\output_clk_digital[0:0]
  attribute \src "sar_adc_ideal_conv.sv:113.20-113.31"
  wire width 32 $add$sar_adc_ideal_conv.sv:113$109_Y
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:74:sample_control_edge$\input_clk_digital#sampled$673
  attribute \init 0
  wire width 32 $auto$clk2fflogic.cc:88:sample_data$$0\counter[31:0]#sampled$671
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:88:sample_data$$0\output_clk_digital[0:0]#sampled$681
  wire width 32 $auto$clk2fflogic.cc:88:sample_data$\counter#sampled$669
  wire $auto$clk2fflogic.cc:88:sample_data$\output_clk_digital#sampled$679
  wire $auto$rtlil.cc:2501:Eqx$676
  attribute \src "sar_adc_ideal_conv.sv:119.8-119.29"
  wire $eq$sar_adc_ideal_conv.sv:119$112_Y
  attribute \src "sar_adc_ideal_conv.sv:119.53-119.72"
  wire $logic_not$sar_adc_ideal_conv.sv:119$113_Y
  attribute \src "sar_adc_ideal_conv.sv:112.8-112.31"
  wire $ne$sar_adc_ideal_conv.sv:112$108_Y
  attribute \src "sar_adc_ideal_conv.sv:103.17-103.20"
  wire input 4 \clk
  attribute \keep 1
  attribute \src "sar_adc_ideal_conv.sv:107.14-107.21"
  wire width 32 \counter
  attribute \src "sar_adc_ideal_conv.sv:99.18-99.35"
  wire input 1 \input_clk_digital
  attribute \keep 1
  attribute \src "sar_adc_ideal_conv.sv:100.18-100.36"
  wire output 2 \output_clk_digital
  attribute \src "sar_adc_ideal_conv.sv:102.17-102.22"
  wire input 3 \reset
  attribute \src "sar_adc_ideal_conv.sv:113.20-113.31"
  cell $add $add$sar_adc_ideal_conv.sv:113$109
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A \counter
    connect \B 1'1
    connect \Y $add$sar_adc_ideal_conv.sv:113$109_Y
  end
  attribute \src "sar_adc_ideal_conv.sv:106.8-106.29"
  cell $assume $assume$sar_adc_ideal_conv.sv:106$114
    connect \A $0$formal$sar_adc_ideal_conv.sv:106$104_CHECK[0:0]$116
    connect \EN $0$formal$sar_adc_ideal_conv.sv:106$104_EN[0:0]$117
  end
  cell $mux $auto$clk2fflogic.cc:110:mux$677
    parameter \WIDTH 32
    connect \A $auto$clk2fflogic.cc:88:sample_data$\counter#sampled$669
    connect \B $auto$clk2fflogic.cc:88:sample_data$$0\counter[31:0]#sampled$671
    connect \S $auto$rtlil.cc:2501:Eqx$676
    connect \Y \counter
  end
  cell $mux $auto$clk2fflogic.cc:110:mux$687
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:88:sample_data$\output_clk_digital#sampled$679
    connect \B $auto$clk2fflogic.cc:88:sample_data$$0\output_clk_digital[0:0]#sampled$681
    connect \S $auto$rtlil.cc:2501:Eqx$676
    connect \Y \output_clk_digital
  end
  cell $ff $auto$clk2fflogic.cc:79:sample_control_edge$674
    parameter \WIDTH 1
    connect \D \input_clk_digital
    connect \Q $auto$clk2fflogic.cc:74:sample_control_edge$\input_clk_digital#sampled$673
  end
  cell $eqx $auto$clk2fflogic.cc:80:sample_control_edge$675
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$clk2fflogic.cc:74:sample_control_edge$\input_clk_digital#sampled$673 \input_clk_digital }
    connect \B 2'01
    connect \Y $auto$rtlil.cc:2501:Eqx$676
  end
  attribute \clk2fflogic 1
  cell $anyinit $auto$clk2fflogic.cc:95:sample_data$670
    parameter \WIDTH 32
    connect \D \counter
    connect \Q $auto$clk2fflogic.cc:88:sample_data$\counter#sampled$669
  end
  cell $ff $auto$clk2fflogic.cc:95:sample_data$672
    parameter \WIDTH 32
    connect \D $0\counter[31:0]
    connect \Q $auto$clk2fflogic.cc:88:sample_data$$0\counter[31:0]#sampled$671
  end
  attribute \clk2fflogic 1
  cell $anyinit $auto$clk2fflogic.cc:95:sample_data$680
    parameter \WIDTH 1
    connect \D \output_clk_digital
    connect \Q $auto$clk2fflogic.cc:88:sample_data$\output_clk_digital#sampled$679
  end
  cell $ff $auto$clk2fflogic.cc:95:sample_data$682
    parameter \WIDTH 1
    connect \D $0\output_clk_digital[0:0]
    connect \Q $auto$clk2fflogic.cc:88:sample_data$$0\output_clk_digital[0:0]#sampled$681
  end
  attribute \src "sar_adc_ideal_conv.sv:106.16-106.28"
  cell $logic_not $eq$sar_adc_ideal_conv.sv:106$118
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \Y $0$formal$sar_adc_ideal_conv.sv:106$104_CHECK[0:0]$116
  end
  attribute \src "sar_adc_ideal_conv.sv:119.8-119.29"
  cell $eq $eq$sar_adc_ideal_conv.sv:119$112
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \counter [30:0] 1'0 }
    connect \B 2'10
    connect \Y $eq$sar_adc_ideal_conv.sv:119$112_Y
  end
  attribute \module_not_derived 1
  attribute \src "sar_adc_ideal_conv.sv:0.0-0.0"
  cell $initstate $initstate$105
    connect \Y $0$formal$sar_adc_ideal_conv.sv:106$104_EN[0:0]$117
  end
  attribute \src "sar_adc_ideal_conv.sv:119.53-119.72"
  cell $logic_not $logic_not$sar_adc_ideal_conv.sv:119$113
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \output_clk_digital
    connect \Y $logic_not$sar_adc_ideal_conv.sv:119$113_Y
  end
  attribute \src "sar_adc_ideal_conv.sv:112.8-112.31"
  cell $ne $ne$sar_adc_ideal_conv.sv:112$108
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \counter [30:0] 1'0 }
    connect \B 2'10
    connect \Y $ne$sar_adc_ideal_conv.sv:112$108_Y
  end
  attribute \src "sar_adc_ideal_conv.sv:119.8-119.29|sar_adc_ideal_conv.sv:119.5-119.73"
  cell $mux $procmux$417
    parameter \WIDTH 1
    connect \A \output_clk_digital
    connect \B $logic_not$sar_adc_ideal_conv.sv:119$113_Y
    connect \S $eq$sar_adc_ideal_conv.sv:119$112_Y
    connect \Y $0\output_clk_digital[0:0]
  end
  attribute \full_case 1
  attribute \src "sar_adc_ideal_conv.sv:112.8-112.31|sar_adc_ideal_conv.sv:112.5-114.27"
  cell $mux $procmux$420
    parameter \WIDTH 32
    connect \A 0
    connect \B $add$sar_adc_ideal_conv.sv:113$109_Y
    connect \S $ne$sar_adc_ideal_conv.sv:112$108_Y
    connect \Y $0\counter[31:0]
  end
end
attribute \src "sar_adc.v:7.1-79.10"
attribute \hdlname "\\sar_adc"
attribute \dynports 1
module $paramod\sar_adc\N_BITS=s32'00000000000000000000000000001010
  parameter \N_BITS 10
  attribute \src "sar_adc.v:71.1-77.4"
  wire $0\comparator_output_digital[0:0]
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:74:sample_control_edge$\clk#sampled$663
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:88:sample_data$$0\comparator_output_digital[0:0]#sampled$661
  wire $auto$clk2fflogic.cc:88:sample_data$\comparator_output_digital#sampled$659
  wire $auto$rtlil.cc:2501:Eqx$666
  attribute \src "sar_adc.v:75.38-75.66"
  wire $gt$sar_adc.v:75$121_Y
  wire $procmux$412_Y
  attribute \src "sar_adc.v:21.17-21.20"
  wire input 5 \clk
  attribute \keep 1
  attribute \src "sar_adc.v:30.13-30.38"
  wire \comparator_output_digital
  attribute \src "sar_adc.v:29.13-29.35"
  wire width 10 \comparator_output_real
  attribute \src "sar_adc.v:17.18-17.21"
  wire output 3 \eoc
  attribute \src "sar_adc.v:15.17-15.35"
  wire input 2 \input_hold_digital
  attribute \src "sar_adc.v:13.23-13.41"
  wire width 10 input 1 \input_voltage_real
  attribute \src "sar_adc.v:27.13-27.27"
  wire width 10 \n_voltage_real
  attribute \src "sar_adc.v:18.33-18.54"
  wire width 10 output 4 \output_result_digital
  attribute \src "sar_adc.v:26.13-26.27"
  wire width 10 \p_voltage_real
  attribute \src "sar_adc.v:23.17-23.22"
  wire input 7 \reset
  attribute \src "sar_adc.v:22.17-22.24"
  wire input 6 \sys_clk
  cell $mux $auto$clk2fflogic.cc:110:mux$667
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:88:sample_data$\comparator_output_digital#sampled$659
    connect \B $auto$clk2fflogic.cc:88:sample_data$$0\comparator_output_digital[0:0]#sampled$661
    connect \S $auto$rtlil.cc:2501:Eqx$666
    connect \Y \comparator_output_digital
  end
  cell $ff $auto$clk2fflogic.cc:79:sample_control_edge$664
    parameter \WIDTH 1
    connect \D \clk
    connect \Q $auto$clk2fflogic.cc:74:sample_control_edge$\clk#sampled$663
  end
  cell $eqx $auto$clk2fflogic.cc:80:sample_control_edge$665
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$clk2fflogic.cc:74:sample_control_edge$\clk#sampled$663 \clk }
    connect \B 2'01
    connect \Y $auto$rtlil.cc:2501:Eqx$666
  end
  attribute \clk2fflogic 1
  cell $anyinit $auto$clk2fflogic.cc:95:sample_data$660
    parameter \WIDTH 1
    connect \D \comparator_output_digital
    connect \Q $auto$clk2fflogic.cc:88:sample_data$\comparator_output_digital#sampled$659
  end
  cell $ff $auto$clk2fflogic.cc:95:sample_data$662
    parameter \WIDTH 1
    connect \D $0\comparator_output_digital[0:0]
    connect \Q $auto$clk2fflogic.cc:88:sample_data$$0\comparator_output_digital[0:0]#sampled$661
  end
  attribute \src "sar_adc.v:75.38-75.66"
  cell $gt $gt$sar_adc.v:75$121
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \comparator_output_real
    connect \B 8'11010011
    connect \Y $gt$sar_adc.v:75$121_Y
  end
  attribute \src "sar_adc.v:74.17-74.29|sar_adc.v:74.14-76.8"
  cell $mux $procmux$412
    parameter \WIDTH 1
    connect \A \comparator_output_digital
    connect \B $gt$sar_adc.v:75$121_Y
    connect \S \sys_clk
    connect \Y $procmux$412_Y
  end
  attribute \full_case 1
  attribute \src "sar_adc.v:72.8-72.13|sar_adc.v:72.5-76.8"
  cell $mux $procmux$415
    parameter \WIDTH 1
    connect \A $procmux$412_Y
    connect \B 1'0
    connect \S \reset
    connect \Y $0\comparator_output_digital[0:0]
  end
  attribute \module_not_derived 1
  attribute \src "sar_adc.v:54.29-59.2"
  cell \digital_to_analog_converter \DAC_instance
    connect \clk \clk
    connect \input_voltage_digital \output_result_digital
    connect \output_voltage_real \n_voltage_real
    connect \reset \reset
  end
  attribute \module_not_derived 1
  attribute \src "sar_adc.v:44.3-51.2"
  cell $paramod\successive_approximation_register\N_BITS=s32'00000000000000000000000000001010 \SAR_instance
    connect \conduct_comparison \input_hold_digital
    connect \eoc \eoc
    connect \feedback_value \comparator_output_digital
    connect \quantized_voltage \output_result_digital
    connect \reset \reset
    connect \sys_clk \sys_clk
  end
  attribute \module_not_derived 1
  attribute \src "sar_adc.v:61.18-68.2"
  cell \comparator_latch \comparator_instance
    connect \clk \clk
    connect \n \n_voltage_real
    connect \out \comparator_output_real
    connect \p \p_voltage_real
    connect \reset \reset
    connect \sys_clk \sys_clk
  end
  attribute \module_not_derived 1
  attribute \src "sar_adc.v:32.17-40.2"
  cell \sample_and_hold \sah
    connect \clk \clk
    connect \input_control_digital \input_hold_digital
    connect \input_voltage_real \input_voltage_real
    connect \output_voltage_real \p_voltage_real
    connect \reset \reset
    connect \sys_clk \sys_clk
  end
end
attribute \src "./successive_approximation_register.v:2.1-49.10"
attribute \hdlname "\\successive_approximation_register"
attribute \dynports 1
module $paramod\successive_approximation_register\N_BITS=s32'00000000000000000000000000001010
  parameter \N_BITS 10
  attribute \src "./successive_approximation_register.v:31.1-37.4"
  wire width 10 $0$lookahead\quantized_voltage_register$221[9:0]$226
  attribute \src "./successive_approximation_register.v:22.1-29.4"
  wire width 5 $0\counter[4:0]
  wire width 5 $add$./successive_approximation_register.v:26$220_Y
  attribute \src "./successive_approximation_register.v:0.0-0.0"
  wire width 10 $and$./successive_approximation_register.v:0$244_Y
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:74:sample_control_edge$\sys_clk#sampled$643
  attribute \init 10'0000000000
  wire width 10 $auto$clk2fflogic.cc:88:sample_data$$0$lookahead\quantized_voltage_register$221[9:0]$226#sampled$651
  attribute \init 5'00000
  wire width 5 $auto$clk2fflogic.cc:88:sample_data$$0\counter[4:0]#sampled$641
  wire width 5 $auto$clk2fflogic.cc:88:sample_data$\counter#sampled$639
  wire width 10 $auto$clk2fflogic.cc:88:sample_data$\quantized_voltage_register#sampled$649
  wire $auto$rtlil.cc:2501:Eqx$646
  attribute \src "./successive_approximation_register.v:42.33-42.62"
  wire $eq$./successive_approximation_register.v:42$251_Y
  attribute \src "./successive_approximation_register.v:42.33-42.62"
  wire $eq$./successive_approximation_register.v:42$257_Y
  attribute \src "./successive_approximation_register.v:42.33-42.62"
  wire $eq$./successive_approximation_register.v:42$263_Y
  attribute \src "./successive_approximation_register.v:42.33-42.62"
  wire $eq$./successive_approximation_register.v:42$269_Y
  attribute \src "./successive_approximation_register.v:42.33-42.62"
  wire $eq$./successive_approximation_register.v:42$275_Y
  attribute \src "./successive_approximation_register.v:42.33-42.62"
  wire $eq$./successive_approximation_register.v:42$281_Y
  attribute \src "./successive_approximation_register.v:42.33-42.62"
  wire $eq$./successive_approximation_register.v:42$287_Y
  attribute \src "./successive_approximation_register.v:42.33-42.62"
  wire $eq$./successive_approximation_register.v:42$293_Y
  attribute \src "./successive_approximation_register.v:42.33-42.62"
  wire $eq$./successive_approximation_register.v:42$299_Y
  attribute \src "./successive_approximation_register.v:42.33-42.62"
  wire $eq$./successive_approximation_register.v:42$305_Y
  attribute \src "./successive_approximation_register.v:46.15-46.40"
  wire $eq$./successive_approximation_register.v:46$308_Y
  attribute \src "./successive_approximation_register.v:32.17-32.36"
  wire $logic_not$./successive_approximation_register.v:32$227_Y
  attribute \src "./successive_approximation_register.v:46.45-46.51"
  wire $logic_not$./successive_approximation_register.v:46$309_Y
  attribute \src "./successive_approximation_register.v:32.8-32.36"
  wire $logic_or$./successive_approximation_register.v:32$228_Y
  attribute \src "./successive_approximation_register.v:26.12-26.37"
  wire $ne$./successive_approximation_register.v:26$219_Y
  attribute \src "./successive_approximation_register.v:0.0-0.0"
  wire width 33 signed $neg$./successive_approximation_register.v:0$237_Y
  attribute \src "./successive_approximation_register.v:0.0-0.0"
  wire width 10 $not$./successive_approximation_register.v:0$243_Y
  attribute \src "./successive_approximation_register.v:0.0-0.0"
  wire width 10 $or$./successive_approximation_register.v:0$245_Y
  wire width 5 $procmux$349_Y
  wire width 5 $procmux$351_Y
  attribute \src "./successive_approximation_register.v:0.0-0.0"
  wire width 10 $shift$./successive_approximation_register.v:0$238_Y
  attribute \src "./successive_approximation_register.v:0.0-0.0"
  wire width 10 $shift$./successive_approximation_register.v:0$242_Y
  attribute \src "./successive_approximation_register.v:0.0-0.0"
  wire width 33 signed $sub$./successive_approximation_register.v:0$236_Y
  attribute \src "./successive_approximation_register.v:35.37-35.55"
  wire width 32 $sub$./successive_approximation_register.v:35$234_Y
  attribute \src "./successive_approximation_register.v:7.18-7.36"
  wire input 2 \conduct_comparison
  attribute \keep 1
  attribute \src "./successive_approximation_register.v:16.26-16.33"
  wire width 5 \counter
  attribute \src "./successive_approximation_register.v:10.32-10.35"
  wire output 4 \eoc
  attribute \src "./successive_approximation_register.v:6.18-6.32"
  wire input 1 \feedback_value
  attribute \src "./successive_approximation_register.v:9.33-9.50"
  wire width 10 output 3 \quantized_voltage
  attribute \keep 1
  attribute \src "./successive_approximation_register.v:20.21-20.47"
  wire width 10 \quantized_voltage_register
  attribute \src "./successive_approximation_register.v:13.17-13.22"
  wire input 6 \reset
  attribute \src "./successive_approximation_register.v:12.17-12.24"
  wire input 5 \sys_clk
  attribute \src "./successive_approximation_register.v:26.50-26.61"
  cell $add $add$./successive_approximation_register.v:26$220
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 5
    connect \A \counter
    connect \B 1'1
    connect \Y $add$./successive_approximation_register.v:26$220_Y
  end
  attribute \src "./successive_approximation_register.v:0.0-0.0"
  cell $and $and$./successive_approximation_register.v:0$244
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 10
    connect \A \quantized_voltage_register
    connect \B $not$./successive_approximation_register.v:0$243_Y
    connect \Y $and$./successive_approximation_register.v:0$244_Y
  end
  cell $mux $auto$clk2fflogic.cc:110:mux$647
    parameter \WIDTH 5
    connect \A $auto$clk2fflogic.cc:88:sample_data$\counter#sampled$639
    connect \B $auto$clk2fflogic.cc:88:sample_data$$0\counter[4:0]#sampled$641
    connect \S $auto$rtlil.cc:2501:Eqx$646
    connect \Y \counter
  end
  cell $mux $auto$clk2fflogic.cc:110:mux$657
    parameter \WIDTH 10
    connect \A $auto$clk2fflogic.cc:88:sample_data$\quantized_voltage_register#sampled$649
    connect \B $auto$clk2fflogic.cc:88:sample_data$$0$lookahead\quantized_voltage_register$221[9:0]$226#sampled$651
    connect \S $auto$rtlil.cc:2501:Eqx$646
    connect \Y \quantized_voltage_register
  end
  cell $ff $auto$clk2fflogic.cc:79:sample_control_edge$644
    parameter \WIDTH 1
    connect \D \sys_clk
    connect \Q $auto$clk2fflogic.cc:74:sample_control_edge$\sys_clk#sampled$643
  end
  cell $eqx $auto$clk2fflogic.cc:80:sample_control_edge$645
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$clk2fflogic.cc:74:sample_control_edge$\sys_clk#sampled$643 \sys_clk }
    connect \B 2'01
    connect \Y $auto$rtlil.cc:2501:Eqx$646
  end
  attribute \clk2fflogic 1
  cell $anyinit $auto$clk2fflogic.cc:95:sample_data$640
    parameter \WIDTH 5
    connect \D \counter
    connect \Q $auto$clk2fflogic.cc:88:sample_data$\counter#sampled$639
  end
  cell $ff $auto$clk2fflogic.cc:95:sample_data$642
    parameter \WIDTH 5
    connect \D $0\counter[4:0]
    connect \Q $auto$clk2fflogic.cc:88:sample_data$$0\counter[4:0]#sampled$641
  end
  attribute \clk2fflogic 1
  cell $anyinit $auto$clk2fflogic.cc:95:sample_data$650
    parameter \WIDTH 10
    connect \D \quantized_voltage_register
    connect \Q $auto$clk2fflogic.cc:88:sample_data$\quantized_voltage_register#sampled$649
  end
  cell $ff $auto$clk2fflogic.cc:95:sample_data$652
    parameter \WIDTH 10
    connect \D $0$lookahead\quantized_voltage_register$221[9:0]$226
    connect \Q $auto$clk2fflogic.cc:88:sample_data$$0$lookahead\quantized_voltage_register$221[9:0]$226#sampled$651
  end
  attribute \src "./successive_approximation_register.v:42.33-42.62"
  cell $logic_not $eq$./successive_approximation_register.v:42$251
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $sub$./successive_approximation_register.v:0$236_Y [31:0]
    connect \Y $eq$./successive_approximation_register.v:42$251_Y
  end
  attribute \src "./successive_approximation_register.v:42.33-42.62"
  cell $eq $eq$./successive_approximation_register.v:42$257
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $sub$./successive_approximation_register.v:0$236_Y [31:0]
    connect \B 1'1
    connect \Y $eq$./successive_approximation_register.v:42$257_Y
  end
  attribute \src "./successive_approximation_register.v:42.33-42.62"
  cell $eq $eq$./successive_approximation_register.v:42$263
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $sub$./successive_approximation_register.v:0$236_Y [31:0]
    connect \B 2'10
    connect \Y $eq$./successive_approximation_register.v:42$263_Y
  end
  attribute \src "./successive_approximation_register.v:42.33-42.62"
  cell $eq $eq$./successive_approximation_register.v:42$269
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $sub$./successive_approximation_register.v:0$236_Y [31:0]
    connect \B 2'11
    connect \Y $eq$./successive_approximation_register.v:42$269_Y
  end
  attribute \src "./successive_approximation_register.v:42.33-42.62"
  cell $eq $eq$./successive_approximation_register.v:42$275
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $sub$./successive_approximation_register.v:0$236_Y [31:0]
    connect \B 3'100
    connect \Y $eq$./successive_approximation_register.v:42$275_Y
  end
  attribute \src "./successive_approximation_register.v:42.33-42.62"
  cell $eq $eq$./successive_approximation_register.v:42$281
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $sub$./successive_approximation_register.v:0$236_Y [31:0]
    connect \B 3'101
    connect \Y $eq$./successive_approximation_register.v:42$281_Y
  end
  attribute \src "./successive_approximation_register.v:42.33-42.62"
  cell $eq $eq$./successive_approximation_register.v:42$287
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $sub$./successive_approximation_register.v:0$236_Y [31:0]
    connect \B 3'110
    connect \Y $eq$./successive_approximation_register.v:42$287_Y
  end
  attribute \src "./successive_approximation_register.v:42.33-42.62"
  cell $eq $eq$./successive_approximation_register.v:42$293
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $sub$./successive_approximation_register.v:0$236_Y [31:0]
    connect \B 3'111
    connect \Y $eq$./successive_approximation_register.v:42$293_Y
  end
  attribute \src "./successive_approximation_register.v:42.33-42.62"
  cell $eq $eq$./successive_approximation_register.v:42$299
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $sub$./successive_approximation_register.v:0$236_Y [31:0]
    connect \B 4'1000
    connect \Y $eq$./successive_approximation_register.v:42$299_Y
  end
  attribute \src "./successive_approximation_register.v:42.33-42.62"
  cell $eq $eq$./successive_approximation_register.v:42$305
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $sub$./successive_approximation_register.v:0$236_Y [31:0]
    connect \B 4'1001
    connect \Y $eq$./successive_approximation_register.v:42$305_Y
  end
  attribute \src "./successive_approximation_register.v:46.15-46.40"
  cell $eq $eq$./successive_approximation_register.v:46$308
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 5'10011
    connect \Y $eq$./successive_approximation_register.v:46$308_Y
  end
  attribute \src "./successive_approximation_register.v:46.14-46.51"
  cell $logic_and $logic_and$./successive_approximation_register.v:46$310
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$./successive_approximation_register.v:46$308_Y
    connect \B $logic_not$./successive_approximation_register.v:46$309_Y
    connect \Y \eoc
  end
  attribute \src "./successive_approximation_register.v:32.17-32.36"
  cell $logic_not $logic_not$./successive_approximation_register.v:32$227
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \conduct_comparison
    connect \Y $logic_not$./successive_approximation_register.v:32$227_Y
  end
  attribute \src "./successive_approximation_register.v:46.45-46.51"
  cell $logic_not $logic_not$./successive_approximation_register.v:46$309
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset
    connect \Y $logic_not$./successive_approximation_register.v:46$309_Y
  end
  attribute \src "./successive_approximation_register.v:32.8-32.36"
  cell $logic_or $logic_or$./successive_approximation_register.v:32$228
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset
    connect \B $logic_not$./successive_approximation_register.v:32$227_Y
    connect \Y $logic_or$./successive_approximation_register.v:32$228_Y
  end
  attribute \src "./successive_approximation_register.v:26.12-26.37"
  cell $ne $ne$./successive_approximation_register.v:26$219
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 5'10011
    connect \Y $ne$./successive_approximation_register.v:26$219_Y
  end
  attribute \src "./successive_approximation_register.v:0.0-0.0"
  cell $neg $neg$./successive_approximation_register.v:0$237
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \Y_WIDTH 33
    connect \A { 1'0 $sub$./successive_approximation_register.v:0$236_Y [31:0] }
    connect \Y $neg$./successive_approximation_register.v:0$237_Y
  end
  attribute \src "./successive_approximation_register.v:0.0-0.0"
  cell $not $not$./successive_approximation_register.v:0$243
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \Y_WIDTH 10
    connect \A $shift$./successive_approximation_register.v:0$238_Y
    connect \Y $not$./successive_approximation_register.v:0$243_Y
  end
  attribute \src "./successive_approximation_register.v:0.0-0.0"
  cell $or $or$./successive_approximation_register.v:0$245
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 10
    connect \A $and$./successive_approximation_register.v:0$244_Y
    connect \B $shift$./successive_approximation_register.v:0$242_Y
    connect \Y $or$./successive_approximation_register.v:0$245_Y
  end
  attribute \full_case 1
  attribute \src "./successive_approximation_register.v:32.8-32.36|./successive_approximation_register.v:32.5-36.8"
  cell $mux $procmux$337
    parameter \WIDTH 10
    connect \A $or$./successive_approximation_register.v:0$245_Y
    connect \B 10'0000000000
    connect \S $logic_or$./successive_approximation_register.v:32$228_Y
    connect \Y $0$lookahead\quantized_voltage_register$221[9:0]$226
  end
  attribute \full_case 1
  attribute \src "./successive_approximation_register.v:26.12-26.37|./successive_approximation_register.v:26.9-27.27"
  cell $mux $procmux$349
    parameter \WIDTH 5
    connect \A 5'00000
    connect \B $add$./successive_approximation_register.v:26$220_Y
    connect \S $ne$./successive_approximation_register.v:26$219_Y
    connect \Y $procmux$349_Y
  end
  attribute \src "./successive_approximation_register.v:25.17-25.35|./successive_approximation_register.v:25.14-28.8"
  cell $mux $procmux$351
    parameter \WIDTH 5
    connect \A \counter
    connect \B $procmux$349_Y
    connect \S \conduct_comparison
    connect \Y $procmux$351_Y
  end
  attribute \full_case 1
  attribute \src "./successive_approximation_register.v:23.8-23.13|./successive_approximation_register.v:23.5-28.8"
  cell $mux $procmux$354
    parameter \WIDTH 5
    connect \A $procmux$351_Y
    connect \B 5'00000
    connect \S \reset
    connect \Y $0\counter[4:0]
  end
  attribute \src "./successive_approximation_register.v:0.0-0.0"
  cell $shift $shift$./successive_approximation_register.v:0$238
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 10
    connect \A 1'1
    connect \B $neg$./successive_approximation_register.v:0$237_Y
    connect \Y $shift$./successive_approximation_register.v:0$238_Y
  end
  attribute \src "./successive_approximation_register.v:0.0-0.0"
  cell $shift $shift$./successive_approximation_register.v:0$242
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 10
    connect \A \feedback_value
    connect \B $neg$./successive_approximation_register.v:0$237_Y
    connect \Y $shift$./successive_approximation_register.v:0$242_Y
  end
  attribute \src "./successive_approximation_register.v:35.37-35.55"
  cell $sub $sub$./successive_approximation_register.v:35$234
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 4'1010
    connect \B { 28'0000000000000000000000000000 \counter [4:1] }
    connect \Y $sub$./successive_approximation_register.v:35$234_Y
  end
  attribute \src "./successive_approximation_register.v:35.36-35.60"
  cell $sub $sub$./successive_approximation_register.v:35$235
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A $sub$./successive_approximation_register.v:35$234_Y
    connect \B 1'1
    connect \Y $sub$./successive_approximation_register.v:0$236_Y [31:0]
  end
  attribute \src "./successive_approximation_register.v:42.32-42.97"
  cell $mux $ternary$./successive_approximation_register.v:42$253
    parameter \WIDTH 1
    connect \A \quantized_voltage_register [0]
    connect \B 1'1
    connect \S $eq$./successive_approximation_register.v:42$251_Y
    connect \Y \quantized_voltage [0]
  end
  attribute \src "./successive_approximation_register.v:42.32-42.97"
  cell $mux $ternary$./successive_approximation_register.v:42$259
    parameter \WIDTH 1
    connect \A \quantized_voltage_register [1]
    connect \B 1'1
    connect \S $eq$./successive_approximation_register.v:42$257_Y
    connect \Y \quantized_voltage [1]
  end
  attribute \src "./successive_approximation_register.v:42.32-42.97"
  cell $mux $ternary$./successive_approximation_register.v:42$265
    parameter \WIDTH 1
    connect \A \quantized_voltage_register [2]
    connect \B 1'1
    connect \S $eq$./successive_approximation_register.v:42$263_Y
    connect \Y \quantized_voltage [2]
  end
  attribute \src "./successive_approximation_register.v:42.32-42.97"
  cell $mux $ternary$./successive_approximation_register.v:42$271
    parameter \WIDTH 1
    connect \A \quantized_voltage_register [3]
    connect \B 1'1
    connect \S $eq$./successive_approximation_register.v:42$269_Y
    connect \Y \quantized_voltage [3]
  end
  attribute \src "./successive_approximation_register.v:42.32-42.97"
  cell $mux $ternary$./successive_approximation_register.v:42$277
    parameter \WIDTH 1
    connect \A \quantized_voltage_register [4]
    connect \B 1'1
    connect \S $eq$./successive_approximation_register.v:42$275_Y
    connect \Y \quantized_voltage [4]
  end
  attribute \src "./successive_approximation_register.v:42.32-42.97"
  cell $mux $ternary$./successive_approximation_register.v:42$283
    parameter \WIDTH 1
    connect \A \quantized_voltage_register [5]
    connect \B 1'1
    connect \S $eq$./successive_approximation_register.v:42$281_Y
    connect \Y \quantized_voltage [5]
  end
  attribute \src "./successive_approximation_register.v:42.32-42.97"
  cell $mux $ternary$./successive_approximation_register.v:42$289
    parameter \WIDTH 1
    connect \A \quantized_voltage_register [6]
    connect \B 1'1
    connect \S $eq$./successive_approximation_register.v:42$287_Y
    connect \Y \quantized_voltage [6]
  end
  attribute \src "./successive_approximation_register.v:42.32-42.97"
  cell $mux $ternary$./successive_approximation_register.v:42$295
    parameter \WIDTH 1
    connect \A \quantized_voltage_register [7]
    connect \B 1'1
    connect \S $eq$./successive_approximation_register.v:42$293_Y
    connect \Y \quantized_voltage [7]
  end
  attribute \src "./successive_approximation_register.v:42.32-42.97"
  cell $mux $ternary$./successive_approximation_register.v:42$301
    parameter \WIDTH 1
    connect \A \quantized_voltage_register [8]
    connect \B 1'1
    connect \S $eq$./successive_approximation_register.v:42$299_Y
    connect \Y \quantized_voltage [8]
  end
  attribute \src "./successive_approximation_register.v:42.32-42.97"
  cell $mux $ternary$./successive_approximation_register.v:42$307
    parameter \WIDTH 1
    connect \A \quantized_voltage_register [9]
    connect \B 1'1
    connect \S $eq$./successive_approximation_register.v:42$305_Y
    connect \Y \quantized_voltage [9]
  end
  connect $sub$./successive_approximation_register.v:0$236_Y [32] 1'0
end
attribute \src "./comparator_latch.v:3.1-861.10"
attribute \hdlname "\\comparator_latch"
module \comparator_latch
  parameter \n_to_response_time 32'11111111111111111111101111110010
  parameter \p_to_response_time 32'11111111111111111111110000000100
  parameter \const_response_time 1285
  parameter \n_to_tau 32'11111111111111111111101100100000
  parameter \p_to_tau 1037
  parameter \const_tau 1042
  parameter \n_to_response_time_lh 32'11111111111111111111100100101000
  parameter \p_to_response_time_lh 32'11111111111111111111110000010010
  parameter \const_response_time_lh 1185
  parameter \n_to_tau_lh 1131
  parameter \p_to_tau_lh 32'11111111111111111111101110100101
  parameter \const_tau_lh 1529
  attribute \src "./comparator_latch.v:791.3-858.6"
  wire width 32 $0\fsm[31:0]
  attribute \src "./comparator_latch.v:791.3-858.6"
  wire width 35 $0\o[34:0]
  attribute \src "./comparator_latch.v:791.3-858.6"
  wire width 17 $0\state_cycle_counter[16:0]
  attribute \src "./comparator_latch.v:163.25-163.48"
  wire width 48 $add$./comparator_latch.v:163$132_Y
  wire width 40 $add$./comparator_latch.v:312$143_Y
  attribute \src "./comparator_latch.v:523.26-523.51"
  wire width 47 $add$./comparator_latch.v:523$167_Y
  wire width 44 $add$./comparator_latch.v:673$178_Y
  wire width 17 $add$./comparator_latch.v:815$201_Y
  attribute \src "./comparator_latch.v:825.18-825.30"
  wire width 35 $add$./comparator_latch.v:825$203_Y
  attribute \src "./comparator_latch.v:850.18-850.30"
  wire width 35 $add$./comparator_latch.v:850$209_Y
  attribute \src "./comparator_latch.v:802.14-802.37"
  wire $and$./comparator_latch.v:802$195_Y
  attribute \src "./comparator_latch.v:802.41-802.65"
  wire $and$./comparator_latch.v:802$198_Y
  attribute \src "./comparator_latch.v:802.14-802.66"
  wire $and$./comparator_latch.v:802$199_Y
  attribute \src "./comparator_latch.v:827.14-827.37"
  wire $and$./comparator_latch.v:827$205_Y
  attribute \src "./comparator_latch.v:852.14-852.59"
  wire $and$./comparator_latch.v:852$212_Y
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:74:sample_control_edge$\clk#sampled$603
  attribute \init 0
  wire width 32 $auto$clk2fflogic.cc:88:sample_data$$0\fsm[31:0]#sampled$611
  attribute \init 35'00000000000000000000000000000000000
  wire width 35 $auto$clk2fflogic.cc:88:sample_data$$0\o[34:0]#sampled$621
  attribute \init 17'00000000000000000
  wire width 17 $auto$clk2fflogic.cc:88:sample_data$$0\state_cycle_counter[16:0]#sampled$631
  wire width 32 $auto$clk2fflogic.cc:88:sample_data$\fsm#sampled$609
  wire width 35 $auto$clk2fflogic.cc:88:sample_data$\o#sampled$619
  wire $auto$clk2fflogic.cc:88:sample_data$\prev_sys_clk#sampled$599
  wire width 17 $auto$clk2fflogic.cc:88:sample_data$\state_cycle_counter#sampled$629
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:88:sample_data$\sys_clk#sampled$601
  wire $auto$opt_reduce.cc:134:opt_pmux$453
  wire $auto$rtlil.cc:2501:Eqx$606
  attribute \src "./comparator_latch.v:364.25-364.51"
  attribute \unused_bits "33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51"
  wire width 52 $div$./comparator_latch.v:364$152_Y
  attribute \src "./comparator_latch.v:719.25-719.56"
  attribute \unused_bits "33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59"
  wire width 60 $div$./comparator_latch.v:719$181_Y
  attribute \src "./comparator_latch.v:802.42-802.47"
  wire $gt$./comparator_latch.v:802$196_Y
  attribute \src "./comparator_latch.v:812.14-812.45"
  wire $gt$./comparator_latch.v:812$200_Y
  attribute \src "./comparator_latch.v:837.14-837.48"
  wire $gt$./comparator_latch.v:837$206_Y
  attribute \src "./comparator_latch.v:852.15-852.33"
  wire $gt$./comparator_latch.v:852$210_Y
  attribute \src "./comparator_latch.v:802.52-802.64"
  wire $le$./comparator_latch.v:802$197_Y
  attribute \src "./comparator_latch.v:852.38-852.58"
  wire $le$./comparator_latch.v:852$211_Y
  attribute \src "./comparator_latch.v:802.14-802.27"
  wire $not$./comparator_latch.v:802$194_Y
  attribute \src "./comparator_latch.v:827.29-827.37"
  wire $not$./comparator_latch.v:827$204_Y
  wire width 32 $procmux$356_Y
  wire width 32 $procmux$358_Y
  wire $procmux$359_CMP
  wire width 32 $procmux$360_Y
  wire $procmux$362_CMP
  wire width 32 $procmux$363_Y
  wire $procmux$365_CMP
  wire width 32 $procmux$366_Y
  wire $procmux$368_CMP
  wire width 32 $procmux$369_Y
  wire $procmux$371_CMP
  wire width 35 $procmux$378_Y
  wire width 17 $procmux$401_Y
  wire width 17 $procmux$403_Y
  wire width 17 $procmux$406_Y
  attribute \src "./comparator_latch.v:19.9-19.12"
  wire input 1 \clk
  attribute \src "./comparator_latch.v:402.17-402.26"
  wire width 51 \const_186
  attribute \src "./comparator_latch.v:535.17-535.26"
  wire width 34 \const_252
  attribute \src "./comparator_latch.v:559.17-559.26"
  wire width 27 \const_261
  attribute \src "./comparator_latch.v:700.17-700.26"
  wire width 18 \const_335
  attribute \src "./comparator_latch.v:754.17-754.26"
  wire width 51 \const_360
  attribute \src "./comparator_latch.v:47.17-47.24"
  wire width 18 \const_7
  attribute \src "./comparator_latch.v:175.17-175.25"
  wire width 34 \const_74
  attribute \src "./comparator_latch.v:202.17-202.25"
  wire width 18 \const_84
  attribute \src "./comparator_latch.v:35.17-35.21"
  wire width 37 \dodt
  attribute \src "./comparator_latch.v:32.17-32.21"
  wire width 36 \dvdt
  attribute \keep 1
  attribute \src "./comparator_latch.v:36.16-36.19"
  wire width 32 \fsm
  attribute \src "./comparator_latch.v:22.18-22.19"
  wire width 10 input 4 \n
  attribute \src "./comparator_latch.v:337.17-337.28"
  wire width 12 \neg_imm_153
  attribute \keep 1
  attribute \src "./comparator_latch.v:29.16-29.17"
  wire width 35 \o
  attribute \src "./comparator_latch.v:24.19-24.22"
  wire width 10 output 6 \out
  attribute \src "./comparator_latch.v:23.18-23.19"
  wire width 10 input 5 \p
  wire width 46 \padl_101
  attribute \src "./comparator_latch.v:247.17-247.25"
  wire width 95 \padl_107
  attribute \src "./comparator_latch.v:249.17-249.25"
  wire width 47 \padl_109
  wire width 12 \padl_115
  attribute \src "./comparator_latch.v:273.17-273.25"
  wire width 92 \padl_121
  attribute \src "./comparator_latch.v:283.17-283.25"
  wire width 92 \padl_126
  attribute \src "./comparator_latch.v:285.17-285.25"
  wire width 46 \padl_128
  attribute \src "./comparator_latch.v:302.17-302.25"
  wire width 43 \padl_133
  attribute \src "./comparator_latch.v:328.17-328.25"
  wire width 36 \padl_144
  attribute \src "./comparator_latch.v:333.17-333.25"
  wire width 83 \padl_149
  attribute \src "./comparator_latch.v:335.17-335.25"
  wire width 41 \padl_151
  wire width 3 \padl_16
  wire width 40 \padl_160
  attribute \src "./comparator_latch.v:391.17-391.25"
  wire width 14 \padl_176
  attribute \src "./comparator_latch.v:395.18-395.26"
  wire width 152 \padl_180
  attribute \src "./comparator_latch.v:397.17-397.25"
  wire width 87 \padl_182
  attribute \src "./comparator_latch.v:409.18-409.26"
  wire width 152 \padl_187
  attribute \src "./comparator_latch.v:73.17-73.24"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9"
  wire width 28 \padl_19
  attribute \src "./comparator_latch.v:429.17-429.25"
  wire width 32 \padl_194
  attribute \src "./comparator_latch.v:437.18-437.26"
  wire width 144 \padl_201
  attribute \src "./comparator_latch.v:439.17-439.25"
  wire width 80 \padl_203
  wire width 51 \padl_207
  attribute \src "./comparator_latch.v:455.18-455.26"
  wire width 105 \padl_213
  attribute \src "./comparator_latch.v:457.17-457.25"
  wire width 52 \padl_215
  wire width 49 \padl_225
  attribute \src "./comparator_latch.v:77.18-77.25"
  wire width 146 \padl_23
  attribute \src "./comparator_latch.v:490.18-490.26"
  wire width 101 \padl_231
  attribute \src "./comparator_latch.v:492.17-492.25"
  wire width 50 \padl_233
  attribute \src "./comparator_latch.v:512.17-512.25"
  wire width 45 \padl_241
  attribute \src "./comparator_latch.v:527.18-527.26"
  wire width 144 \padl_246
  attribute \src "./comparator_latch.v:79.17-79.24"
  wire width 81 \padl_25
  attribute \src "./comparator_latch.v:554.17-554.25"
  wire width 32 \padl_257
  wire width 12 \padl_276
  attribute \src "./comparator_latch.v:597.17-597.25"
  wire width 94 \padl_282
  attribute \src "./comparator_latch.v:607.17-607.25"
  wire width 94 \padl_287
  attribute \src "./comparator_latch.v:609.17-609.25"
  wire width 47 \padl_289
  wire width 51 \padl_29
  wire width 50 \padl_296
  attribute \src "./comparator_latch.v:42.17-42.23"
  wire width 21 \padl_3
  attribute \src "./comparator_latch.v:641.18-641.26"
  wire width 103 \padl_302
  attribute \src "./comparator_latch.v:643.17-643.25"
  wire width 51 \padl_304
  attribute \src "./comparator_latch.v:662.17-662.25"
  wire width 45 \padl_312
  attribute \src "./comparator_latch.v:683.17-683.25"
  wire width 37 \padl_320
  attribute \src "./comparator_latch.v:688.18-688.26"
  wire width 129 \padl_325
  attribute \src "./comparator_latch.v:690.17-690.25"
  wire width 64 \padl_327
  attribute \src "./comparator_latch.v:695.17-695.25"
  wire width 21 \padl_331
  wire width 35 \padl_336
  attribute \src "./comparator_latch.v:95.18-95.25"
  wire width 105 \padl_35
  attribute \src "./comparator_latch.v:743.17-743.25"
  wire width 14 \padl_350
  attribute \src "./comparator_latch.v:747.18-747.26"
  wire width 153 \padl_354
  attribute \src "./comparator_latch.v:749.17-749.25"
  wire width 88 \padl_356
  attribute \src "./comparator_latch.v:761.18-761.26"
  wire width 153 \padl_361
  attribute \src "./comparator_latch.v:97.17-97.24"
  wire width 52 \padl_37
  wire width 49 \padl_47
  attribute \src "./comparator_latch.v:130.18-130.25"
  wire width 101 \padl_53
  attribute \src "./comparator_latch.v:132.17-132.24"
  wire width 50 \padl_55
  attribute \src "./comparator_latch.v:152.17-152.24"
  wire width 44 \padl_63
  attribute \src "./comparator_latch.v:167.18-167.25"
  wire width 146 \padl_68
  attribute \src "./comparator_latch.v:197.17-197.24"
  wire width 21 \padl_80
  wire width 46 \padl_bits_102
  attribute \src "./comparator_latch.v:248.17-248.30"
  wire width 47 \padl_bits_108
  attribute \src "./comparator_latch.v:250.17-250.30"
  wire width 45 \padl_bits_110
  wire width 12 \padl_bits_116
  attribute \src "./comparator_latch.v:274.17-274.30"
  wire width 46 \padl_bits_122
  attribute \src "./comparator_latch.v:284.17-284.30"
  wire width 46 \padl_bits_127
  attribute \src "./comparator_latch.v:286.17-286.30"
  wire width 43 \padl_bits_129
  attribute \src "./comparator_latch.v:303.17-303.30"
  wire width 42 \padl_bits_134
  attribute \src "./comparator_latch.v:329.17-329.30"
  wire width 13 \padl_bits_145
  wire \padl_bits_150
  wire \padl_bits_152
  attribute \src "./comparator_latch.v:356.17-356.30"
  wire width 41 \padl_bits_161
  wire width 3 \padl_bits_17
  attribute \src "./comparator_latch.v:392.17-392.30"
  wire width 12 \padl_bits_177
  attribute \src "./comparator_latch.v:396.17-396.30"
  wire width 87 \padl_bits_181
  attribute \src "./comparator_latch.v:398.17-398.30"
  wire width 52 \padl_bits_183
  attribute \src "./comparator_latch.v:410.17-410.30"
  wire width 87 \padl_bits_188
  attribute \src "./comparator_latch.v:430.16-430.29"
  wire width 2 \padl_bits_195
  attribute \src "./comparator_latch.v:74.17-74.29"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9"
  wire width 13 \padl_bits_20
  attribute \src "./comparator_latch.v:438.17-438.30"
  wire width 80 \padl_bits_202
  attribute \src "./comparator_latch.v:440.17-440.30"
  wire width 47 \padl_bits_204
  wire width 51 \padl_bits_208
  attribute \src "./comparator_latch.v:456.17-456.30"
  wire width 52 \padl_bits_214
  attribute \src "./comparator_latch.v:458.17-458.30"
  wire width 50 \padl_bits_216
  wire width 49 \padl_bits_226
  attribute \src "./comparator_latch.v:491.17-491.30"
  wire width 50 \padl_bits_232
  attribute \src "./comparator_latch.v:493.17-493.30"
  wire width 48 \padl_bits_234
  attribute \src "./comparator_latch.v:78.17-78.29"
  wire width 81 \padl_bits_24
  attribute \src "./comparator_latch.v:513.17-513.30"
  wire width 44 \padl_bits_242
  attribute \src "./comparator_latch.v:528.17-528.30"
  wire width 80 \padl_bits_247
  attribute \src "./comparator_latch.v:555.17-555.30"
  wire width 28 \padl_bits_258
  attribute \src "./comparator_latch.v:80.17-80.29"
  wire width 48 \padl_bits_26
  wire width 12 \padl_bits_277
  attribute \src "./comparator_latch.v:598.17-598.30"
  wire width 47 \padl_bits_283
  attribute \src "./comparator_latch.v:608.17-608.30"
  wire width 47 \padl_bits_288
  attribute \src "./comparator_latch.v:610.17-610.30"
  wire width 44 \padl_bits_290
  wire width 50 \padl_bits_297
  wire width 51 \padl_bits_30
  attribute \src "./comparator_latch.v:642.17-642.30"
  wire width 51 \padl_bits_303
  attribute \src "./comparator_latch.v:644.17-644.30"
  wire width 49 \padl_bits_305
  attribute \src "./comparator_latch.v:663.17-663.30"
  wire width 44 \padl_bits_313
  attribute \src "./comparator_latch.v:684.17-684.30"
  wire width 13 \padl_bits_321
  attribute \src "./comparator_latch.v:689.17-689.30"
  wire width 64 \padl_bits_326
  attribute \src "./comparator_latch.v:691.17-691.30"
  wire width 35 \padl_bits_328
  attribute \src "./comparator_latch.v:696.17-696.30"
  wire width 19 \padl_bits_332
  attribute \src "./comparator_latch.v:711.17-711.30"
  wire width 64 \padl_bits_337
  attribute \src "./comparator_latch.v:744.17-744.30"
  wire width 12 \padl_bits_351
  attribute \src "./comparator_latch.v:748.17-748.30"
  wire width 88 \padl_bits_355
  attribute \src "./comparator_latch.v:750.17-750.30"
  wire width 52 \padl_bits_357
  attribute \src "./comparator_latch.v:96.17-96.29"
  wire width 52 \padl_bits_36
  attribute \src "./comparator_latch.v:762.17-762.30"
  wire width 88 \padl_bits_362
  attribute \src "./comparator_latch.v:98.17-98.29"
  wire width 50 \padl_bits_38
  attribute \src "./comparator_latch.v:43.17-43.28"
  wire width 19 \padl_bits_4
  wire width 49 \padl_bits_48
  attribute \src "./comparator_latch.v:131.17-131.29"
  wire width 50 \padl_bits_54
  attribute \src "./comparator_latch.v:133.17-133.29"
  wire width 48 \padl_bits_56
  attribute \src "./comparator_latch.v:153.17-153.29"
  wire width 43 \padl_bits_64
  attribute \src "./comparator_latch.v:168.17-168.29"
  wire width 81 \padl_bits_69
  attribute \src "./comparator_latch.v:198.17-198.29"
  wire width 19 \padl_bits_81
  attribute \src "./comparator_latch.v:280.17-280.35"
  wire width 46 \padl_bits_zero_125
  attribute \src "./comparator_latch.v:290.16-290.34"
  wire width 3 \padl_bits_zero_131
  attribute \src "./comparator_latch.v:294.17-294.35"
  wire width 46 \padl_bits_zero_132
  attribute \src "./comparator_latch.v:546.17-546.35"
  wire width 30 \padl_bits_zero_253
  attribute \src "./comparator_latch.v:604.17-604.35"
  wire width 47 \padl_bits_zero_286
  attribute \src "./comparator_latch.v:614.16-614.34"
  wire width 3 \padl_bits_zero_292
  attribute \src "./comparator_latch.v:618.17-618.35"
  wire width 47 \padl_bits_zero_293
  attribute \src "./comparator_latch.v:184.17-184.34"
  wire width 15 \padl_bits_zero_75
  attribute \src "./comparator_latch.v:189.17-189.34"
  wire width 14 \padl_bits_zero_76
  attribute \src "./comparator_latch.v:38.17-38.23"
  wire width 35 \padr_0
  wire width 46 \padr_103
  attribute \src "./comparator_latch.v:275.17-275.25"
  wire width 46 \padr_123
  attribute \src "./comparator_latch.v:357.17-357.25"
  wire width 41 \padr_162
  attribute \src "./comparator_latch.v:385.17-385.25"
  wire width 35 \padr_172
  attribute \src "./comparator_latch.v:388.17-388.25"
  wire width 15 \padr_174
  attribute \src "./comparator_latch.v:411.17-411.25"
  wire width 87 \padr_189
  attribute \src "./comparator_latch.v:432.17-432.25"
  attribute \unused_bits "1 2 3 4 5 6 7 8 9 10"
  wire width 13 \padr_197
  wire width 51 \padr_209
  attribute \src "./comparator_latch.v:473.17-473.25"
  wire width 47 \padr_221
  wire width 49 \padr_227
  attribute \src "./comparator_latch.v:509.17-509.25"
  wire width 47 \padr_239
  attribute \src "./comparator_latch.v:529.17-529.25"
  wire width 80 \padr_248
  attribute \src "./comparator_latch.v:550.17-550.25"
  wire width 35 \padr_254
  wire width 58 \padr_270
  wire width 15 \padr_274
  attribute \src "./comparator_latch.v:599.17-599.25"
  wire width 47 \padr_284
  wire width 50 \padr_298
  wire width 51 \padr_31
  attribute \src "./comparator_latch.v:659.17-659.25"
  wire width 47 \padr_310
  attribute \src "./comparator_latch.v:692.17-692.25"
  wire width 35 \padr_329
  attribute \src "./comparator_latch.v:712.17-712.25"
  wire width 64 \padr_338
  attribute \src "./comparator_latch.v:740.17-740.25"
  wire width 35 \padr_348
  attribute \src "./comparator_latch.v:763.17-763.25"
  wire width 88 \padr_363
  attribute \src "./comparator_latch.v:113.17-113.24"
  wire width 48 \padr_43
  wire width 49 \padr_49
  attribute \src "./comparator_latch.v:149.17-149.24"
  wire width 48 \padr_61
  attribute \src "./comparator_latch.v:169.17-169.24"
  wire width 81 \padr_70
  attribute \src "./comparator_latch.v:193.17-193.24"
  wire width 35 \padr_77
  wire width 50 \padr_93
  wire width 40 \padr_97
  attribute \src "./comparator_latch.v:39.17-39.28"
  wire width 20 \padr_bits_1
  attribute \src "./comparator_latch.v:238.17-238.30"
  wire width 36 \padr_bits_104
  attribute \src "./comparator_latch.v:276.17-276.30"
  wire width 36 \padr_bits_124
  attribute \src "./comparator_latch.v:358.16-358.29"
  wire width 7 \padr_bits_163
  attribute \src "./comparator_latch.v:386.17-386.30"
  wire width 20 \padr_bits_173
  attribute \src "./comparator_latch.v:389.16-389.29"
  wire \padr_bits_175
  attribute \src "./comparator_latch.v:412.17-412.30"
  wire width 51 \padr_bits_190
  attribute \src "./comparator_latch.v:433.16-433.29"
  wire \padr_bits_198
  attribute \src "./comparator_latch.v:446.17-446.30"
  wire width 41 \padr_bits_210
  attribute \src "./comparator_latch.v:474.16-474.29"
  wire \padr_bits_222
  attribute \src "./comparator_latch.v:481.17-481.30"
  wire width 39 \padr_bits_228
  attribute \src "./comparator_latch.v:510.16-510.29"
  wire width 2 \padr_bits_240
  attribute \src "./comparator_latch.v:530.17-530.30"
  wire width 45 \padr_bits_249
  attribute \src "./comparator_latch.v:551.17-551.30"
  wire width 20 \padr_bits_255
  attribute \src "./comparator_latch.v:583.17-583.30"
  wire width 14 \padr_bits_271
  attribute \src "./comparator_latch.v:588.16-588.29"
  wire width 3 \padr_bits_275
  attribute \src "./comparator_latch.v:600.17-600.30"
  wire width 37 \padr_bits_285
  attribute \src "./comparator_latch.v:632.17-632.30"
  wire width 40 \padr_bits_299
  attribute \src "./comparator_latch.v:660.16-660.29"
  wire width 2 \padr_bits_311
  attribute \src "./comparator_latch.v:86.17-86.29"
  wire width 41 \padr_bits_32
  attribute \src "./comparator_latch.v:693.17-693.30"
  wire width 14 \padr_bits_330
  attribute \src "./comparator_latch.v:713.17-713.30"
  wire width 30 \padr_bits_339
  attribute \src "./comparator_latch.v:741.17-741.30"
  wire width 21 \padr_bits_349
  attribute \src "./comparator_latch.v:764.17-764.30"
  wire width 51 \padr_bits_364
  attribute \src "./comparator_latch.v:114.16-114.28"
  wire width 2 \padr_bits_44
  attribute \src "./comparator_latch.v:121.17-121.29"
  wire width 39 \padr_bits_50
  attribute \src "./comparator_latch.v:150.16-150.28"
  wire width 4 \padr_bits_62
  attribute \src "./comparator_latch.v:170.17-170.29"
  wire width 46 \padr_bits_71
  attribute \src "./comparator_latch.v:194.17-194.29"
  wire width 20 \padr_bits_78
  attribute \src "./comparator_latch.v:226.17-226.29"
  wire width 10 \padr_bits_94
  attribute \src "./comparator_latch.v:231.16-231.28"
  wire \padr_bits_98
  attribute \src "./comparator_latch.v:251.17-251.26"
  wire width 45 \param_111
  attribute \src "./comparator_latch.v:287.17-287.26"
  wire width 43 \param_130
  attribute \src "./comparator_latch.v:307.17-307.26"
  wire width 41 \param_137
  attribute \src "./comparator_latch.v:459.17-459.26"
  wire width 50 \param_217
  attribute \src "./comparator_latch.v:494.17-494.26"
  wire width 48 \param_235
  attribute \src "./comparator_latch.v:517.17-517.26"
  wire width 43 \param_245
  attribute \src "./comparator_latch.v:611.17-611.26"
  wire width 44 \param_291
  attribute \src "./comparator_latch.v:645.17-645.26"
  wire width 49 \param_306
  attribute \src "./comparator_latch.v:667.17-667.26"
  wire width 43 \param_316
  attribute \src "./comparator_latch.v:99.17-99.25"
  wire width 50 \param_39
  attribute \src "./comparator_latch.v:134.17-134.25"
  wire width 48 \param_57
  attribute \src "./comparator_latch.v:157.17-157.25"
  wire width 42 \param_67
  attribute \keep 1
  attribute \src "./comparator_latch.v:28.15-28.27"
  wire \prev_sys_clk
  attribute \src "./comparator_latch.v:20.9-20.14"
  wire input 2 \reset
  attribute \keep 1
  attribute \src "./comparator_latch.v:27.16-27.35"
  wire width 17 \state_cycle_counter
  attribute \src "./comparator_latch.v:21.9-21.16"
  wire input 3 \sys_clk
  wire width 50 \tau
  wire width 58 \tau_lh
  attribute \src "./comparator_latch.v:240.16-240.26"
  wire \toSInt_105
  attribute \src "./comparator_latch.v:268.16-268.26"
  wire \toSInt_117
  attribute \src "./comparator_latch.v:304.16-304.26"
  wire \toSInt_135
  attribute \src "./comparator_latch.v:360.16-360.26"
  wire \toSInt_164
  attribute \src "./comparator_latch.v:399.16-399.26"
  wire \toSInt_184
  attribute \src "./comparator_latch.v:448.16-448.26"
  wire \toSInt_211
  attribute \src "./comparator_latch.v:483.16-483.26"
  wire \toSInt_229
  attribute \src "./comparator_latch.v:514.16-514.26"
  wire \toSInt_243
  attribute \src "./comparator_latch.v:532.16-532.26"
  wire \toSInt_250
  attribute \src "./comparator_latch.v:556.16-556.26"
  wire \toSInt_259
  attribute \src "./comparator_latch.v:592.16-592.26"
  wire \toSInt_278
  attribute \src "./comparator_latch.v:634.16-634.26"
  wire \toSInt_300
  attribute \src "./comparator_latch.v:664.16-664.26"
  wire \toSInt_314
  attribute \src "./comparator_latch.v:88.16-88.25"
  wire \toSInt_33
  attribute \src "./comparator_latch.v:697.16-697.26"
  wire \toSInt_333
  attribute \src "./comparator_latch.v:715.16-715.26"
  wire \toSInt_340
  attribute \src "./comparator_latch.v:751.16-751.26"
  wire \toSInt_358
  attribute \src "./comparator_latch.v:44.16-44.24"
  wire \toSInt_5
  attribute \src "./comparator_latch.v:123.16-123.25"
  wire \toSInt_51
  attribute \src "./comparator_latch.v:154.16-154.25"
  wire \toSInt_65
  attribute \src "./comparator_latch.v:172.16-172.25"
  wire \toSInt_72
  attribute \src "./comparator_latch.v:199.16-199.25"
  wire \toSInt_82
  attribute \src "./comparator_latch.v:242.17-242.31"
  wire width 11 \toSInt_imm_106
  wire width 12 \toSInt_imm_118
  attribute \src "./comparator_latch.v:306.17-306.31"
  wire width 42 \toSInt_imm_136
  attribute \src "./comparator_latch.v:362.17-362.31"
  wire width 34 \toSInt_imm_165
  attribute \src "./comparator_latch.v:401.17-401.31"
  wire width 52 \toSInt_imm_185
  attribute \src "./comparator_latch.v:450.17-450.31"
  wire width 11 \toSInt_imm_212
  attribute \src "./comparator_latch.v:485.17-485.31"
  wire width 11 \toSInt_imm_230
  attribute \src "./comparator_latch.v:516.17-516.31"
  wire width 44 \toSInt_imm_244
  attribute \src "./comparator_latch.v:534.17-534.31"
  wire width 35 \toSInt_imm_251
  attribute \src "./comparator_latch.v:558.17-558.31"
  wire width 28 \toSInt_imm_260
  wire width 12 \toSInt_imm_279
  attribute \src "./comparator_latch.v:636.17-636.31"
  wire width 11 \toSInt_imm_301
  attribute \src "./comparator_latch.v:666.17-666.31"
  wire width 44 \toSInt_imm_315
  attribute \src "./comparator_latch.v:699.17-699.31"
  wire width 19 \toSInt_imm_334
  attribute \src "./comparator_latch.v:90.17-90.30"
  wire width 11 \toSInt_imm_34
  attribute \src "./comparator_latch.v:717.17-717.31"
  wire width 34 \toSInt_imm_341
  attribute \src "./comparator_latch.v:753.17-753.31"
  wire width 52 \toSInt_imm_359
  attribute \src "./comparator_latch.v:125.17-125.30"
  wire width 11 \toSInt_imm_52
  attribute \src "./comparator_latch.v:46.17-46.29"
  wire width 19 \toSInt_imm_6
  attribute \src "./comparator_latch.v:156.17-156.30"
  wire width 43 \toSInt_imm_66
  attribute \src "./comparator_latch.v:174.17-174.30"
  wire width 35 \toSInt_imm_73
  attribute \src "./comparator_latch.v:201.17-201.30"
  wire width 19 \toSInt_imm_83
  attribute \src "./comparator_latch.v:60.17-60.27"
  wire width 15 \toUsInt_12
  attribute \src "./comparator_latch.v:318.17-318.28"
  wire width 15 \toUsInt_140
  attribute \src "./comparator_latch.v:572.17-572.28"
  wire width 15 \toUsInt_266
  wire width 44 \toUsInt_273
  attribute \src "./comparator_latch.v:679.17-679.28"
  wire width 35 \toUsInt_319
  attribute \src "./comparator_latch.v:215.17-215.27"
  wire width 15 \toUsInt_89
  wire width 40 \toUsInt_96
  wire width 12 \truncR_10
  attribute \unused_bits "36 37 38 39 40 41 42 43 44"
  wire width 57 \truncR_119
  attribute \src "./comparator_latch.v:61.17-61.26"
  wire width 35 \truncR_13
  wire width 12 \truncR_138
  attribute \src "./comparator_latch.v:319.17-319.27"
  wire width 35 \truncR_141
  attribute \src "./comparator_latch.v:330.17-330.27"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22"
  wire width 36 \truncR_146
  attribute \src "./comparator_latch.v:331.17-331.27"
  attribute \unused_bits "7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36"
  wire width 50 \truncR_147
  attribute \src "./comparator_latch.v:338.17-338.27"
  wire width 15 \truncR_154
  attribute \src "./comparator_latch.v:339.17-339.27"
  wire width 35 \truncR_155
  attribute \src "./comparator_latch.v:393.17-393.27"
  attribute \unused_bits "51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69"
  wire width 82 \truncR_178
  attribute \src "./comparator_latch.v:72.17-72.26"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9"
  wire width 28 \truncR_18
  attribute \src "./comparator_latch.v:431.17-431.27"
  attribute \unused_bits "1 2 3 4 5 6 7 8 9 10"
  wire width 13 \truncR_196
  attribute \src "./comparator_latch.v:435.17-435.27"
  attribute \unused_bits "45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73"
  wire width 76 \truncR_199
  attribute \src "./comparator_latch.v:41.17-41.25"
  wire width 21 \truncR_2
  attribute \src "./comparator_latch.v:441.17-441.27"
  attribute \unused_bits "44 45 46 47 48 49 50"
  wire width 98 \truncR_205
  attribute \src "./comparator_latch.v:75.17-75.26"
  attribute \unused_bits "46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75"
  wire width 79 \truncR_21
  attribute \src "./comparator_latch.v:476.17-476.27"
  attribute \unused_bits "40 41 42 43 44 45 46 47"
  wire width 94 \truncR_223
  attribute \src "./comparator_latch.v:553.17-553.27"
  wire width 32 \truncR_256
  wire width 12 \truncR_264
  attribute \src "./comparator_latch.v:573.17-573.27"
  wire width 35 \truncR_267
  attribute \src "./comparator_latch.v:81.17-81.26"
  attribute \unused_bits "42 43 44 45 46 47 48 49"
  wire width 98 \truncR_27
  attribute \unused_bits "37 38 39 40 41 42 43 44 45"
  wire width 58 \truncR_280
  attribute \unused_bits "40 41 42 43 44 45 46 47 48"
  wire width 93 \truncR_294
  wire width 32 \truncR_317
  attribute \src "./comparator_latch.v:685.17-685.27"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23"
  wire width 37 \truncR_322
  attribute \src "./comparator_latch.v:686.17-686.27"
  attribute \unused_bits "30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83"
  wire width 97 \truncR_323
  attribute \src "./comparator_latch.v:745.17-745.27"
  attribute \unused_bits "51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68"
  wire width 81 \truncR_352
  attribute \src "./comparator_latch.v:116.17-116.26"
  attribute \unused_bits "41 42 43 44 45 46 47"
  wire width 94 \truncR_45
  attribute \src "./comparator_latch.v:196.17-196.26"
  wire width 21 \truncR_79
  wire width 12 \truncR_87
  attribute \src "./comparator_latch.v:216.17-216.26"
  wire width 35 \truncR_90
  attribute \src "./comparator_latch.v:233.17-233.26"
  attribute \unused_bits "41 42 43 44 45 85 86 87"
  wire width 88 \truncR_99
  attribute \src "./comparator_latch.v:263.17-263.31"
  attribute \unused_bits "39 40 41"
  wire width 42 \truncR_imm_114
  attribute \src "./comparator_latch.v:323.17-323.31"
  wire width 15 \truncR_imm_143
  attribute \src "./comparator_latch.v:65.17-65.30"
  wire width 15 \truncR_imm_15
  attribute \src "./comparator_latch.v:343.17-343.31"
  wire width 15 \truncR_imm_157
  attribute \src "./comparator_latch.v:348.17-348.31"
  wire width 12 \truncR_imm_159
  attribute \src "./comparator_latch.v:375.17-375.31"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22"
  wire width 36 \truncR_imm_169
  attribute \src "./comparator_latch.v:380.17-380.31"
  wire width 13 \truncR_imm_171
  attribute \src "./comparator_latch.v:423.17-423.31"
  wire width 12 \truncR_imm_193
  attribute \src "./comparator_latch.v:471.17-471.31"
  wire width 47 \truncR_imm_220
  attribute \src "./comparator_latch.v:506.17-506.31"
  wire width 46 \truncR_imm_238
  attribute \src "./comparator_latch.v:567.17-567.31"
  wire width 15 \truncR_imm_263
  attribute \src "./comparator_latch.v:577.17-577.31"
  wire width 15 \truncR_imm_269
  wire width 44 \truncR_imm_309
  attribute \src "./comparator_latch.v:730.17-730.31"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23"
  wire width 37 \truncR_imm_345
  attribute \src "./comparator_latch.v:735.17-735.31"
  wire width 13 \truncR_imm_347
  attribute \src "./comparator_latch.v:775.17-775.31"
  wire width 12 \truncR_imm_367
  attribute \src "./comparator_latch.v:111.17-111.30"
  wire width 48 \truncR_imm_42
  attribute \src "./comparator_latch.v:146.17-146.30"
  wire width 46 \truncR_imm_60
  attribute \src "./comparator_latch.v:210.17-210.30"
  wire width 15 \truncR_imm_86
  attribute \src "./comparator_latch.v:55.17-55.29"
  wire width 15 \truncR_imm_9
  attribute \src "./comparator_latch.v:220.17-220.30"
  wire width 15 \truncR_imm_92
  attribute \src "./comparator_latch.v:261.17-261.33"
  attribute \unused_bits "39 40 41"
  wire width 42 \truncR_shift_113
  attribute \src "./comparator_latch.v:63.17-63.32"
  wire width 15 \truncR_shift_14
  attribute \src "./comparator_latch.v:321.17-321.33"
  wire width 15 \truncR_shift_142
  attribute \src "./comparator_latch.v:341.17-341.33"
  wire width 15 \truncR_shift_156
  attribute \src "./comparator_latch.v:346.17-346.33"
  wire width 12 \truncR_shift_158
  attribute \src "./comparator_latch.v:373.17-373.33"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22"
  wire width 36 \truncR_shift_168
  attribute \src "./comparator_latch.v:378.17-378.33"
  wire width 13 \truncR_shift_170
  attribute \src "./comparator_latch.v:421.17-421.33"
  wire width 12 \truncR_shift_192
  attribute \src "./comparator_latch.v:469.17-469.33"
  wire width 47 \truncR_shift_219
  attribute \src "./comparator_latch.v:504.17-504.33"
  wire width 46 \truncR_shift_237
  attribute \src "./comparator_latch.v:565.17-565.33"
  wire width 15 \truncR_shift_262
  attribute \src "./comparator_latch.v:575.17-575.33"
  wire width 15 \truncR_shift_268
  wire width 44 \truncR_shift_308
  attribute \src "./comparator_latch.v:728.17-728.33"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23"
  wire width 37 \truncR_shift_344
  attribute \src "./comparator_latch.v:733.17-733.33"
  wire width 13 \truncR_shift_346
  attribute \src "./comparator_latch.v:773.17-773.33"
  wire width 12 \truncR_shift_366
  attribute \src "./comparator_latch.v:109.17-109.32"
  wire width 48 \truncR_shift_41
  attribute \src "./comparator_latch.v:144.17-144.32"
  wire width 46 \truncR_shift_59
  attribute \src "./comparator_latch.v:53.17-53.31"
  wire width 15 \truncR_shift_8
  attribute \src "./comparator_latch.v:208.17-208.32"
  wire width 15 \truncR_shift_85
  attribute \src "./comparator_latch.v:218.17-218.32"
  wire width 15 \truncR_shift_91
  attribute \src "./comparator_latch.v:234.17-234.29"
  attribute \unused_bits "41 42 43 44 45 85 86 87 88 89 90 91 92 93 94"
  wire width 95 \truncval_100
  wire width 12 \truncval_11
  attribute \unused_bits "36 37 38 39 40 41 42 43 44"
  wire width 57 \truncval_120
  wire width 12 \truncval_139
  attribute \src "./comparator_latch.v:332.17-332.29"
  attribute \unused_bits "7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81"
  wire width 83 \truncval_148
  attribute \src "./comparator_latch.v:363.17-363.29"
  attribute \unused_bits "33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50"
  wire width 51 \truncval_166
  attribute \src "./comparator_latch.v:394.18-394.30"
  attribute \unused_bits "51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150"
  wire width 152 \truncval_179
  attribute \src "./comparator_latch.v:436.18-436.30"
  attribute \unused_bits "45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143"
  wire width 144 \truncval_200
  attribute \src "./comparator_latch.v:442.18-442.30"
  attribute \unused_bits "44 45 46 47 48 49 50 97 98 99 100 101 102 103"
  wire width 105 \truncval_206
  attribute \src "./comparator_latch.v:76.18-76.29"
  attribute \unused_bits "46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145"
  wire width 146 \truncval_22
  attribute \src "./comparator_latch.v:477.18-477.30"
  attribute \unused_bits "40 41 42 43 44 45 46 47 93 94 95 96 97 98 99"
  wire width 101 \truncval_224
  wire width 12 \truncval_265
  attribute \src "./comparator_latch.v:585.17-585.29"
  wire width 46 \truncval_272
  attribute \src "./comparator_latch.v:82.18-82.29"
  attribute \unused_bits "42 43 44 45 46 47 48 49 97 98 99 100 101 102 103"
  wire width 105 \truncval_28
  wire width 16 \truncval_281
  attribute \src "./comparator_latch.v:628.18-628.30"
  attribute \unused_bits "40 41 42 43 44 45 46 47 48 93 94 95 96 97 98 99 100 101 102"
  wire width 103 \truncval_295
  wire width 32 \truncval_318
  attribute \src "./comparator_latch.v:687.18-687.30"
  attribute \unused_bits "30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127"
  wire width 129 \truncval_324
  attribute \src "./comparator_latch.v:718.17-718.29"
  attribute \unused_bits "33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58"
  wire width 59 \truncval_342
  attribute \src "./comparator_latch.v:746.18-746.30"
  attribute \unused_bits "51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151"
  wire width 153 \truncval_353
  attribute \src "./comparator_latch.v:117.18-117.29"
  attribute \unused_bits "41 42 43 44 45 46 47 93 94 95 96 97 98 99"
  wire width 101 \truncval_46
  wire width 12 \truncval_88
  attribute \src "./comparator_latch.v:228.17-228.28"
  wire width 42 \truncval_95
  attribute \src "./comparator_latch.v:258.17-258.33"
  attribute \unused_bits "41 42 43 44 45 85 86 87"
  wire width 88 \truncval_imm_112
  attribute \src "./comparator_latch.v:370.17-370.33"
  attribute \unused_bits "7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36"
  wire width 50 \truncval_imm_167
  attribute \src "./comparator_latch.v:418.17-418.33"
  attribute \unused_bits "51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69"
  wire width 82 \truncval_imm_191
  attribute \src "./comparator_latch.v:466.17-466.33"
  attribute \unused_bits "44 45 46 47 48 49 50"
  wire width 98 \truncval_imm_218
  attribute \src "./comparator_latch.v:501.17-501.33"
  attribute \unused_bits "40 41 42 43 44 45 46 47"
  wire width 94 \truncval_imm_236
  attribute \src "./comparator_latch.v:652.17-652.33"
  attribute \unused_bits "40 41 42 43 44 45 46 47 48 93 94 95"
  wire width 96 \truncval_imm_307
  attribute \src "./comparator_latch.v:725.17-725.33"
  attribute \unused_bits "30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83"
  wire width 97 \truncval_imm_343
  attribute \src "./comparator_latch.v:770.17-770.33"
  attribute \unused_bits "51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68"
  wire width 81 \truncval_imm_365
  attribute \src "./comparator_latch.v:106.17-106.32"
  attribute \unused_bits "42 43 44 45 46 47 48 49"
  wire width 98 \truncval_imm_40
  attribute \src "./comparator_latch.v:141.17-141.32"
  attribute \unused_bits "41 42 43 44 45 46 47"
  wire width 94 \truncval_imm_58
  wire width 3 \wait_time
  attribute \src "./comparator_latch.v:33.17-33.29"
  wire width 32 \wait_time_lh
  attribute \src "./comparator_latch.v:163.25-163.48"
  cell $add $add$./comparator_latch.v:163$132
    parameter \A_SIGNED 0
    parameter \A_WIDTH 48
    parameter \B_SIGNED 0
    parameter \B_WIDTH 48
    parameter \Y_WIDTH 48
    connect \A { \truncval_28 [104] \truncval_28 [96:50] }
    connect \B { \truncval_46 [100] \truncval_46 [92:48] 2'00 }
    connect \Y $add$./comparator_latch.v:163$132_Y
  end
  attribute \src "./comparator_latch.v:163.25-163.58"
  cell $add $add$./comparator_latch.v:163$133
    parameter \A_SIGNED 0
    parameter \A_WIDTH 48
    parameter \B_SIGNED 0
    parameter \B_WIDTH 15
    parameter \Y_WIDTH 48
    connect \A $add$./comparator_latch.v:163$132_Y
    connect \B 15'101000001010000
    connect \Y \padl_bits_26
  end
  attribute \src "./comparator_latch.v:312.23-312.41"
  cell $add $add$./comparator_latch.v:312$143
    parameter \A_SIGNED 0
    parameter \A_WIDTH 40
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 40
    connect \A { \truncval_100 [84:46] 1'0 }
    connect \B \truncR_119 [56:45]
    connect \Y $add$./comparator_latch.v:312$143_Y
  end
  attribute \src "./comparator_latch.v:312.23-312.52"
  cell $add $add$./comparator_latch.v:312$144
    parameter \A_SIGNED 0
    parameter \A_WIDTH 40
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 40
    connect \A $add$./comparator_latch.v:312$143_Y
    connect \B 11'10000010010
    connect \Y \toUsInt_96
  end
  attribute \src "./comparator_latch.v:523.26-523.51"
  cell $add $add$./comparator_latch.v:523$167
    parameter \A_SIGNED 0
    parameter \A_WIDTH 47
    parameter \B_SIGNED 0
    parameter \B_WIDTH 47
    parameter \Y_WIDTH 47
    connect \A { \truncval_206 [104] \truncval_206 [96:51] }
    connect \B { \truncval_224 [100] \truncval_224 [92:48] 1'0 }
    connect \Y $add$./comparator_latch.v:523$167_Y
  end
  attribute \src "./comparator_latch.v:523.26-523.62"
  cell $add $add$./comparator_latch.v:523$168
    parameter \A_SIGNED 0
    parameter \A_WIDTH 47
    parameter \B_SIGNED 0
    parameter \B_WIDTH 13
    parameter \Y_WIDTH 47
    connect \A $add$./comparator_latch.v:523$167_Y
    connect \B 13'1001010000100
    connect \Y \padl_bits_204
  end
  attribute \src "./comparator_latch.v:673.24-673.49"
  cell $add $add$./comparator_latch.v:673$178
    parameter \A_SIGNED 0
    parameter \A_WIDTH 15
    parameter \B_SIGNED 0
    parameter \B_WIDTH 44
    parameter \Y_WIDTH 44
    connect \A { \truncR_280 [57:46] 3'000 }
    connect \B \truncR_294 [92:49]
    connect \Y $add$./comparator_latch.v:673$178_Y
  end
  attribute \src "./comparator_latch.v:673.24-673.60"
  cell $add $add$./comparator_latch.v:673$179
    parameter \A_SIGNED 0
    parameter \A_WIDTH 44
    parameter \B_SIGNED 0
    parameter \B_WIDTH 13
    parameter \Y_WIDTH 44
    connect \A $add$./comparator_latch.v:673$178_Y
    connect \B 13'1011111100100
    connect \Y \toUsInt_273
  end
  attribute \src "./comparator_latch.v:815.36-815.59"
  cell $add $add$./comparator_latch.v:815$201
    parameter \A_SIGNED 0
    parameter \A_WIDTH 17
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 17
    connect \A \state_cycle_counter
    connect \B 1'1
    connect \Y $add$./comparator_latch.v:815$201_Y
  end
  attribute \src "./comparator_latch.v:825.18-825.30"
  cell $add $add$./comparator_latch.v:825$203
    parameter \A_SIGNED 0
    parameter \A_WIDTH 35
    parameter \B_SIGNED 0
    parameter \B_WIDTH 35
    parameter \Y_WIDTH 35
    connect \A \o
    connect \B { \truncval_179 [151] \truncval_179 [151] \truncval_179 [151] \truncval_179 [80:70] 21'000000000000000000000 }
    connect \Y $add$./comparator_latch.v:825$203_Y
  end
  attribute \src "./comparator_latch.v:850.18-850.30"
  cell $add $add$./comparator_latch.v:850$209
    parameter \A_SIGNED 0
    parameter \A_WIDTH 35
    parameter \B_SIGNED 0
    parameter \B_WIDTH 35
    parameter \Y_WIDTH 35
    connect \A \o
    connect \B { \truncval_353 [152] \truncval_353 [152] \truncval_353 [152] \truncval_353 [79:69] 21'000000000000000000000 }
    connect \Y $add$./comparator_latch.v:850$209_Y
  end
  attribute \src "./comparator_latch.v:802.14-802.37"
  cell $and $and$./comparator_latch.v:802$195
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$./comparator_latch.v:802$194_Y
    connect \B \sys_clk
    connect \Y $and$./comparator_latch.v:802$195_Y
  end
  attribute \src "./comparator_latch.v:802.41-802.65"
  cell $and $and$./comparator_latch.v:802$198
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $gt$./comparator_latch.v:802$196_Y
    connect \B $le$./comparator_latch.v:802$197_Y
    connect \Y $and$./comparator_latch.v:802$198_Y
  end
  attribute \src "./comparator_latch.v:802.14-802.66"
  cell $and $and$./comparator_latch.v:802$199
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$./comparator_latch.v:802$195_Y
    connect \B $and$./comparator_latch.v:802$198_Y
    connect \Y $and$./comparator_latch.v:802$199_Y
  end
  attribute \src "./comparator_latch.v:827.14-827.37"
  cell $and $and$./comparator_latch.v:827$205
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \prev_sys_clk
    connect \B $not$./comparator_latch.v:827$204_Y
    connect \Y $and$./comparator_latch.v:827$205_Y
  end
  attribute \src "./comparator_latch.v:852.14-852.59"
  cell $and $and$./comparator_latch.v:852$212
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $gt$./comparator_latch.v:852$210_Y
    connect \B $le$./comparator_latch.v:852$211_Y
    connect \Y $and$./comparator_latch.v:852$212_Y
  end
  cell $mux $auto$clk2fflogic.cc:110:mux$607
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:88:sample_data$\prev_sys_clk#sampled$599
    connect \B $auto$clk2fflogic.cc:88:sample_data$\sys_clk#sampled$601
    connect \S $auto$rtlil.cc:2501:Eqx$606
    connect \Y \prev_sys_clk
  end
  cell $mux $auto$clk2fflogic.cc:110:mux$617
    parameter \WIDTH 32
    connect \A $auto$clk2fflogic.cc:88:sample_data$\fsm#sampled$609
    connect \B $auto$clk2fflogic.cc:88:sample_data$$0\fsm[31:0]#sampled$611
    connect \S $auto$rtlil.cc:2501:Eqx$606
    connect \Y \fsm
  end
  cell $mux $auto$clk2fflogic.cc:110:mux$627
    parameter \WIDTH 35
    connect \A $auto$clk2fflogic.cc:88:sample_data$\o#sampled$619
    connect \B $auto$clk2fflogic.cc:88:sample_data$$0\o[34:0]#sampled$621
    connect \S $auto$rtlil.cc:2501:Eqx$606
    connect \Y \o
  end
  cell $mux $auto$clk2fflogic.cc:110:mux$637
    parameter \WIDTH 17
    connect \A $auto$clk2fflogic.cc:88:sample_data$\state_cycle_counter#sampled$629
    connect \B $auto$clk2fflogic.cc:88:sample_data$$0\state_cycle_counter[16:0]#sampled$631
    connect \S $auto$rtlil.cc:2501:Eqx$606
    connect \Y \state_cycle_counter
  end
  cell $ff $auto$clk2fflogic.cc:79:sample_control_edge$604
    parameter \WIDTH 1
    connect \D \clk
    connect \Q $auto$clk2fflogic.cc:74:sample_control_edge$\clk#sampled$603
  end
  cell $eqx $auto$clk2fflogic.cc:80:sample_control_edge$605
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$clk2fflogic.cc:74:sample_control_edge$\clk#sampled$603 \clk }
    connect \B 2'01
    connect \Y $auto$rtlil.cc:2501:Eqx$606
  end
  attribute \clk2fflogic 1
  cell $anyinit $auto$clk2fflogic.cc:95:sample_data$600
    parameter \WIDTH 1
    connect \D \prev_sys_clk
    connect \Q $auto$clk2fflogic.cc:88:sample_data$\prev_sys_clk#sampled$599
  end
  cell $ff $auto$clk2fflogic.cc:95:sample_data$602
    parameter \WIDTH 1
    connect \D \sys_clk
    connect \Q $auto$clk2fflogic.cc:88:sample_data$\sys_clk#sampled$601
  end
  attribute \clk2fflogic 1
  cell $anyinit $auto$clk2fflogic.cc:95:sample_data$610
    parameter \WIDTH 32
    connect \D \fsm
    connect \Q $auto$clk2fflogic.cc:88:sample_data$\fsm#sampled$609
  end
  cell $ff $auto$clk2fflogic.cc:95:sample_data$612
    parameter \WIDTH 32
    connect \D $0\fsm[31:0]
    connect \Q $auto$clk2fflogic.cc:88:sample_data$$0\fsm[31:0]#sampled$611
  end
  attribute \clk2fflogic 1
  cell $anyinit $auto$clk2fflogic.cc:95:sample_data$620
    parameter \WIDTH 35
    connect \D \o
    connect \Q $auto$clk2fflogic.cc:88:sample_data$\o#sampled$619
  end
  cell $ff $auto$clk2fflogic.cc:95:sample_data$622
    parameter \WIDTH 35
    connect \D $0\o[34:0]
    connect \Q $auto$clk2fflogic.cc:88:sample_data$$0\o[34:0]#sampled$621
  end
  attribute \clk2fflogic 1
  cell $anyinit $auto$clk2fflogic.cc:95:sample_data$630
    parameter \WIDTH 17
    connect \D \state_cycle_counter
    connect \Q $auto$clk2fflogic.cc:88:sample_data$\state_cycle_counter#sampled$629
  end
  cell $ff $auto$clk2fflogic.cc:95:sample_data$632
    parameter \WIDTH 17
    connect \D $0\state_cycle_counter[16:0]
    connect \Q $auto$clk2fflogic.cc:88:sample_data$$0\state_cycle_counter[16:0]#sampled$631
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_pmux$452
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$371_CMP $procmux$368_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_pmux$453
  end
  attribute \src "./comparator_latch.v:364.25-364.51"
  cell $div $div$./comparator_latch.v:364$152
    parameter \A_SIGNED 0
    parameter \A_WIDTH 52
    parameter \B_SIGNED 0
    parameter \B_WIDTH 50
    parameter \Y_WIDTH 52
    connect \A 52'1000000000000000000000000000000000000000000000000000
    connect \B { \toUsInt_96 10'0000000000 }
    connect \Y { $div$./comparator_latch.v:364$152_Y [51] \truncval_166 [50:33] \padl_160 [39:7] }
  end
  attribute \src "./comparator_latch.v:719.25-719.56"
  cell $div $div$./comparator_latch.v:719$181
    parameter \A_SIGNED 0
    parameter \A_WIDTH 60
    parameter \B_SIGNED 0
    parameter \B_WIDTH 58
    parameter \Y_WIDTH 60
    connect \A 60'100000000000000000000000000000000000000000000000000000000000
    connect \B { \toUsInt_273 14'00000000000000 }
    connect \Y { $div$./comparator_latch.v:719$181_Y [59] \truncval_342 [58:33] \padl_bits_337 [62:35] \padl_336 [34:30] }
  end
  attribute \src "./comparator_latch.v:802.42-802.47"
  cell $gt $gt$./comparator_latch.v:802$196
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \n
    connect \B \p
    connect \Y $gt$./comparator_latch.v:802$196_Y
  end
  attribute \src "./comparator_latch.v:812.14-812.45"
  cell $gt $gt$./comparator_latch.v:812$200
    parameter \A_SIGNED 0
    parameter \A_WIDTH 17
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state_cycle_counter
    connect \B \truncR_21 [78:76]
    connect \Y $gt$./comparator_latch.v:812$200_Y
  end
  attribute \src "./comparator_latch.v:837.14-837.48"
  cell $gt $gt$./comparator_latch.v:837$206
    parameter \A_SIGNED 0
    parameter \A_WIDTH 17
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state_cycle_counter
    connect \B \truncR_199 [75:74]
    connect \Y $gt$./comparator_latch.v:837$206_Y
  end
  attribute \src "./comparator_latch.v:852.15-852.33"
  cell $gt $gt$./comparator_latch.v:852$210
    parameter \A_SIGNED 0
    parameter \A_WIDTH 35
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \o
    connect \B 32'11010010100011110101110000101000
    connect \Y $gt$./comparator_latch.v:852$210_Y
  end
  attribute \src "./comparator_latch.v:802.52-802.64"
  cell $le $le$./comparator_latch.v:802$197
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \n
    connect \B 10'1000000000
    connect \Y $le$./comparator_latch.v:802$197_Y
  end
  attribute \src "./comparator_latch.v:852.38-852.58"
  cell $le $le$./comparator_latch.v:852$211
    parameter \A_SIGNED 0
    parameter \A_WIDTH 35
    parameter \B_SIGNED 0
    parameter \B_WIDTH 35
    parameter \Y_WIDTH 1
    connect \A \o
    connect \B 35'10000000000000000000000000000000000
    connect \Y $le$./comparator_latch.v:852$211_Y
  end
  attribute \src "./comparator_latch.v:105.24-105.41"
  cell $mul $mul$./comparator_latch.v:105$126
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 104
    parameter \Y_WIDTH 63
    connect \A \n
    connect \B 104'11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110111111001
    connect \Y \truncval_28 [104:42]
  end
  attribute \src "./comparator_latch.v:140.24-140.41"
  cell $mul $mul$./comparator_latch.v:140$129
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 99
    parameter \Y_WIDTH 60
    connect \A \p
    connect \B 99'111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000001
    connect \Y \truncval_46 [100:41]
  end
  attribute \src "./comparator_latch.v:181.24-181.41"
  cell $mul $mul$./comparator_latch.v:181$134
    parameter \A_SIGNED 0
    parameter \A_WIDTH 146
    parameter \B_SIGNED 0
    parameter \B_WIDTH 18
    parameter \Y_WIDTH 33
    connect \A { \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 }
    connect \B 18'100101010000001011
    connect \Y \truncR_21 [78:46]
  end
  attribute \src "./comparator_latch.v:257.25-257.44"
  cell $mul $mul$./comparator_latch.v:257$139
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 90
    parameter \Y_WIDTH 44
    connect \A \n
    connect \B 90'111111111111111111111111111111111111111111111111111111111111111111111111111111111111011001
    connect \Y \truncval_100 [84:41]
  end
  attribute \src "./comparator_latch.v:297.25-297.44"
  cell $mul $mul$./comparator_latch.v:297$142
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 21
    connect \A \p
    connect \B 11'10000001101
    connect \Y \truncR_119 [56:36]
  end
  attribute \src "./comparator_latch.v:369.25-369.44"
  cell $mul $mul$./comparator_latch.v:369$153
    parameter \A_SIGNED 0
    parameter \A_WIDTH 83
    parameter \B_SIGNED 0
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 76
    connect \A { \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 }
    connect \B \padl_160 [39:7]
    connect \Y \truncval_148 [82:7]
  end
  attribute \src "./comparator_latch.v:417.25-417.44"
  cell $mul $mul$./comparator_latch.v:417$158
    parameter \A_SIGNED 0
    parameter \A_WIDTH 18
    parameter \B_SIGNED 0
    parameter \B_WIDTH 101
    parameter \Y_WIDTH 101
    connect \A 18'110110111110011011
    connect \B { \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [48:37] }
    connect \Y \truncval_179 [151:51]
  end
  attribute \src "./comparator_latch.v:465.25-465.44"
  cell $mul $mul$./comparator_latch.v:465$161
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 102
    parameter \Y_WIDTH 61
    connect \A \n
    connect \B 102'111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100100101
    connect \Y \truncval_206 [104:44]
  end
  attribute \src "./comparator_latch.v:500.25-500.44"
  cell $mul $mul$./comparator_latch.v:500$164
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 100
    parameter \Y_WIDTH 61
    connect \A \p
    connect \B 100'1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000001001
    connect \Y \truncval_224 [100:40]
  end
  attribute \src "./comparator_latch.v:541.25-541.44"
  cell $mul $mul$./comparator_latch.v:541$169
    parameter \A_SIGNED 0
    parameter \A_WIDTH 144
    parameter \B_SIGNED 0
    parameter \B_WIDTH 18
    parameter \Y_WIDTH 31
    connect \A { \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 }
    connect \B 18'100101010000001011
    connect \Y \truncR_199 [75:45]
  end
  attribute \src "./comparator_latch.v:621.25-621.44"
  cell $mul $mul$./comparator_latch.v:621$174
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 21
    connect \A \n
    connect \B 11'10001101011
    connect \Y \truncR_280 [57:37]
  end
  attribute \src "./comparator_latch.v:651.25-651.44"
  cell $mul $mul$./comparator_latch.v:651$175
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 103
    parameter \Y_WIDTH 53
    connect \A \p
    connect \B 103'1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111101110100101
    connect \Y \truncR_294 [92:40]
  end
  attribute \src "./comparator_latch.v:724.25-724.44"
  cell $mul $mul$./comparator_latch.v:724$182
    parameter \A_SIGNED 0
    parameter \A_WIDTH 129
    parameter \B_SIGNED 0
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 99
    connect \A { \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 }
    connect \B { \padl_bits_337 [62:35] \padl_336 [34:30] }
    connect \Y \truncval_324 [128:30]
  end
  attribute \src "./comparator_latch.v:769.25-769.44"
  cell $mul $mul$./comparator_latch.v:769$187
    parameter \A_SIGNED 0
    parameter \A_WIDTH 18
    parameter \B_SIGNED 0
    parameter \B_WIDTH 102
    parameter \Y_WIDTH 102
    connect \A 18'110110111110011011
    connect \B { \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [95:84] }
    connect \Y \truncval_353 [152:51]
  end
  attribute \src "./comparator_latch.v:350.24-350.39"
  cell $neg $neg$./comparator_latch.v:350$151
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \Y_WIDTH 12
    connect \A \o [34:23]
    connect \Y \neg_imm_153
  end
  attribute \src "./comparator_latch.v:802.14-802.27"
  cell $not $not$./comparator_latch.v:802$194
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \prev_sys_clk
    connect \Y $not$./comparator_latch.v:802$194_Y
  end
  attribute \src "./comparator_latch.v:827.29-827.37"
  cell $not $not$./comparator_latch.v:827$204
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sys_clk
    connect \Y $not$./comparator_latch.v:827$204_Y
  end
  attribute \src "./comparator_latch.v:852.14-852.59|./comparator_latch.v:852.11-854.14"
  cell $mux $procmux$356
    parameter \WIDTH 32
    connect \A \fsm
    connect \B 0
    connect \S $and$./comparator_latch.v:852$212_Y
    connect \Y $procmux$356_Y
  end
  attribute \src "./comparator_latch.v:0.0-0.0|./comparator_latch.v:795.7-856.14"
  cell $pmux $procmux$358
    parameter \S_WIDTH 5
    parameter \WIDTH 32
    connect \A \fsm
    connect \B { $procmux$369_Y $procmux$366_Y $procmux$363_Y $procmux$360_Y $procmux$356_Y }
    connect \S { $procmux$371_CMP $procmux$368_CMP $procmux$365_CMP $procmux$362_CMP $procmux$359_CMP }
    connect \Y $procmux$358_Y
  end
  attribute \src "./comparator_latch.v:0.0-0.0|./comparator_latch.v:795.7-856.14"
  cell $eq $procmux$359_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \fsm
    connect \B 3'100
    connect \Y $procmux$359_CMP
  end
  attribute \src "./comparator_latch.v:842.14-842.48|./comparator_latch.v:842.11-844.14"
  cell $mux $procmux$360
    parameter \WIDTH 32
    connect \A \fsm
    connect \B 4
    connect \S $gt$./comparator_latch.v:837$206_Y
    connect \Y $procmux$360_Y
  end
  attribute \src "./comparator_latch.v:0.0-0.0|./comparator_latch.v:795.7-856.14"
  cell $eq $procmux$362_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \fsm
    connect \B 2'11
    connect \Y $procmux$362_CMP
  end
  attribute \src "./comparator_latch.v:827.14-827.37|./comparator_latch.v:827.11-829.14"
  cell $mux $procmux$363
    parameter \WIDTH 32
    connect \A \fsm
    connect \B 3
    connect \S $and$./comparator_latch.v:827$205_Y
    connect \Y $procmux$363_Y
  end
  attribute \src "./comparator_latch.v:0.0-0.0|./comparator_latch.v:795.7-856.14"
  cell $eq $procmux$365_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \fsm
    connect \B 2'10
    connect \Y $procmux$365_CMP
  end
  attribute \src "./comparator_latch.v:817.14-817.45|./comparator_latch.v:817.11-819.14"
  cell $mux $procmux$366
    parameter \WIDTH 32
    connect \A \fsm
    connect \B 2
    connect \S $gt$./comparator_latch.v:812$200_Y
    connect \Y $procmux$366_Y
  end
  attribute \src "./comparator_latch.v:0.0-0.0|./comparator_latch.v:795.7-856.14"
  cell $eq $procmux$368_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fsm
    connect \B 1'1
    connect \Y $procmux$368_CMP
  end
  attribute \src "./comparator_latch.v:802.14-802.66|./comparator_latch.v:802.11-804.14"
  cell $mux $procmux$369
    parameter \WIDTH 32
    connect \A \fsm
    connect \B 1
    connect \S $and$./comparator_latch.v:802$199_Y
    connect \Y $procmux$369_Y
  end
  attribute \src "./comparator_latch.v:0.0-0.0|./comparator_latch.v:795.7-856.14"
  cell $logic_not $procmux$371_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \fsm
    connect \Y $procmux$371_CMP
  end
  attribute \full_case 1
  attribute \src "./comparator_latch.v:792.8-792.13|./comparator_latch.v:792.5-857.8"
  cell $mux $procmux$373
    parameter \WIDTH 32
    connect \A $procmux$358_Y
    connect \B 0
    connect \S \reset
    connect \Y $0\fsm[31:0]
  end
  attribute \src "./comparator_latch.v:0.0-0.0|./comparator_latch.v:795.7-856.14"
  cell $pmux $procmux$378
    parameter \S_WIDTH 4
    parameter \WIDTH 35
    connect \A \o
    connect \B { 35'00011010011001100000000000000000000 $add$./comparator_latch.v:825$203_Y 35'00000000000000100000000000000000000 $add$./comparator_latch.v:850$209_Y }
    connect \S { $auto$opt_reduce.cc:134:opt_pmux$453 $procmux$365_CMP $procmux$362_CMP $procmux$359_CMP }
    connect \Y $procmux$378_Y
  end
  attribute \full_case 1
  attribute \src "./comparator_latch.v:792.8-792.13|./comparator_latch.v:792.5-857.8"
  cell $mux $procmux$397
    parameter \WIDTH 35
    connect \A $procmux$378_Y
    connect \B \o
    connect \S \reset
    connect \Y $0\o[34:0]
  end
  attribute \full_case 1
  attribute \src "./comparator_latch.v:837.14-837.48|./comparator_latch.v:837.11-841.14"
  cell $mux $procmux$401
    parameter \WIDTH 17
    connect \A $add$./comparator_latch.v:815$201_Y
    connect \B 17'00000000000000000
    connect \S $gt$./comparator_latch.v:837$206_Y
    connect \Y $procmux$401_Y
  end
  attribute \src "./comparator_latch.v:0.0-0.0|./comparator_latch.v:795.7-856.14"
  cell $pmux $procmux$403
    parameter \S_WIDTH 2
    parameter \WIDTH 17
    connect \A \state_cycle_counter
    connect \B { $procmux$406_Y $procmux$401_Y }
    connect \S { $procmux$368_CMP $procmux$362_CMP }
    connect \Y $procmux$403_Y
  end
  attribute \full_case 1
  attribute \src "./comparator_latch.v:812.14-812.45|./comparator_latch.v:812.11-816.14"
  cell $mux $procmux$406
    parameter \WIDTH 17
    connect \A $add$./comparator_latch.v:815$201_Y
    connect \B 17'00000000000000000
    connect \S $gt$./comparator_latch.v:812$200_Y
    connect \Y $procmux$406_Y
  end
  attribute \full_case 1
  attribute \src "./comparator_latch.v:792.8-792.13|./comparator_latch.v:792.5-857.8"
  cell $mux $procmux$410
    parameter \WIDTH 17
    connect \A $procmux$403_Y
    connect \B \state_cycle_counter
    connect \S \reset
    connect \Y $0\state_cycle_counter[16:0]
  end
  attribute \src "./comparator_latch.v:706.26-706.38"
  cell $sub $sub$./comparator_latch.v:706$180
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 35
    parameter \Y_WIDTH 35
    connect \A 32'11010011001100110000000000000000
    connect \B \o
    connect \Y \padl_bits_328
  end
  connect $div$./comparator_latch.v:364$152_Y [50:0] { \truncval_166 [50:33] \padl_160 [39:7] }
  connect $div$./comparator_latch.v:719$181_Y [58:0] { \truncval_342 [58:33] \padl_bits_337 [62:35] \padl_336 [34:30] }
  connect \const_186 51'000000000000000000000000000000000110110111110011011
  connect \const_252 34'0000000000000000100101010000001011
  connect \const_261 27'000000000100000110001001001
  connect \const_335 18'110100110011001100
  connect \const_360 51'000000000000000000000000000000000110110111110011011
  connect \const_7 18'110100110011001100
  connect \const_74 34'0000000000000000100101010000001011
  connect \const_84 18'110100110011001100
  connect \dodt { \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [95:84] }
  connect \dvdt { \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [48:37] }
  connect \out { 1'0 \o [31:23] }
  connect \padl_101 { \n 36'000000000000000000000000000000000000 }
  connect \padl_107 95'11111111111111111111111111111111111111111111111111111111111111111111111111111111111101100100000
  connect \padl_109 47'11111111111111111111111111111111111101100100000
  connect \padl_115 \truncR_119 [56:45]
  connect \padl_121 { 46'0000000000000000000000000000000000000000000000 \p 36'000000000000000000000000000000000000 }
  connect \padl_126 92'00000000000000000000000000000000000000000000000000000000000000000000000000000000010000001101
  connect \padl_128 46'0000000000000000000000000000000000010000001101
  connect \padl_133 43'0000000000000000000000000000000010000010010
  connect \padl_144 { \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [48:37] }
  connect \padl_149 { \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 }
  connect \padl_151 { \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 [11] \neg_imm_153 }
  connect \padl_16 \truncR_21 [78:76]
  connect \padl_160 [6:0] 7'0000000
  connect \padl_176 { \truncval_179 [151] \truncval_179 [151] \truncval_179 [151] \truncval_179 [80:70] }
  connect \padl_180 152'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110110111110011011
  connect \padl_182 87'000000000000000000000000000000000000000000000000000000000000000000000110110111110011011
  connect \padl_187 { \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [48:37] 51'000000000000000000000000000000000000000000000000000 }
  connect \padl_19 { 15'000000000000000 \truncR_21 [78:66] }
  connect \padl_194 { 30'000000000000000000000000000000 \truncR_199 [75:74] }
  connect \padl_201 { \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 }
  connect \padl_203 { \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 }
  connect \padl_207 { \n 41'00000000000000000000000000000000000000000 }
  connect \padl_213 105'111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100100101000
  connect \padl_215 52'1111111111111111111111111111111111111111100100101000
  connect \padl_225 { \p 39'000000000000000000000000000000000000000 }
  connect \padl_23 { \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 }
  connect \padl_231 101'11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000010010
  connect \padl_233 50'11111111111111111111111111111111111111110000010010
  connect \padl_241 45'000000000000000000000000000000000010010100001
  connect \padl_246 144'000000000000000000000000000000000000000000000000000000000000000000000000000000000100101010000001011000000000000000000000000000000000000000000000
  connect \padl_25 { \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 }
  connect \padl_257 134217
  connect \padl_276 \truncR_280 [57:46]
  connect \padl_282 { 47'00000000000000000000000000000000000000000000000 \n 37'0000000000000000000000000000000000000 }
  connect \padl_287 94'0000000000000000000000000000000000000000000000000000000000000000000000000000000000010001101011
  connect \padl_289 47'00000000000000000000000000000000000010001101011
  connect \padl_29 { \n 41'00000000000000000000000000000000000000000 }
  connect \padl_296 { \p 40'0000000000000000000000000000000000000000 }
  connect \padl_3 21'000110100110011001100
  connect \padl_302 103'1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111101110100101
  connect \padl_304 51'111111111111111111111111111111111111111101110100101
  connect \padl_312 45'000000000000000000000000000000000010111111001
  connect \padl_320 { \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [95:84] }
  connect \padl_325 { \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 }
  connect \padl_327 { \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 }
  connect \padl_331 21'000110100110011001100
  connect \padl_336 [29:0] 30'000000000000000000000000000000
  connect \padl_35 105'111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111101111110010
  connect \padl_350 { \truncval_353 [152] \truncval_353 [152] \truncval_353 [152] \truncval_353 [79:69] }
  connect \padl_354 153'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110110111110011011
  connect \padl_356 88'0000000000000000000000000000000000000000000000000000000000000000000000110110111110011011
  connect \padl_361 { \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [95:84] 51'000000000000000000000000000000000000000000000000000 }
  connect \padl_37 52'1111111111111111111111111111111111111111101111110010
  connect \padl_47 { \p 39'000000000000000000000000000000000000000 }
  connect \padl_53 101'11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000100
  connect \padl_55 50'11111111111111111111111111111111111111110000000100
  connect \padl_63 44'00000000000000000000000000000000010100000101
  connect \padl_68 146'00000000000000000000000000000000000000000000000000000000000000000000000000000000001001010100000010110000000000000000000000000000000000000000000000
  connect \padl_80 21'000110100110011001100
  connect \padl_bits_102 { \n 36'000000000000000000000000000000000000 }
  connect \padl_bits_108 47'11111111111111111111111111111111111101100100000
  connect \padl_bits_110 45'111111111111111111111111111111111101100100000
  connect \padl_bits_116 \truncR_119 [56:45]
  connect \padl_bits_122 { \p 36'000000000000000000000000000000000000 }
  connect \padl_bits_127 46'0000000000000000000000000000000000010000001101
  connect \padl_bits_129 43'0000000000000000000000000000000010000001101
  connect \padl_bits_134 42'000000000000000000000000000000010000010010
  connect \padl_bits_145 { \truncval_148 [82] \truncval_148 [48:37] }
  connect \padl_bits_150 \neg_imm_153 [0]
  connect \padl_bits_152 \neg_imm_153 [0]
  connect \padl_bits_161 { 1'0 \padl_160 [39:7] 7'0000000 }
  connect \padl_bits_17 \truncR_21 [78:76]
  connect \padl_bits_177 { \truncval_179 [151] \truncval_179 [80:70] }
  connect \padl_bits_181 87'000000000000000000000000000000000000000000000000000000000000000000000110110111110011011
  connect \padl_bits_183 52'0000000000000000000000000000000000110110111110011011
  connect \padl_bits_188 { \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [48:37] 51'000000000000000000000000000000000000000000000000000 }
  connect \padl_bits_195 \truncR_199 [75:74]
  connect \padl_bits_20 \truncR_21 [78:66]
  connect \padl_bits_202 { \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 [46] \padl_bits_204 }
  connect \padl_bits_208 { \n 41'00000000000000000000000000000000000000000 }
  connect \padl_bits_214 52'1111111111111111111111111111111111111111100100101000
  connect \padl_bits_216 50'11111111111111111111111111111111111111100100101000
  connect \padl_bits_226 { \p 39'000000000000000000000000000000000000000 }
  connect \padl_bits_232 50'11111111111111111111111111111111111111110000010010
  connect \padl_bits_234 48'111111111111111111111111111111111111110000010010
  connect \padl_bits_24 { \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 [47] \padl_bits_26 }
  connect \padl_bits_242 44'00000000000000000000000000000000010010100001
  connect \padl_bits_247 80'00000000000000000100101010000001011000000000000000000000000000000000000000000000
  connect \padl_bits_258 28'0000000000100000110001001001
  connect \padl_bits_277 \truncR_280 [57:46]
  connect \padl_bits_283 { \n 37'0000000000000000000000000000000000000 }
  connect \padl_bits_288 47'00000000000000000000000000000000000010001101011
  connect \padl_bits_290 44'00000000000000000000000000000000010001101011
  connect \padl_bits_297 { \p 40'0000000000000000000000000000000000000000 }
  connect \padl_bits_30 { \n 41'00000000000000000000000000000000000000000 }
  connect \padl_bits_303 51'111111111111111111111111111111111111111101110100101
  connect \padl_bits_305 49'1111111111111111111111111111111111111101110100101
  connect \padl_bits_313 44'00000000000000000000000000000000010111111001
  connect \padl_bits_321 { \truncval_324 [128] \truncval_324 [95:84] }
  connect \padl_bits_326 { \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 [34] \padl_bits_328 }
  connect \padl_bits_332 19'0110100110011001100
  connect { \padl_bits_337 [63] \padl_bits_337 [34:0] } { 1'0 \padl_336 [34:30] 30'000000000000000000000000000000 }
  connect \padl_bits_351 { \truncval_353 [152] \truncval_353 [79:69] }
  connect \padl_bits_355 88'0000000000000000000000000000000000000000000000000000000000000000000000110110111110011011
  connect \padl_bits_357 52'0000000000000000000000000000000000110110111110011011
  connect \padl_bits_36 52'1111111111111111111111111111111111111111101111110010
  connect \padl_bits_362 { \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [95:84] 51'000000000000000000000000000000000000000000000000000 }
  connect \padl_bits_38 50'11111111111111111111111111111111111111101111110010
  connect \padl_bits_4 19'0110100110011001100
  connect \padl_bits_48 { \p 39'000000000000000000000000000000000000000 }
  connect \padl_bits_54 50'11111111111111111111111111111111111111110000000100
  connect \padl_bits_56 48'111111111111111111111111111111111111110000000100
  connect \padl_bits_64 43'0000000000000000000000000000000010100000101
  connect \padl_bits_69 81'000000000000000001001010100000010110000000000000000000000000000000000000000000000
  connect \padl_bits_81 19'0110100110011001100
  connect \padl_bits_zero_125 46'0000000000000000000000000000000000000000000000
  connect \padl_bits_zero_131 3'000
  connect \padl_bits_zero_132 46'0000000000000000000000000000000000000000000000
  connect \padl_bits_zero_253 30'000000000000000000000000000000
  connect \padl_bits_zero_286 47'00000000000000000000000000000000000000000000000
  connect \padl_bits_zero_292 3'000
  connect \padl_bits_zero_293 47'00000000000000000000000000000000000000000000000
  connect \padl_bits_zero_75 15'000000000000000
  connect \padl_bits_zero_76 14'00000000000000
  connect \padr_0 35'00011010011001100000000000000000000
  connect \padr_103 { \n 36'000000000000000000000000000000000000 }
  connect \padr_123 { \p 36'000000000000000000000000000000000000 }
  connect \padr_162 { 1'0 \padl_160 [39:7] 7'0000000 }
  connect \padr_172 { \truncval_179 [151] \truncval_179 [151] \truncval_179 [151] \truncval_179 [80:70] 21'000000000000000000000 }
  connect \padr_174 { \truncval_179 [151] \truncval_179 [151] \truncval_179 [151] \truncval_179 [80:70] 1'0 }
  connect \padr_189 { \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [82] \truncval_148 [48:37] 51'000000000000000000000000000000000000000000000000000 }
  connect \padr_197 { \truncR_199 [75:64] 1'0 }
  connect \padr_209 { \n 41'00000000000000000000000000000000000000000 }
  connect \padr_221 { \truncval_224 [100] \truncval_224 [92:48] 1'0 }
  connect \padr_227 { \p 39'000000000000000000000000000000000000000 }
  connect \padr_239 47'00000000000000000000000000000000001001010000100
  connect \padr_248 80'00000000000000000100101010000001011000000000000000000000000000000000000000000000
  connect \padr_254 35'00000000000000100000000000000000000
  connect \padr_270 { \toUsInt_273 14'00000000000000 }
  connect \padr_274 { \truncR_280 [57:46] 3'000 }
  connect \padr_284 { \n 37'0000000000000000000000000000000000000 }
  connect \padr_298 { \p 40'0000000000000000000000000000000000000000 }
  connect \padr_31 { \n 41'00000000000000000000000000000000000000000 }
  connect \padr_310 47'00000000000000000000000000000000001011111100100
  connect \padr_329 35'00011010011001100110000000000000000
  connect \padr_338 { 1'0 \padl_bits_337 [62:35] \padl_336 [34:30] 30'000000000000000000000000000000 }
  connect \padr_348 { \truncval_353 [152] \truncval_353 [152] \truncval_353 [152] \truncval_353 [79:69] 21'000000000000000000000 }
  connect \padr_363 { \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [128] \truncval_324 [95:84] 51'000000000000000000000000000000000000000000000000000 }
  connect \padr_43 { \truncval_46 [100] \truncval_46 [92:48] 2'00 }
  connect \padr_49 { \p 39'000000000000000000000000000000000000000 }
  connect \padr_61 48'000000000000000000000000000000000101000001010000
  connect \padr_70 81'000000000000000001001010100000010110000000000000000000000000000000000000000000000
  connect \padr_77 35'00011010011001100000000000000000000
  connect \padr_93 { \toUsInt_96 10'0000000000 }
  connect \padr_97 { \truncval_100 [84:46] 1'0 }
  connect \padr_bits_1 20'00000000000000000000
  connect \padr_bits_104 36'000000000000000000000000000000000000
  connect \padr_bits_124 36'000000000000000000000000000000000000
  connect \padr_bits_163 7'0000000
  connect \padr_bits_173 20'00000000000000000000
  connect \padr_bits_175 1'0
  connect \padr_bits_190 51'000000000000000000000000000000000000000000000000000
  connect \padr_bits_198 1'0
  connect \padr_bits_210 41'00000000000000000000000000000000000000000
  connect \padr_bits_222 1'0
  connect \padr_bits_228 39'000000000000000000000000000000000000000
  connect \padr_bits_240 2'00
  connect \padr_bits_249 45'000000000000000000000000000000000000000000000
  connect \padr_bits_255 20'00000000000000000000
  connect \padr_bits_271 14'00000000000000
  connect \padr_bits_275 3'000
  connect \padr_bits_285 37'0000000000000000000000000000000000000
  connect \padr_bits_299 40'0000000000000000000000000000000000000000
  connect \padr_bits_311 2'00
  connect \padr_bits_32 41'00000000000000000000000000000000000000000
  connect \padr_bits_330 14'00000000000000
  connect \padr_bits_339 30'000000000000000000000000000000
  connect \padr_bits_349 21'000000000000000000000
  connect \padr_bits_364 51'000000000000000000000000000000000000000000000000000
  connect \padr_bits_44 2'00
  connect \padr_bits_50 39'000000000000000000000000000000000000000
  connect \padr_bits_62 4'0000
  connect \padr_bits_71 46'0000000000000000000000000000000000000000000000
  connect \padr_bits_78 20'00000000000000000000
  connect \padr_bits_94 10'0000000000
  connect \padr_bits_98 1'0
  connect \param_111 45'111111111111111111111111111111111101100100000
  connect \param_130 43'0000000000000000000000000000000010000001101
  connect \param_137 41'00000000000000000000000000000010000010010
  connect \param_217 50'11111111111111111111111111111111111111100100101000
  connect \param_235 48'111111111111111111111111111111111111110000010010
  connect \param_245 43'0000000000000000000000000000000010010100001
  connect \param_291 44'00000000000000000000000000000000010001101011
  connect \param_306 49'1111111111111111111111111111111111111101110100101
  connect \param_316 43'0000000000000000000000000000000010111111001
  connect \param_39 50'11111111111111111111111111111111111111101111110010
  connect \param_57 48'111111111111111111111111111111111111110000000100
  connect \param_67 42'000000000000000000000000000000010100000101
  connect \tau { \toUsInt_96 10'0000000000 }
  connect \tau_lh { \toUsInt_273 14'00000000000000 }
  connect \toSInt_105 1'0
  connect \toSInt_117 1'0
  connect \toSInt_135 1'0
  connect \toSInt_164 1'0
  connect \toSInt_184 1'0
  connect \toSInt_211 1'0
  connect \toSInt_229 1'0
  connect \toSInt_243 1'0
  connect \toSInt_250 1'0
  connect \toSInt_259 1'0
  connect \toSInt_278 1'0
  connect \toSInt_300 1'0
  connect \toSInt_314 1'0
  connect \toSInt_33 1'0
  connect \toSInt_333 1'0
  connect \toSInt_340 1'0
  connect \toSInt_358 1'0
  connect \toSInt_5 1'0
  connect \toSInt_51 1'0
  connect \toSInt_65 1'0
  connect \toSInt_72 1'0
  connect \toSInt_82 1'0
  connect \toSInt_imm_106 { 1'0 \n }
  connect \toSInt_imm_118 \truncR_119 [56:45]
  connect \toSInt_imm_136 42'000000000000000000000000000000010000010010
  connect \toSInt_imm_165 { 1'0 \padl_160 [39:7] }
  connect \toSInt_imm_185 52'0000000000000000000000000000000000110110111110011011
  connect \toSInt_imm_212 { 1'0 \n }
  connect \toSInt_imm_230 { 1'0 \p }
  connect \toSInt_imm_244 44'00000000000000000000000000000000010010100001
  connect \toSInt_imm_251 35'00000000000000000100101010000001011
  connect \toSInt_imm_260 28'0000000000100000110001001001
  connect \toSInt_imm_279 \truncR_280 [57:46]
  connect \toSInt_imm_301 { 1'0 \p }
  connect \toSInt_imm_315 44'00000000000000000000000000000000010111111001
  connect \toSInt_imm_334 19'0110100110011001100
  connect \toSInt_imm_34 { 1'0 \n }
  connect \toSInt_imm_341 { 1'0 \padl_bits_337 [62:35] \padl_336 [34:30] }
  connect \toSInt_imm_359 52'0000000000000000000000000000000000110110111110011011
  connect \toSInt_imm_52 { 1'0 \p }
  connect \toSInt_imm_6 19'0110100110011001100
  connect \toSInt_imm_66 43'0000000000000000000000000000000010100000101
  connect \toSInt_imm_73 35'00000000000000000100101010000001011
  connect \toSInt_imm_83 19'0110100110011001100
  connect \toUsInt_12 \o [34:20]
  connect \toUsInt_140 \o [34:20]
  connect \toUsInt_266 \o [34:20]
  connect \toUsInt_319 \o
  connect \toUsInt_89 \o [34:20]
  connect \truncR_10 \o [31:20]
  connect \truncR_119 [35:0] 36'000000000000000000000000000000000000
  connect \truncR_13 \o
  connect \truncR_138 \o [31:20]
  connect \truncR_141 \o
  connect \truncR_146 { \truncval_148 [82] \truncval_148 [48:14] }
  connect \truncR_147 { \truncval_148 [82] \truncval_148 [48:7] 7'0000000 }
  connect \truncR_154 \o [34:20]
  connect \truncR_155 \o
  connect \truncR_178 { \truncval_179 [151] \truncval_179 [80:51] 51'000000000000000000000000000000000000000000000000000 }
  connect \truncR_18 { 15'000000000000000 \truncR_21 [78:66] }
  connect \truncR_196 { \truncR_199 [75:64] 1'0 }
  connect \truncR_199 [44:0] 45'000000000000000000000000000000000000000000000
  connect \truncR_2 21'000110100110011001100
  connect \truncR_205 { \truncval_206 [104] \truncval_206 [96:44] 44'00000000000000000000000000000000000000000000 }
  connect \truncR_21 [45:0] 46'0000000000000000000000000000000000000000000000
  connect \truncR_223 { \truncval_224 [100] \truncval_224 [92:40] 40'0000000000000000000000000000000000000000 }
  connect \truncR_256 134217
  connect \truncR_264 \o [31:20]
  connect \truncR_267 \o
  connect \truncR_27 { \truncval_28 [104] \truncval_28 [96:42] 42'000000000000000000000000000000000000000000 }
  connect \truncR_280 [36:0] 37'0000000000000000000000000000000000000
  connect \truncR_294 [39:0] 40'0000000000000000000000000000000000000000
  connect \truncR_317 \o [31:0]
  connect \truncR_322 { \truncval_324 [128] \truncval_324 [95:60] }
  connect \truncR_323 { \truncval_324 [128] \truncval_324 [95:30] 30'000000000000000000000000000000 }
  connect \truncR_352 { \truncval_353 [152] \truncval_353 [79:51] 51'000000000000000000000000000000000000000000000000000 }
  connect \truncR_45 { \truncval_46 [100] \truncval_46 [92:41] 41'00000000000000000000000000000000000000000 }
  connect \truncR_79 21'000110100110011001100
  connect \truncR_87 \o [31:20]
  connect \truncR_90 \o
  connect \truncR_99 [84:0] { \truncval_100 [84:41] 41'00000000000000000000000000000000000000000 }
  connect \truncR_imm_114 { \truncR_99 [87:85] \truncval_100 [84:46] }
  connect \truncR_imm_143 \o [34:20]
  connect \truncR_imm_15 \o [34:20]
  connect \truncR_imm_157 \o [34:20]
  connect \truncR_imm_159 \o [34:23]
  connect \truncR_imm_169 { \truncval_148 [82] \truncval_148 [48:14] }
  connect \truncR_imm_171 { \truncval_148 [82] \truncval_148 [48:37] }
  connect \truncR_imm_193 { \truncval_179 [151] \truncval_179 [80:70] }
  connect \truncR_imm_220 { \truncval_206 [104] \truncval_206 [96:51] }
  connect \truncR_imm_238 { \truncval_224 [100] \truncval_224 [92:48] }
  connect \truncR_imm_263 15'000000000000001
  connect \truncR_imm_269 \o [34:20]
  connect \truncR_imm_309 \truncR_294 [92:49]
  connect \truncR_imm_345 { \truncval_324 [128] \truncval_324 [95:60] }
  connect \truncR_imm_347 { \truncval_324 [128] \truncval_324 [95:84] }
  connect \truncR_imm_367 { \truncval_353 [152] \truncval_353 [79:69] }
  connect \truncR_imm_42 { \truncval_28 [104] \truncval_28 [96:50] }
  connect \truncR_imm_60 { \truncval_46 [100] \truncval_46 [92:48] }
  connect \truncR_imm_86 15'000110100110011
  connect \truncR_imm_9 15'000110100110011
  connect \truncR_imm_92 \o [34:20]
  connect \truncR_shift_113 { \truncR_99 [87:85] \truncval_100 [84:46] }
  connect \truncR_shift_14 \o [34:20]
  connect \truncR_shift_142 \o [34:20]
  connect \truncR_shift_156 \o [34:20]
  connect \truncR_shift_158 \o [34:23]
  connect \truncR_shift_168 { \truncval_148 [82] \truncval_148 [48:14] }
  connect \truncR_shift_170 { \truncval_148 [82] \truncval_148 [48:37] }
  connect \truncR_shift_192 { \truncval_179 [151] \truncval_179 [80:70] }
  connect \truncR_shift_219 { \truncval_206 [104] \truncval_206 [96:51] }
  connect \truncR_shift_237 { \truncval_224 [100] \truncval_224 [92:48] }
  connect \truncR_shift_262 15'000000000000001
  connect \truncR_shift_268 \o [34:20]
  connect \truncR_shift_308 \truncR_294 [92:49]
  connect \truncR_shift_344 { \truncval_324 [128] \truncval_324 [95:60] }
  connect \truncR_shift_346 { \truncval_324 [128] \truncval_324 [95:84] }
  connect \truncR_shift_366 { \truncval_353 [152] \truncval_353 [79:69] }
  connect \truncR_shift_41 { \truncval_28 [104] \truncval_28 [96:50] }
  connect \truncR_shift_59 { \truncval_46 [100] \truncval_46 [92:48] }
  connect \truncR_shift_8 15'000110100110011
  connect \truncR_shift_85 15'000110100110011
  connect \truncR_shift_91 \o [34:20]
  connect { \truncval_100 [94] \truncval_100 [86:85] \truncval_100 [40:0] } { \truncR_99 [87:85] 41'00000000000000000000000000000000000000000 }
  connect \truncval_11 \o [31:20]
  connect \truncval_120 { \truncR_119 [56:36] 36'000000000000000000000000000000000000 }
  connect \truncval_139 \o [31:20]
  connect \truncval_148 [6:0] 7'0000000
  connect \truncval_166 [32:0] \padl_160 [39:7]
  connect \truncval_179 [50:0] 51'000000000000000000000000000000000000000000000000000
  connect \truncval_200 [75:0] { \truncR_199 [75:45] 45'000000000000000000000000000000000000000000000 }
  connect \truncval_206 [43:0] 44'00000000000000000000000000000000000000000000
  connect \truncval_22 [78:0] { \truncR_21 [78:46] 46'0000000000000000000000000000000000000000000000 }
  connect \truncval_224 [39:0] 40'0000000000000000000000000000000000000000
  connect \truncval_265 \o [31:20]
  connect \truncval_272 { 2'00 \toUsInt_273 }
  connect \truncval_28 [41:0] 42'000000000000000000000000000000000000000000
  connect \truncval_281 16'0000000000000000
  connect \truncval_295 [92:0] { \truncR_294 [92:40] 40'0000000000000000000000000000000000000000 }
  connect \truncval_318 \o [31:0]
  connect \truncval_324 [29:0] 30'000000000000000000000000000000
  connect \truncval_342 [32:0] { \padl_bits_337 [62:35] \padl_336 [34:30] }
  connect \truncval_353 [50:0] 51'000000000000000000000000000000000000000000000000000
  connect \truncval_46 [40:0] 41'00000000000000000000000000000000000000000
  connect \truncval_88 \o [31:20]
  connect \truncval_95 { 2'00 \toUsInt_96 }
  connect \truncval_imm_112 { \truncR_99 [87:85] \truncval_100 [84:41] 41'00000000000000000000000000000000000000000 }
  connect \truncval_imm_167 { \truncval_148 [82] \truncval_148 [48:7] 7'0000000 }
  connect \truncval_imm_191 { \truncval_179 [151] \truncval_179 [80:51] 51'000000000000000000000000000000000000000000000000000 }
  connect \truncval_imm_218 { \truncval_206 [104] \truncval_206 [96:44] 44'00000000000000000000000000000000000000000000 }
  connect \truncval_imm_236 { \truncval_224 [100] \truncval_224 [92:40] 40'0000000000000000000000000000000000000000 }
  connect \truncval_imm_307 { \truncval_295 [102] \truncval_295 [94:93] \truncR_294 [92:40] 40'0000000000000000000000000000000000000000 }
  connect \truncval_imm_343 { \truncval_324 [128] \truncval_324 [95:30] 30'000000000000000000000000000000 }
  connect \truncval_imm_365 { \truncval_353 [152] \truncval_353 [79:51] 51'000000000000000000000000000000000000000000000000000 }
  connect \truncval_imm_40 { \truncval_28 [104] \truncval_28 [96:42] 42'000000000000000000000000000000000000000000 }
  connect \truncval_imm_58 { \truncval_46 [100] \truncval_46 [92:41] 41'00000000000000000000000000000000000000000 }
  connect \wait_time \truncR_21 [78:76]
  connect \wait_time_lh { 30'000000000000000000000000000000 \truncR_199 [75:74] }
end
attribute \src "./digital_to_analog_converter.v:3.1-77.10"
attribute \hdlname "\\digital_to_analog_converter"
module \digital_to_analog_converter
  attribute \src "./digital_to_analog_converter.v:5.9-5.12"
  wire input 1 \clk
  attribute \src "./digital_to_analog_converter.v:32.17-32.25"
  wire width 13 \const_18
  attribute \src "./digital_to_analog_converter.v:62.17-62.25"
  wire width 15 \const_30
  attribute \src "./digital_to_analog_converter.v:7.18-7.39"
  wire width 10 input 3 \input_voltage_digital
  attribute \src "./digital_to_analog_converter.v:8.19-8.38"
  wire width 10 output 4 \output_voltage_real
  attribute \src "./digital_to_analog_converter.v:28.17-28.24"
  wire width 42 \padl_14
  attribute \src "./digital_to_analog_converter.v:30.17-30.24"
  wire width 21 \padl_16
  attribute \src "./digital_to_analog_converter.v:14.16-14.22"
  wire width 9 \padl_2
  attribute \src "./digital_to_analog_converter.v:42.17-42.24"
  wire width 42 \padl_21
  attribute \src "./digital_to_analog_converter.v:58.17-58.24"
  wire width 52 \padl_26
  attribute \src "./digital_to_analog_converter.v:60.17-60.24"
  wire width 26 \padl_28
  attribute \unused_bits "13 14 15 16"
  wire width 25 \padl_6
  attribute \src "./digital_to_analog_converter.v:29.17-29.29"
  wire width 21 \padl_bits_15
  attribute \src "./digital_to_analog_converter.v:31.17-31.29"
  wire width 13 \padl_bits_17
  attribute \src "./digital_to_analog_converter.v:43.17-43.29"
  wire width 21 \padl_bits_22
  attribute \src "./digital_to_analog_converter.v:59.17-59.29"
  wire width 26 \padl_bits_27
  attribute \src "./digital_to_analog_converter.v:61.17-61.29"
  wire width 15 \padl_bits_29
  attribute \src "./digital_to_analog_converter.v:15.16-15.27"
  wire width 8 \padl_bits_3
  attribute \unused_bits "13 14 15 16"
  wire width 25 \padl_bits_7
  attribute \src "./digital_to_analog_converter.v:35.16-35.33"
  wire width 8 \padl_bits_zero_19
  attribute \src "./digital_to_analog_converter.v:39.17-39.34"
  wire width 21 \padl_bits_zero_20
  attribute \src "./digital_to_analog_converter.v:49.17-49.34"
  wire width 21 \padl_bits_zero_25
  attribute \src "./digital_to_analog_converter.v:71.16-71.33"
  wire \padl_bits_zero_31
  wire width 9 \padr_0
  attribute \src "./digital_to_analog_converter.v:44.17-44.24"
  wire width 21 \padr_23
  attribute \unused_bits "13 14 15 16"
  wire width 25 \padr_8
  attribute \src "./digital_to_analog_converter.v:12.16-12.27"
  wire \padr_bits_1
  attribute \src "./digital_to_analog_converter.v:45.17-45.29"
  wire width 11 \padr_bits_24
  attribute \src "./digital_to_analog_converter.v:21.17-21.28"
  wire width 13 \padr_bits_9
  attribute \src "./digital_to_analog_converter.v:6.9-6.14"
  wire input 2 \reset
  attribute \src "./digital_to_analog_converter.v:23.16-23.25"
  wire \toSInt_10
  attribute \unused_bits "0 1 2 3"
  wire width 12 \toSInt_imm_11
  attribute \src "./digital_to_analog_converter.v:26.17-26.26"
  attribute \unused_bits "12 13 14 15 16 17 18 19 20 21 22 23 24 25"
  wire width 34 \truncR_12
  attribute \src "./digital_to_analog_converter.v:16.17-16.25"
  attribute \unused_bits "16 17 18 19"
  wire width 28 \truncR_4
  attribute \src "./digital_to_analog_converter.v:27.17-27.28"
  attribute \unused_bits "12 13 14 15 16 17 18 19 20 21 22 23 24 25 34 35 36 37 38 39 40 41"
  wire width 42 \truncval_13
  attribute \src "./digital_to_analog_converter.v:17.17-17.27"
  attribute \unused_bits "16 17 18 19 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51"
  wire width 52 \truncval_5
  attribute \src "./digital_to_analog_converter.v:52.24-52.41"
  cell $mul $mul$./digital_to_analog_converter.v:52$213
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 22
    connect \A 12'110100110011
    connect \B \input_voltage_digital
    connect \Y \truncR_12 [33:12]
  end
  connect \const_18 13'1101001100110
  connect \const_30 15'000000000001000
  connect \output_voltage_real { 1'0 \truncR_12 [33:26] 1'0 }
  connect \padl_14 42'000000000000000000000000000001101001100110
  connect \padl_16 21'000000001101001100110
  connect \padl_2 { 1'0 \truncR_12 [33:26] }
  connect \padl_21 { 21'000000000000000000000 \input_voltage_digital 11'00000000000 }
  connect \padl_26 52'0000000000000000000000000000000000000000000000001000
  connect \padl_28 26'00000000000000000000001000
  connect \padl_6 { \truncR_12 [33:22] 13'0000000000000 }
  connect \padl_bits_15 21'000000001101001100110
  connect \padl_bits_17 13'1101001100110
  connect \padl_bits_22 { \input_voltage_digital 11'00000000000 }
  connect \padl_bits_27 26'00000000000000000000001000
  connect \padl_bits_29 15'000000000001000
  connect \padl_bits_3 \truncR_12 [33:26]
  connect \padl_bits_7 { \truncR_12 [33:22] 13'0000000000000 }
  connect \padl_bits_zero_19 8'00000000
  connect \padl_bits_zero_20 21'000000000000000000000
  connect \padl_bits_zero_25 21'000000000000000000000
  connect \padl_bits_zero_31 1'0
  connect \padr_0 { \truncR_12 [33:26] 1'0 }
  connect \padr_23 { \input_voltage_digital 11'00000000000 }
  connect \padr_8 { \truncR_12 [33:22] 13'0000000000000 }
  connect \padr_bits_1 1'0
  connect \padr_bits_24 11'00000000000
  connect \padr_bits_9 13'0000000000000
  connect \toSInt_10 1'0
  connect \toSInt_imm_11 \truncR_12 [33:22]
  connect \truncR_12 [11:0] 12'000000000000
  connect \truncR_4 { \truncR_12 [33:22] 16'0000000000000000 }
  connect \truncval_13 [33:0] { \truncR_12 [33:12] 12'000000000000 }
  connect \truncval_5 [27:0] { \truncR_12 [33:22] 16'0000000000000000 }
end
attribute \src "./sample_and_hold.v:3.1-56.10"
attribute \hdlname "\\sample_and_hold"
module \sample_and_hold
  attribute \src "./sample_and_hold.v:26.3-53.6"
  wire width 32 $0\fsm[31:0]
  attribute \src "./sample_and_hold.v:26.3-53.6"
  wire width 10 $0\state_cap[9:0]
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:74:sample_control_edge$\clk#sampled$583
  attribute \init 0
  wire width 32 $auto$clk2fflogic.cc:88:sample_data$$0\fsm[31:0]#sampled$581
  attribute \init 10'0000000000
  wire width 10 $auto$clk2fflogic.cc:88:sample_data$$0\state_cap[9:0]#sampled$591
  wire width 32 $auto$clk2fflogic.cc:88:sample_data$\fsm#sampled$579
  wire width 10 $auto$clk2fflogic.cc:88:sample_data$\state_cap#sampled$589
  wire $auto$rtlil.cc:2501:Eqx$586
  wire width 32 $procmux$314_Y
  wire width 32 $procmux$316_Y
  wire $procmux$317_CMP
  wire width 32 $procmux$318_Y
  wire $procmux$320_CMP
  wire width 10 $procmux$327_Y
  attribute \src "./sample_and_hold.v:5.9-5.12"
  wire input 1 \clk
  attribute \keep 1
  attribute \src "./sample_and_hold.v:16.16-16.19"
  wire width 32 \fsm
  attribute \src "./sample_and_hold.v:10.17-10.38"
  wire input 6 \input_control_digital
  attribute \src "./sample_and_hold.v:8.18-8.36"
  wire width 10 input 4 \input_voltage_real
  attribute \src "./sample_and_hold.v:9.19-9.38"
  wire width 10 output 5 \output_voltage_real
  attribute \src "./sample_and_hold.v:6.9-6.14"
  wire input 2 \reset
  attribute \keep 1
  attribute \src "./sample_and_hold.v:15.16-15.25"
  wire width 10 \state_cap
  attribute \src "./sample_and_hold.v:7.9-7.16"
  wire input 3 \sys_clk
  cell $mux $auto$clk2fflogic.cc:110:mux$587
    parameter \WIDTH 32
    connect \A $auto$clk2fflogic.cc:88:sample_data$\fsm#sampled$579
    connect \B $auto$clk2fflogic.cc:88:sample_data$$0\fsm[31:0]#sampled$581
    connect \S $auto$rtlil.cc:2501:Eqx$586
    connect \Y \fsm
  end
  cell $mux $auto$clk2fflogic.cc:110:mux$597
    parameter \WIDTH 10
    connect \A $auto$clk2fflogic.cc:88:sample_data$\state_cap#sampled$589
    connect \B $auto$clk2fflogic.cc:88:sample_data$$0\state_cap[9:0]#sampled$591
    connect \S $auto$rtlil.cc:2501:Eqx$586
    connect \Y \state_cap
  end
  cell $ff $auto$clk2fflogic.cc:79:sample_control_edge$584
    parameter \WIDTH 1
    connect \D \clk
    connect \Q $auto$clk2fflogic.cc:74:sample_control_edge$\clk#sampled$583
  end
  cell $eqx $auto$clk2fflogic.cc:80:sample_control_edge$585
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$clk2fflogic.cc:74:sample_control_edge$\clk#sampled$583 \clk }
    connect \B 2'01
    connect \Y $auto$rtlil.cc:2501:Eqx$586
  end
  attribute \clk2fflogic 1
  cell $anyinit $auto$clk2fflogic.cc:95:sample_data$580
    parameter \WIDTH 32
    connect \D \fsm
    connect \Q $auto$clk2fflogic.cc:88:sample_data$\fsm#sampled$579
  end
  cell $ff $auto$clk2fflogic.cc:95:sample_data$582
    parameter \WIDTH 32
    connect \D $0\fsm[31:0]
    connect \Q $auto$clk2fflogic.cc:88:sample_data$$0\fsm[31:0]#sampled$581
  end
  attribute \clk2fflogic 1
  cell $anyinit $auto$clk2fflogic.cc:95:sample_data$590
    parameter \WIDTH 10
    connect \D \state_cap
    connect \Q $auto$clk2fflogic.cc:88:sample_data$\state_cap#sampled$589
  end
  cell $ff $auto$clk2fflogic.cc:95:sample_data$592
    parameter \WIDTH 10
    connect \D $0\state_cap[9:0]
    connect \Q $auto$clk2fflogic.cc:88:sample_data$$0\state_cap[9:0]#sampled$591
  end
  attribute \src "./sample_and_hold.v:47.14-47.36|./sample_and_hold.v:47.11-49.14"
  cell $mux $procmux$314
    parameter \WIDTH 32
    connect \A 0
    connect \B \fsm
    connect \S \input_control_digital
    connect \Y $procmux$314_Y
  end
  attribute \src "./sample_and_hold.v:0.0-0.0|./sample_and_hold.v:30.7-51.14"
  cell $pmux $procmux$316
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A \fsm
    connect \B { $procmux$318_Y $procmux$314_Y }
    connect \S { $procmux$320_CMP $procmux$317_CMP }
    connect \Y $procmux$316_Y
  end
  attribute \src "./sample_and_hold.v:0.0-0.0|./sample_and_hold.v:30.7-51.14"
  cell $eq $procmux$317_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fsm
    connect \B 1'1
    connect \Y $procmux$317_CMP
  end
  attribute \src "./sample_and_hold.v:37.14-37.35|./sample_and_hold.v:37.11-39.14"
  cell $mux $procmux$318
    parameter \WIDTH 32
    connect \A \fsm
    connect \B 1
    connect \S \input_control_digital
    connect \Y $procmux$318_Y
  end
  attribute \src "./sample_and_hold.v:0.0-0.0|./sample_and_hold.v:30.7-51.14"
  cell $logic_not $procmux$320_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \fsm
    connect \Y $procmux$320_CMP
  end
  attribute \full_case 1
  attribute \src "./sample_and_hold.v:27.8-27.13|./sample_and_hold.v:27.5-52.8"
  cell $mux $procmux$322
    parameter \WIDTH 32
    connect \A $procmux$316_Y
    connect \B 0
    connect \S \reset
    connect \Y $0\fsm[31:0]
  end
  attribute \src "./sample_and_hold.v:0.0-0.0|./sample_and_hold.v:30.7-51.14"
  cell $mux $procmux$327
    parameter \WIDTH 10
    connect \A \state_cap
    connect \B \input_voltage_real
    connect \S $procmux$320_CMP
    connect \Y $procmux$327_Y
  end
  attribute \full_case 1
  attribute \src "./sample_and_hold.v:27.8-27.13|./sample_and_hold.v:27.5-52.8"
  cell $mux $procmux$334
    parameter \WIDTH 10
    connect \A $procmux$327_Y
    connect \B \state_cap
    connect \S \reset
    connect \Y $0\state_cap[9:0]
  end
  connect \output_voltage_real \state_cap
end
attribute \src "sar_adc.v:88.1-111.10"
attribute \hdlname "\\sar_adc__N_BITS_10"
module \sar_adc__N_BITS_10
  attribute \src "sar_adc.v:90.23-90.26"
  wire input 1 \clk
  attribute \src "sar_adc.v:91.24-91.27"
  wire output 2 \eoc
  attribute \src "sar_adc.v:92.23-92.41"
  wire input 3 \input_hold_digital
  attribute \src "sar_adc.v:93.24-93.42"
  wire width 10 input 4 \input_voltage_real
  attribute \src "sar_adc.v:94.25-94.46"
  wire width 10 output 5 \output_result_digital
  attribute \src "sar_adc.v:95.23-95.28"
  wire input 6 \reset
  attribute \src "sar_adc.v:96.23-96.30"
  wire input 7 \sys_clk
  attribute \module_not_derived 1
  attribute \src "sar_adc.v:101.5-110.4"
  cell $paramod\sar_adc\N_BITS=s32'00000000000000000000000000001010 \v
    connect \clk \clk
    connect \eoc \eoc
    connect \input_hold_digital \input_hold_digital
    connect \input_voltage_real \input_voltage_real
    connect \output_result_digital \output_result_digital
    connect \reset \reset
    connect \sys_clk \sys_clk
  end
end
attribute \src "sar_adc_ideal_conv.sv:5.1-93.10"
attribute \top 1
attribute \hdlname "\\sar_tb_working"
attribute \keep 1
module \sar_tb_working
  attribute \src "sar_adc_ideal_conv.sv:0.0-0.0"
  wire $0$formal$sar_adc_ideal_conv.sv:50$3_CHECK[0:0]$79
  attribute \src "sar_adc_ideal_conv.sv:0.0-0.0"
  wire $0$formal$sar_adc_ideal_conv.sv:50$3_EN[0:0]$80
  attribute \src "sar_adc_ideal_conv.sv:0.0-0.0"
  wire $0$formal$sar_adc_ideal_conv.sv:52$5_CHECK[0:0]$81
  attribute \src "sar_adc_ideal_conv.sv:0.0-0.0"
  wire $0$formal$sar_adc_ideal_conv.sv:53$7_CHECK[0:0]$83
  attribute \src "sar_adc_ideal_conv.sv:0.0-0.0"
  wire $0$formal$sar_adc_ideal_conv.sv:55$9_CHECK[0:0]$85
  attribute \src "sar_adc_ideal_conv.sv:0.0-0.0"
  wire $0$formal$sar_adc_ideal_conv.sv:57$11_CHECK[0:0]$87
  attribute \src "sar_adc_ideal_conv.sv:0.0-0.0"
  wire $0$formal$sar_adc_ideal_conv.sv:59$13_CHECK[0:0]$89
  attribute \src "sar_adc_ideal_conv.sv:66.1-77.4"
  wire $0$formal$sar_adc_ideal_conv.sv:69$15_CHECK[0:0]$28
  attribute \src "sar_adc_ideal_conv.sv:66.1-77.4"
  wire $0$formal$sar_adc_ideal_conv.sv:70$16_CHECK[0:0]$30
  attribute \src "sar_adc_ideal_conv.sv:66.1-77.4"
  wire $0$formal$sar_adc_ideal_conv.sv:70$17_CHECK[0:0]$32
  attribute \src "sar_adc_ideal_conv.sv:66.1-77.4"
  wire $0$formal$sar_adc_ideal_conv.sv:73$18_CHECK[0:0]$34
  attribute \src "sar_adc_ideal_conv.sv:66.1-77.4"
  wire $0$formal$sar_adc_ideal_conv.sv:75$19_CHECK[0:0]$36
  attribute \src "sar_adc_ideal_conv.sv:80.1-91.4"
  wire $0$formal$sar_adc_ideal_conv.sv:87$21_CHECK[0:0]$56
  attribute \src "sar_adc_ideal_conv.sv:80.1-91.4"
  wire $0$formal$sar_adc_ideal_conv.sv:89$22_CHECK[0:0]$58
  attribute \src "sar_adc_ideal_conv.sv:32.1-34.4"
  wire width 64 $0\cycles[63:0]
  attribute \src "sar_adc_ideal_conv.sv:80.1-91.4"
  wire width 32 $0\eoc_high_counter[31:0]
  attribute \src "sar_adc_ideal_conv.sv:37.1-39.4"
  wire width 32 $0\sys_counter[31:0]
  attribute \src "sar_adc_ideal_conv.sv:81.66-81.86"
  wire width 32 $add$sar_adc_ideal_conv.sv:81$63_Y
  attribute \src "sar_adc_ideal_conv.sv:81.8-81.44"
  wire $and$sar_adc_ideal_conv.sv:81$62_Y
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:74:sample_control_edge$\clk#sampled$523
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:74:sample_control_edge$\sys_clk#sampled$533
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:88:sample_data$$0$formal$sar_adc_ideal_conv.sv:87$21_CHECK[0:0]$56#sampled$561
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:88:sample_data$$0$formal$sar_adc_ideal_conv.sv:89$22_CHECK[0:0]$58#sampled$541
  attribute \init 64'0000000000000000000000000000000000000000000000000000000000000000
  wire width 64 $auto$clk2fflogic.cc:88:sample_data$$0\cycles[63:0]#sampled$521
  attribute \init 0
  wire width 32 $auto$clk2fflogic.cc:88:sample_data$$0\eoc_high_counter[31:0]#sampled$571
  attribute \init 0
  wire width 32 $auto$clk2fflogic.cc:88:sample_data$$0\sys_counter[31:0]#sampled$531
  wire $auto$clk2fflogic.cc:88:sample_data$$formal$sar_adc_ideal_conv.sv:87$21_CHECK#sampled$559
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:88:sample_data$$formal$sar_adc_ideal_conv.sv:87$21_EN#sampled$549
  wire $auto$clk2fflogic.cc:88:sample_data$$formal$sar_adc_ideal_conv.sv:89$22_CHECK#sampled$539
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:88:sample_data$1'1#sampled$551
  wire width 64 $auto$clk2fflogic.cc:88:sample_data$\cycles#sampled$519
  wire width 32 $auto$clk2fflogic.cc:88:sample_data$\eoc_high_counter#sampled$569
  wire width 32 $auto$clk2fflogic.cc:88:sample_data$\sys_counter#sampled$529
  wire $auto$rtlil.cc:2501:Eqx$526
  wire $auto$rtlil.cc:2501:Eqx$536
  attribute \src "sar_adc_ideal_conv.sv:87.24-87.50"
  wire $eq$sar_adc_ideal_conv.sv:87$64_Y
  attribute \keep 1
  attribute \src "sar_adc_ideal_conv.sv:0.0-0.0"
  wire $formal$sar_adc_ideal_conv.sv:87$21_CHECK
  attribute \keep 1
  attribute \src "sar_adc_ideal_conv.sv:0.0-0.0"
  wire $formal$sar_adc_ideal_conv.sv:87$21_EN
  attribute \keep 1
  attribute \src "sar_adc_ideal_conv.sv:0.0-0.0"
  wire $formal$sar_adc_ideal_conv.sv:89$22_CHECK
  attribute \src "sar_adc_ideal_conv.sv:70.29-70.45"
  wire $ge$sar_adc_ideal_conv.sv:70$45_Y
  attribute \src "sar_adc_ideal_conv.sv:73.16-73.26"
  wire $gt$sar_adc_ideal_conv.sv:73$47_Y
  attribute \src "sar_adc_ideal_conv.sv:52.13-52.19"
  wire $logic_not$sar_adc_ideal_conv.sv:52$91_Y
  attribute \src "sar_adc_ideal_conv.sv:73.14-73.27"
  wire $logic_not$sar_adc_ideal_conv.sv:73$48_Y
  attribute \src "sar_adc_ideal_conv.sv:74.29-74.55"
  wire $logic_not$sar_adc_ideal_conv.sv:74$53_Y
  attribute \src "sar_adc_ideal_conv.sv:87.22-87.51"
  wire $logic_not$sar_adc_ideal_conv.sv:87$65_Y
  attribute \src "sar_adc_ideal_conv.sv:89.53-89.57"
  wire $logic_not$sar_adc_ideal_conv.sv:89$68_Y
  attribute \src "sar_adc_ideal_conv.sv:81.9-81.34"
  wire $logic_or$sar_adc_ideal_conv.sv:81$60_Y
  attribute \src "sar_adc_ideal_conv.sv:69.38-69.53"
  wire $lt$sar_adc_ideal_conv.sv:69$43_Y
  attribute \src "sar_adc_ideal_conv.sv:53.14-53.30"
  wire $ne$sar_adc_ideal_conv.sv:53$94_Y
  attribute \hdlname "_witness_ anyinit_auto_clk2fflogic_cc_95_sample_data_540"
  wire \_witness_.anyinit_auto_clk2fflogic_cc_95_sample_data_540
  attribute \hdlname "_witness_ anyinit_auto_clk2fflogic_cc_95_sample_data_560"
  wire \_witness_.anyinit_auto_clk2fflogic_cc_95_sample_data_560
  attribute \src "sar_adc_ideal_conv.sv:6.17-6.20"
  wire input 1 \clk
  attribute \keep 1
  attribute \src "sar_adc_ideal_conv.sv:25.18-25.24"
  wire width 64 \cycles
  attribute \src "sar_adc_ideal_conv.sv:11.18-11.21"
  wire output 6 \eoc
  attribute \keep 1
  attribute \src "sar_adc_ideal_conv.sv:79.14-79.30"
  wire width 32 \eoc_high_counter
  attribute \src "sar_adc_ideal_conv.sv:8.17-8.35"
  wire input 3 \input_hold_digital
  attribute \src "sar_adc_ideal_conv.sv:9.22-9.40"
  wire width 10 input 4 \input_voltage_real
  attribute \src "sar_adc_ideal_conv.sv:10.23-10.44"
  wire width 10 output 5 \output_result_digital
  attribute \src "sar_adc_ideal_conv.sv:7.17-7.22"
  wire input 2 \reset
  attribute \src "sar_adc_ideal_conv.sv:26.7-26.14"
  wire \sys_clk
  attribute \keep 1
  attribute \src "sar_adc_ideal_conv.sv:28.18-28.29"
  wire width 32 \sys_counter
  attribute \src "sar_adc_ideal_conv.sv:33.15-33.25"
  cell $add $add$sar_adc_ideal_conv.sv:33$24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 64
    connect \A \cycles
    connect \B 1'1
    connect \Y $0\cycles[63:0]
  end
  attribute \src "sar_adc_ideal_conv.sv:38.20-38.35"
  cell $add $add$sar_adc_ideal_conv.sv:38$26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A \sys_counter
    connect \B 1'1
    connect \Y $0\sys_counter[31:0]
  end
  attribute \src "sar_adc_ideal_conv.sv:81.66-81.86"
  cell $add $add$sar_adc_ideal_conv.sv:81$63
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A \eoc_high_counter
    connect \B 1'1
    connect \Y $add$sar_adc_ideal_conv.sv:81$63_Y
  end
  attribute \src "sar_adc_ideal_conv.sv:81.8-81.44"
  cell $and $and$sar_adc_ideal_conv.sv:81$62
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$sar_adc_ideal_conv.sv:81$60_Y
    connect \B $logic_not$sar_adc_ideal_conv.sv:52$91_Y
    connect \Y $and$sar_adc_ideal_conv.sv:81$62_Y
  end
  attribute \src "sar_adc_ideal_conv.sv:50.14-52.41"
  cell $assume $assume$sar_adc_ideal_conv.sv:50$70
    connect \A $0$formal$sar_adc_ideal_conv.sv:50$3_CHECK[0:0]$79
    connect \EN $0$formal$sar_adc_ideal_conv.sv:50$3_EN[0:0]$80
  end
  attribute \src "sar_adc_ideal_conv.sv:52.42-53.40"
  cell $assume $assume$sar_adc_ideal_conv.sv:52$71
    connect \A $0$formal$sar_adc_ideal_conv.sv:52$5_CHECK[0:0]$81
    connect \EN $0$formal$sar_adc_ideal_conv.sv:50$3_EN[0:0]$80
  end
  attribute \src "sar_adc_ideal_conv.sv:53.41-55.30"
  cell $assume $assume$sar_adc_ideal_conv.sv:53$72
    connect \A $0$formal$sar_adc_ideal_conv.sv:53$7_CHECK[0:0]$83
    connect \EN $0$formal$sar_adc_ideal_conv.sv:50$3_EN[0:0]$80
  end
  attribute \src "sar_adc_ideal_conv.sv:55.31-57.25"
  cell $assume $assume$sar_adc_ideal_conv.sv:55$73
    connect \A $0$formal$sar_adc_ideal_conv.sv:55$9_CHECK[0:0]$85
    connect \EN $0$formal$sar_adc_ideal_conv.sv:50$3_EN[0:0]$80
  end
  attribute \src "sar_adc_ideal_conv.sv:57.26-59.26"
  cell $assume $assume$sar_adc_ideal_conv.sv:57$74
    connect \A $0$formal$sar_adc_ideal_conv.sv:57$11_CHECK[0:0]$87
    connect \EN $0$formal$sar_adc_ideal_conv.sv:50$3_EN[0:0]$80
  end
  attribute \src "sar_adc_ideal_conv.sv:59.27-60.35"
  cell $assume $assume$sar_adc_ideal_conv.sv:59$75
    connect \A $0$formal$sar_adc_ideal_conv.sv:59$13_CHECK[0:0]$89
    connect \EN $0$formal$sar_adc_ideal_conv.sv:50$3_EN[0:0]$80
  end
  attribute \src "sar_adc_ideal_conv.sv:70.56-73.57"
  cell $assume $assume$sar_adc_ideal_conv.sv:70$76
    connect \A $0$formal$sar_adc_ideal_conv.sv:70$17_CHECK[0:0]$32
    connect \EN 1'1
  end
  attribute \src "sar_adc_ideal_conv.sv:73.58-74.57"
  cell $assume $assume$sar_adc_ideal_conv.sv:73$77
    connect \A $0$formal$sar_adc_ideal_conv.sv:73$18_CHECK[0:0]$34
    connect \EN 1'1
  end
  cell $mux $auto$clk2fflogic.cc:110:mux$527
    parameter \WIDTH 64
    connect \A $auto$clk2fflogic.cc:88:sample_data$\cycles#sampled$519
    connect \B $auto$clk2fflogic.cc:88:sample_data$$0\cycles[63:0]#sampled$521
    connect \S $auto$rtlil.cc:2501:Eqx$526
    connect \Y \cycles
  end
  cell $mux $auto$clk2fflogic.cc:110:mux$537
    parameter \WIDTH 32
    connect \A $auto$clk2fflogic.cc:88:sample_data$\sys_counter#sampled$529
    connect \B $auto$clk2fflogic.cc:88:sample_data$$0\sys_counter[31:0]#sampled$531
    connect \S $auto$rtlil.cc:2501:Eqx$536
    connect \Y \sys_counter
  end
  cell $mux $auto$clk2fflogic.cc:110:mux$547
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:88:sample_data$$formal$sar_adc_ideal_conv.sv:89$22_CHECK#sampled$539
    connect \B $auto$clk2fflogic.cc:88:sample_data$$0$formal$sar_adc_ideal_conv.sv:89$22_CHECK[0:0]$58#sampled$541
    connect \S $auto$rtlil.cc:2501:Eqx$536
    connect \Y \_witness_.anyinit_auto_clk2fflogic_cc_95_sample_data_540
  end
  cell $mux $auto$clk2fflogic.cc:110:mux$557
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:88:sample_data$$formal$sar_adc_ideal_conv.sv:87$21_EN#sampled$549
    connect \B $auto$clk2fflogic.cc:88:sample_data$1'1#sampled$551
    connect \S $auto$rtlil.cc:2501:Eqx$536
    connect \Y $formal$sar_adc_ideal_conv.sv:87$21_EN
  end
  cell $mux $auto$clk2fflogic.cc:110:mux$567
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:88:sample_data$$formal$sar_adc_ideal_conv.sv:87$21_CHECK#sampled$559
    connect \B $auto$clk2fflogic.cc:88:sample_data$$0$formal$sar_adc_ideal_conv.sv:87$21_CHECK[0:0]$56#sampled$561
    connect \S $auto$rtlil.cc:2501:Eqx$536
    connect \Y \_witness_.anyinit_auto_clk2fflogic_cc_95_sample_data_560
  end
  cell $mux $auto$clk2fflogic.cc:110:mux$577
    parameter \WIDTH 32
    connect \A $auto$clk2fflogic.cc:88:sample_data$\eoc_high_counter#sampled$569
    connect \B $auto$clk2fflogic.cc:88:sample_data$$0\eoc_high_counter[31:0]#sampled$571
    connect \S $auto$rtlil.cc:2501:Eqx$536
    connect \Y \eoc_high_counter
  end
  cell $ff $auto$clk2fflogic.cc:79:sample_control_edge$524
    parameter \WIDTH 1
    connect \D \clk
    connect \Q $auto$clk2fflogic.cc:74:sample_control_edge$\clk#sampled$523
  end
  cell $ff $auto$clk2fflogic.cc:79:sample_control_edge$534
    parameter \WIDTH 1
    connect \D \sys_clk
    connect \Q $auto$clk2fflogic.cc:74:sample_control_edge$\sys_clk#sampled$533
  end
  cell $eqx $auto$clk2fflogic.cc:80:sample_control_edge$525
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$clk2fflogic.cc:74:sample_control_edge$\clk#sampled$523 \clk }
    connect \B 2'01
    connect \Y $auto$rtlil.cc:2501:Eqx$526
  end
  cell $eqx $auto$clk2fflogic.cc:80:sample_control_edge$535
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$clk2fflogic.cc:74:sample_control_edge$\sys_clk#sampled$533 \sys_clk }
    connect \B 2'01
    connect \Y $auto$rtlil.cc:2501:Eqx$536
  end
  attribute \clk2fflogic 1
  cell $anyinit $auto$clk2fflogic.cc:95:sample_data$520
    parameter \WIDTH 64
    connect \D \cycles
    connect \Q $auto$clk2fflogic.cc:88:sample_data$\cycles#sampled$519
  end
  cell $ff $auto$clk2fflogic.cc:95:sample_data$522
    parameter \WIDTH 64
    connect \D $0\cycles[63:0]
    connect \Q $auto$clk2fflogic.cc:88:sample_data$$0\cycles[63:0]#sampled$521
  end
  attribute \clk2fflogic 1
  cell $anyinit $auto$clk2fflogic.cc:95:sample_data$530
    parameter \WIDTH 32
    connect \D \sys_counter
    connect \Q $auto$clk2fflogic.cc:88:sample_data$\sys_counter#sampled$529
  end
  cell $ff $auto$clk2fflogic.cc:95:sample_data$532
    parameter \WIDTH 32
    connect \D $0\sys_counter[31:0]
    connect \Q $auto$clk2fflogic.cc:88:sample_data$$0\sys_counter[31:0]#sampled$531
  end
  attribute \clk2fflogic 1
  cell $anyinit $auto$clk2fflogic.cc:95:sample_data$540
    parameter \WIDTH 1
    connect \D \_witness_.anyinit_auto_clk2fflogic_cc_95_sample_data_540
    connect \Q $auto$clk2fflogic.cc:88:sample_data$$formal$sar_adc_ideal_conv.sv:89$22_CHECK#sampled$539
  end
  cell $ff $auto$clk2fflogic.cc:95:sample_data$542
    parameter \WIDTH 1
    connect \D $0$formal$sar_adc_ideal_conv.sv:89$22_CHECK[0:0]$58
    connect \Q $auto$clk2fflogic.cc:88:sample_data$$0$formal$sar_adc_ideal_conv.sv:89$22_CHECK[0:0]$58#sampled$541
  end
  attribute \clk2fflogic 1
  cell $ff $auto$clk2fflogic.cc:95:sample_data$550
    parameter \WIDTH 1
    connect \D $formal$sar_adc_ideal_conv.sv:87$21_EN
    connect \Q $auto$clk2fflogic.cc:88:sample_data$$formal$sar_adc_ideal_conv.sv:87$21_EN#sampled$549
  end
  cell $ff $auto$clk2fflogic.cc:95:sample_data$552
    parameter \WIDTH 1
    connect \D 1'1
    connect \Q $auto$clk2fflogic.cc:88:sample_data$1'1#sampled$551
  end
  attribute \clk2fflogic 1
  cell $anyinit $auto$clk2fflogic.cc:95:sample_data$560
    parameter \WIDTH 1
    connect \D \_witness_.anyinit_auto_clk2fflogic_cc_95_sample_data_560
    connect \Q $auto$clk2fflogic.cc:88:sample_data$$formal$sar_adc_ideal_conv.sv:87$21_CHECK#sampled$559
  end
  cell $ff $auto$clk2fflogic.cc:95:sample_data$562
    parameter \WIDTH 1
    connect \D $0$formal$sar_adc_ideal_conv.sv:87$21_CHECK[0:0]$56
    connect \Q $auto$clk2fflogic.cc:88:sample_data$$0$formal$sar_adc_ideal_conv.sv:87$21_CHECK[0:0]$56#sampled$561
  end
  attribute \clk2fflogic 1
  cell $anyinit $auto$clk2fflogic.cc:95:sample_data$570
    parameter \WIDTH 32
    connect \D \eoc_high_counter
    connect \Q $auto$clk2fflogic.cc:88:sample_data$\eoc_high_counter#sampled$569
  end
  cell $ff $auto$clk2fflogic.cc:95:sample_data$572
    parameter \WIDTH 32
    connect \D $0\eoc_high_counter[31:0]
    connect \Q $auto$clk2fflogic.cc:88:sample_data$$0\eoc_high_counter[31:0]#sampled$571
  end
  attribute \src "sar_adc_ideal_conv.sv:52.23-52.39"
  cell $logic_not $eq$sar_adc_ideal_conv.sv:52$92
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \sys_counter
    connect \Y $0$formal$sar_adc_ideal_conv.sv:53$7_CHECK[0:0]$83
  end
  attribute \src "sar_adc_ideal_conv.sv:57.13-57.24"
  cell $logic_not $eq$sar_adc_ideal_conv.sv:57$97
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \cycles
    connect \Y $0$formal$sar_adc_ideal_conv.sv:55$9_CHECK[0:0]$85
  end
  attribute \src "sar_adc_ideal_conv.sv:59.13-59.25"
  cell $not $eq$sar_adc_ideal_conv.sv:59$98
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sys_clk
    connect \Y $0$formal$sar_adc_ideal_conv.sv:57$11_CHECK[0:0]$87
  end
  attribute \src "sar_adc_ideal_conv.sv:60.13-60.34"
  cell $logic_not $eq$sar_adc_ideal_conv.sv:60$99
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \eoc_high_counter
    connect \Y $0$formal$sar_adc_ideal_conv.sv:59$13_CHECK[0:0]$89
  end
  attribute \src "sar_adc_ideal_conv.sv:75.43-75.65"
  cell $eq $eq$sar_adc_ideal_conv.sv:75$41
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \eoc_high_counter
    connect \B 5'10100
    connect \Y $0$formal$sar_adc_ideal_conv.sv:75$19_CHECK[0:0]$36
  end
  attribute \src "sar_adc_ideal_conv.sv:87.24-87.50"
  cell $eq $eq$sar_adc_ideal_conv.sv:87$64
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \eoc_high_counter
    connect \B 5'10011
    connect \Y $eq$sar_adc_ideal_conv.sv:87$64_Y
  end
  attribute \src "sar_adc_ideal_conv.sv:70.29-70.45"
  cell $ge $ge$sar_adc_ideal_conv.sv:70$45
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \sys_counter
    connect \B 2'10
    connect \Y $ge$sar_adc_ideal_conv.sv:70$45_Y
  end
  attribute \src "sar_adc_ideal_conv.sv:73.16-73.26"
  cell $gt $gt$sar_adc_ideal_conv.sv:73$47
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \cycles
    connect \B 1'0
    connect \Y $gt$sar_adc_ideal_conv.sv:73$47_Y
  end
  attribute \module_not_derived 1
  attribute \src "sar_adc_ideal_conv.sv:0.0-0.0"
  cell $initstate $initstate$10
    connect \Y $0$formal$sar_adc_ideal_conv.sv:50$3_EN[0:0]$80
  end
  attribute \src "sar_adc_ideal_conv.sv:52.13-52.19"
  cell $logic_not $logic_not$sar_adc_ideal_conv.sv:52$91
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset
    connect \Y $logic_not$sar_adc_ideal_conv.sv:52$91_Y
  end
  attribute \src "sar_adc_ideal_conv.sv:73.14-73.27"
  cell $logic_not $logic_not$sar_adc_ideal_conv.sv:73$48
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $gt$sar_adc_ideal_conv.sv:73$47_Y
    connect \Y $logic_not$sar_adc_ideal_conv.sv:73$48_Y
  end
  attribute \src "sar_adc_ideal_conv.sv:74.29-74.55"
  cell $logic_not $logic_not$sar_adc_ideal_conv.sv:74$53
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \input_hold_digital
    connect \Y $logic_not$sar_adc_ideal_conv.sv:74$53_Y
  end
  attribute \src "sar_adc_ideal_conv.sv:87.22-87.51"
  cell $logic_not $logic_not$sar_adc_ideal_conv.sv:87$65
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$sar_adc_ideal_conv.sv:87$64_Y
    connect \Y $logic_not$sar_adc_ideal_conv.sv:87$65_Y
  end
  attribute \src "sar_adc_ideal_conv.sv:89.53-89.57"
  cell $logic_not $logic_not$sar_adc_ideal_conv.sv:89$68
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \eoc
    connect \Y $logic_not$sar_adc_ideal_conv.sv:89$68_Y
  end
  attribute \src "sar_adc_ideal_conv.sv:81.9-81.34"
  cell $logic_or $logic_or$sar_adc_ideal_conv.sv:81$60
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \input_hold_digital
    connect \B \eoc
    connect \Y $logic_or$sar_adc_ideal_conv.sv:81$60_Y
  end
  attribute \src "sar_adc_ideal_conv.sv:69.38-69.53"
  cell $lt $lt$sar_adc_ideal_conv.sv:69$43
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \sys_counter
    connect \B 2'10
    connect \Y $lt$sar_adc_ideal_conv.sv:69$43_Y
  end
  attribute \src "sar_adc_ideal_conv.sv:53.14-53.30"
  cell $reduce_bool $ne$sar_adc_ideal_conv.sv:53$94
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \sys_counter
    connect \Y $ne$sar_adc_ideal_conv.sv:53$94_Y
  end
  attribute \src "sar_adc_ideal_conv.sv:52.13-52.40"
  cell $or $or$sar_adc_ideal_conv.sv:52$93
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$sar_adc_ideal_conv.sv:52$91_Y
    connect \B $0$formal$sar_adc_ideal_conv.sv:53$7_CHECK[0:0]$83
    connect \Y $0$formal$sar_adc_ideal_conv.sv:50$3_CHECK[0:0]$79
  end
  attribute \src "sar_adc_ideal_conv.sv:53.13-53.39"
  cell $or $or$sar_adc_ideal_conv.sv:53$95
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$sar_adc_ideal_conv.sv:53$94_Y
    connect \B \reset
    connect \Y $0$formal$sar_adc_ideal_conv.sv:52$5_CHECK[0:0]$81
  end
  attribute \src "sar_adc_ideal_conv.sv:69.28-69.54"
  cell $or $or$sar_adc_ideal_conv.sv:69$44
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$sar_adc_ideal_conv.sv:52$91_Y
    connect \B $lt$sar_adc_ideal_conv.sv:69$43_Y
    connect \Y $0$formal$sar_adc_ideal_conv.sv:69$15_CHECK[0:0]$28
  end
  attribute \src "sar_adc_ideal_conv.sv:70.28-70.54"
  cell $or $or$sar_adc_ideal_conv.sv:70$46
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ge$sar_adc_ideal_conv.sv:70$45_Y
    connect \B \reset
    connect \Y $0$formal$sar_adc_ideal_conv.sv:70$16_CHECK[0:0]$30
  end
  attribute \src "sar_adc_ideal_conv.sv:73.14-73.55"
  cell $or $or$sar_adc_ideal_conv.sv:73$50
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$sar_adc_ideal_conv.sv:73$48_Y
    connect \B \input_hold_digital
    connect \Y $0$formal$sar_adc_ideal_conv.sv:70$17_CHECK[0:0]$32
  end
  attribute \src "sar_adc_ideal_conv.sv:74.14-74.55"
  cell $or $or$sar_adc_ideal_conv.sv:74$54
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $gt$sar_adc_ideal_conv.sv:73$47_Y
    connect \B $logic_not$sar_adc_ideal_conv.sv:74$53_Y
    connect \Y $0$formal$sar_adc_ideal_conv.sv:73$18_CHECK[0:0]$34
  end
  attribute \src "sar_adc_ideal_conv.sv:87.22-87.57"
  cell $or $or$sar_adc_ideal_conv.sv:87$66
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$sar_adc_ideal_conv.sv:87$65_Y
    connect \B \eoc
    connect \Y $0$formal$sar_adc_ideal_conv.sv:87$21_CHECK[0:0]$56
  end
  attribute \src "sar_adc_ideal_conv.sv:89.22-89.57"
  cell $or $or$sar_adc_ideal_conv.sv:89$69
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$sar_adc_ideal_conv.sv:87$64_Y
    connect \B $logic_not$sar_adc_ideal_conv.sv:89$68_Y
    connect \Y $0$formal$sar_adc_ideal_conv.sv:89$22_CHECK[0:0]$58
  end
  attribute \full_case 1
  attribute \src "sar_adc_ideal_conv.sv:81.8-81.44|sar_adc_ideal_conv.sv:81.5-82.30"
  cell $mux $procmux$426
    parameter \WIDTH 32
    connect \A \eoc_high_counter
    connect \B $add$sar_adc_ideal_conv.sv:81$63_Y
    connect \S $and$sar_adc_ideal_conv.sv:81$62_Y
    connect \Y $0\eoc_high_counter[31:0]
  end
  attribute \module_not_derived 1
  attribute \src "sar_adc_ideal_conv.sv:15.20-23.2"
  cell \sar_adc__N_BITS_10 \adc_instance
    connect \clk \clk
    connect \eoc \eoc
    connect \input_hold_digital \input_hold_digital
    connect \input_voltage_real \input_voltage_real
    connect \output_result_digital \output_result_digital
    connect \reset \reset
    connect \sys_clk \sys_clk
  end
  attribute \src "sar_adc_ideal_conv.sv:89.5-89.58"
  cell $assume \bk_eoc
    connect \A \_witness_.anyinit_auto_clk2fflogic_cc_95_sample_data_540
    connect \EN $formal$sar_adc_ideal_conv.sv:87$21_EN
  end
  attribute \src "sar_adc_ideal_conv.sv:69.5-69.55"
  cell $assume \count_if_reset
    connect \A $0$formal$sar_adc_ideal_conv.sv:69$15_CHECK[0:0]$28
    connect \EN 1'1
  end
  attribute \src "sar_adc_ideal_conv.sv:75.5-75.66"
  cell $live \counter_up
    connect \A $0$formal$sar_adc_ideal_conv.sv:75$19_CHECK[0:0]$36
    connect \EN 1'1
  end
  attribute \src "sar_adc_ideal_conv.sv:76.5-76.48"
  cell $live \eoc_1
    connect \A \eoc
    connect \EN 1'1
  end
  attribute \module_not_derived 1
  attribute \src "sar_adc_ideal_conv.sv:41.38-47.2"
  cell $paramod\frequency_divider\DIVISION=s32'00000000000000000000000000000010 \fdiv
    connect \clk \clk
    connect \input_clk_digital \clk
    connect \output_clk_digital \sys_clk
    connect \reset \reset
  end
  attribute \src "sar_adc_ideal_conv.sv:87.5-87.58"
  cell $assume \fwd_eoc
    connect \A \_witness_.anyinit_auto_clk2fflogic_cc_95_sample_data_560
    connect \EN $formal$sar_adc_ideal_conv.sv:87$21_EN
  end
  attribute \src "sar_adc_ideal_conv.sv:70.5-70.55"
  cell $assume \reset_if_count
    connect \A $0$formal$sar_adc_ideal_conv.sv:70$16_CHECK[0:0]$30
    connect \EN 1'1
  end
  connect $formal$sar_adc_ideal_conv.sv:87$21_CHECK \_witness_.anyinit_auto_clk2fflogic_cc_95_sample_data_560
  connect $formal$sar_adc_ideal_conv.sv:89$22_CHECK \_witness_.anyinit_auto_clk2fflogic_cc_95_sample_data_540
end
