#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: nen5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3540.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nen5_9.clk[0] (.latch)                                           0.042     0.042
nen5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_9.in[0] (.names)                                            0.505     0.671
nrq5_9.out[0] (.names)                                           0.235     0.906
[950].in[2] (.names)                                             0.475     1.381
[950].out[0] (.names)                                            0.235     1.616
n_n3521.in[1] (.names)                                           0.488     2.103
n_n3521.out[0] (.names)                                          0.235     2.338
[2185].in[0] (.names)                                            0.489     2.827
[2185].out[0] (.names)                                           0.235     3.062
n_n4202.in[2] (.names)                                           0.334     3.396
n_n4202.out[0] (.names)                                          0.235     3.631
[1938].in[1] (.names)                                            0.100     3.731
[1938].out[0] (.names)                                           0.235     3.966
n_n4189.in[3] (.names)                                           0.470     4.436
n_n4189.out[0] (.names)                                          0.235     4.671
[1730].in[0] (.names)                                            0.100     4.771
[1730].out[0] (.names)                                           0.235     5.006
[1577].in[3] (.names)                                            0.455     5.461
[1577].out[0] (.names)                                           0.235     5.696
n_n3050.in[0] (.names)                                           0.456     6.152
n_n3050.out[0] (.names)                                          0.235     6.387
n_n3540.D[0] (.latch)                                            0.000     6.387
data arrival time                                                          6.387

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3540.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.387
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.411


#Path 2
Startpoint: nsr5_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4197.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_4.clk[0] (.latch)                                           0.042     0.042
nsr5_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2009].in[1] (.names)                                            0.651     0.818
[2009].out[0] (.names)                                           0.235     1.053
[7155].in[1] (.names)                                            0.341     1.394
[7155].out[0] (.names)                                           0.235     1.629
n_n3966.in[3] (.names)                                           0.481     2.110
n_n3966.out[0] (.names)                                          0.235     2.345
n_n3991.in[2] (.names)                                           0.100     2.445
n_n3991.out[0] (.names)                                          0.235     2.680
n_n3888.in[1] (.names)                                           0.100     2.780
n_n3888.out[0] (.names)                                          0.235     3.015
n_n4017.in[1] (.names)                                           0.435     3.450
n_n4017.out[0] (.names)                                          0.235     3.685
n_n3925.in[1] (.names)                                           0.100     3.785
n_n3925.out[0] (.names)                                          0.235     4.020
n_n4082.in[1] (.names)                                           0.100     4.120
n_n4082.out[0] (.names)                                          0.235     4.355
n_n3948.in[1] (.names)                                           0.100     4.455
n_n3948.out[0] (.names)                                          0.235     4.690
n_n4144.in[1] (.names)                                           0.100     4.790
n_n4144.out[0] (.names)                                          0.235     5.025
n_n3403.in[1] (.names)                                           0.100     5.125
n_n3403.out[0] (.names)                                          0.235     5.360
n_n4196.in[1] (.names)                                           0.100     5.460
n_n4196.out[0] (.names)                                          0.235     5.695
[1347].in[2] (.names)                                            0.100     5.795
[1347].out[0] (.names)                                           0.235     6.030
n_n3847.in[1] (.names)                                           0.100     6.130
n_n3847.out[0] (.names)                                          0.235     6.365
n_n4197.D[0] (.latch)                                            0.000     6.365
data arrival time                                                          6.365

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4197.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.365
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.389


#Path 3
Startpoint: nsr5_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4227.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_4.clk[0] (.latch)                                           0.042     0.042
nsr5_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2009].in[1] (.names)                                            0.651     0.818
[2009].out[0] (.names)                                           0.235     1.053
[7155].in[1] (.names)                                            0.341     1.394
[7155].out[0] (.names)                                           0.235     1.629
n_n3966.in[3] (.names)                                           0.481     2.110
n_n3966.out[0] (.names)                                          0.235     2.345
n_n3991.in[2] (.names)                                           0.100     2.445
n_n3991.out[0] (.names)                                          0.235     2.680
n_n3888.in[1] (.names)                                           0.100     2.780
n_n3888.out[0] (.names)                                          0.235     3.015
n_n4017.in[1] (.names)                                           0.435     3.450
n_n4017.out[0] (.names)                                          0.235     3.685
n_n3925.in[1] (.names)                                           0.100     3.785
n_n3925.out[0] (.names)                                          0.235     4.020
n_n4082.in[1] (.names)                                           0.100     4.120
n_n4082.out[0] (.names)                                          0.235     4.355
n_n3948.in[1] (.names)                                           0.100     4.455
n_n3948.out[0] (.names)                                          0.235     4.690
n_n4144.in[1] (.names)                                           0.100     4.790
n_n4144.out[0] (.names)                                          0.235     5.025
n_n3403.in[1] (.names)                                           0.100     5.125
n_n3403.out[0] (.names)                                          0.235     5.360
n_n4196.in[1] (.names)                                           0.100     5.460
n_n4196.out[0] (.names)                                          0.235     5.695
[841].in[1] (.names)                                             0.100     5.795
[841].out[0] (.names)                                            0.235     6.030
n_n3859.in[0] (.names)                                           0.100     6.130
n_n3859.out[0] (.names)                                          0.235     6.365
n_n4227.D[0] (.latch)                                            0.000     6.365
data arrival time                                                          6.365

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4227.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.365
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.389


#Path 4
Startpoint: nsr5_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3912.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_4.clk[0] (.latch)                                           0.042     0.042
nsr5_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2009].in[1] (.names)                                            0.651     0.818
[2009].out[0] (.names)                                           0.235     1.053
[7155].in[1] (.names)                                            0.341     1.394
[7155].out[0] (.names)                                           0.235     1.629
n_n3966.in[3] (.names)                                           0.481     2.110
n_n3966.out[0] (.names)                                          0.235     2.345
n_n3991.in[2] (.names)                                           0.100     2.445
n_n3991.out[0] (.names)                                          0.235     2.680
n_n3888.in[1] (.names)                                           0.100     2.780
n_n3888.out[0] (.names)                                          0.235     3.015
n_n4017.in[1] (.names)                                           0.435     3.450
n_n4017.out[0] (.names)                                          0.235     3.685
n_n3925.in[1] (.names)                                           0.100     3.785
n_n3925.out[0] (.names)                                          0.235     4.020
n_n4082.in[1] (.names)                                           0.100     4.120
n_n4082.out[0] (.names)                                          0.235     4.355
n_n3948.in[1] (.names)                                           0.100     4.455
n_n3948.out[0] (.names)                                          0.235     4.690
n_n4144.in[1] (.names)                                           0.100     4.790
n_n4144.out[0] (.names)                                          0.235     5.025
n_n3403.in[1] (.names)                                           0.100     5.125
n_n3403.out[0] (.names)                                          0.235     5.360
[1217].in[2] (.names)                                            0.100     5.460
[1217].out[0] (.names)                                           0.235     5.695
n_n3449.in[2] (.names)                                           0.341     6.036
n_n3449.out[0] (.names)                                          0.235     6.271
n_n3912.D[0] (.latch)                                            0.000     6.271
data arrival time                                                          6.271

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3912.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.271
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.295


#Path 5
Startpoint: n_n3535.Q[0] (.latch clocked by pclk)
Endpoint  : nsr3_9.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3535.clk[0] (.latch)                                          0.042     0.042
n_n3535.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[1327].in[0] (.names)                                            0.356     0.522
[1327].out[0] (.names)                                           0.235     0.757
[7411].in[0] (.names)                                            0.100     0.857
[7411].out[0] (.names)                                           0.235     1.092
[1320].in[1] (.names)                                            0.286     1.378
[1320].out[0] (.names)                                           0.235     1.613
[7424].in[0] (.names)                                            0.100     1.713
[7424].out[0] (.names)                                           0.235     1.948
[7433].in[1] (.names)                                            0.336     2.284
[7433].out[0] (.names)                                           0.235     2.519
[7436].in[1] (.names)                                            0.459     2.978
[7436].out[0] (.names)                                           0.235     3.213
n_n3396.in[2] (.names)                                           0.100     3.313
n_n3396.out[0] (.names)                                          0.235     3.548
[1302].in[0] (.names)                                            0.100     3.648
[1302].out[0] (.names)                                           0.235     3.883
n_n3581.in[0] (.names)                                           0.100     3.983
n_n3581.out[0] (.names)                                          0.235     4.218
n_n3512.in[2] (.names)                                           0.341     4.560
n_n3512.out[0] (.names)                                          0.235     4.795
n_n3883.in[3] (.names)                                           0.100     4.895
n_n3883.out[0] (.names)                                          0.235     5.130
[989].in[2] (.names)                                             0.100     5.230
[989].out[0] (.names)                                            0.235     5.465
nak3_9.in[0] (.names)                                            0.100     5.565
nak3_9.out[0] (.names)                                           0.235     5.800
n_n40.in[1] (.names)                                             0.100     5.900
n_n40.out[0] (.names)                                            0.235     6.135
nsr3_9.D[0] (.latch)                                             0.000     6.135
data arrival time                                                          6.135

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr3_9.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.135
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.158


#Path 6
Startpoint: n_n3535.Q[0] (.latch clocked by pclk)
Endpoint  : nlak3_9.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3535.clk[0] (.latch)                                          0.042     0.042
n_n3535.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[1327].in[0] (.names)                                            0.356     0.522
[1327].out[0] (.names)                                           0.235     0.757
[7411].in[0] (.names)                                            0.100     0.857
[7411].out[0] (.names)                                           0.235     1.092
[1320].in[1] (.names)                                            0.286     1.378
[1320].out[0] (.names)                                           0.235     1.613
[7424].in[0] (.names)                                            0.100     1.713
[7424].out[0] (.names)                                           0.235     1.948
[7433].in[1] (.names)                                            0.336     2.284
[7433].out[0] (.names)                                           0.235     2.519
[7436].in[1] (.names)                                            0.459     2.978
[7436].out[0] (.names)                                           0.235     3.213
n_n3396.in[2] (.names)                                           0.100     3.313
n_n3396.out[0] (.names)                                          0.235     3.548
[1302].in[0] (.names)                                            0.100     3.648
[1302].out[0] (.names)                                           0.235     3.883
n_n3581.in[0] (.names)                                           0.100     3.983
n_n3581.out[0] (.names)                                          0.235     4.218
n_n3512.in[2] (.names)                                           0.341     4.560
n_n3512.out[0] (.names)                                          0.235     4.795
n_n3883.in[3] (.names)                                           0.100     4.895
n_n3883.out[0] (.names)                                          0.235     5.130
[989].in[2] (.names)                                             0.100     5.230
[989].out[0] (.names)                                            0.235     5.465
nak3_9.in[0] (.names)                                            0.100     5.565
nak3_9.out[0] (.names)                                           0.235     5.800
n_n3465.in[1] (.names)                                           0.100     5.900
n_n3465.out[0] (.names)                                          0.235     6.135
nlak3_9.D[0] (.latch)                                            0.000     6.135
data arrival time                                                          6.135

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nlak3_9.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.135
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.158


#Path 7
Startpoint: nsr5_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4145.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_4.clk[0] (.latch)                                           0.042     0.042
nsr5_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2009].in[1] (.names)                                            0.651     0.818
[2009].out[0] (.names)                                           0.235     1.053
[7155].in[1] (.names)                                            0.341     1.394
[7155].out[0] (.names)                                           0.235     1.629
n_n3966.in[3] (.names)                                           0.481     2.110
n_n3966.out[0] (.names)                                          0.235     2.345
n_n3991.in[2] (.names)                                           0.100     2.445
n_n3991.out[0] (.names)                                          0.235     2.680
n_n3888.in[1] (.names)                                           0.100     2.780
n_n3888.out[0] (.names)                                          0.235     3.015
n_n4017.in[1] (.names)                                           0.435     3.450
n_n4017.out[0] (.names)                                          0.235     3.685
n_n3925.in[1] (.names)                                           0.100     3.785
n_n3925.out[0] (.names)                                          0.235     4.020
n_n4082.in[1] (.names)                                           0.100     4.120
n_n4082.out[0] (.names)                                          0.235     4.355
n_n3948.in[1] (.names)                                           0.100     4.455
n_n3948.out[0] (.names)                                          0.235     4.690
n_n4144.in[1] (.names)                                           0.100     4.790
n_n4144.out[0] (.names)                                          0.235     5.025
[1249].in[1] (.names)                                            0.481     5.506
[1249].out[0] (.names)                                           0.235     5.741
n_n3222.in[1] (.names)                                           0.100     5.841
n_n3222.out[0] (.names)                                          0.235     6.076
n_n4145.D[0] (.latch)                                            0.000     6.076
data arrival time                                                          6.076

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4145.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.076
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.100


#Path 8
Startpoint: nen5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3274.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nen5_9.clk[0] (.latch)                                           0.042     0.042
nen5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_9.in[0] (.names)                                            0.505     0.671
nrq5_9.out[0] (.names)                                           0.235     0.906
[950].in[2] (.names)                                             0.475     1.381
[950].out[0] (.names)                                            0.235     1.616
n_n3521.in[1] (.names)                                           0.488     2.103
n_n3521.out[0] (.names)                                          0.235     2.338
[2185].in[0] (.names)                                            0.489     2.827
[2185].out[0] (.names)                                           0.235     3.062
n_n4202.in[2] (.names)                                           0.334     3.396
n_n4202.out[0] (.names)                                          0.235     3.631
[1938].in[1] (.names)                                            0.100     3.731
[1938].out[0] (.names)                                           0.235     3.966
n_n4189.in[3] (.names)                                           0.470     4.436
n_n4189.out[0] (.names)                                          0.235     4.671
[1730].in[0] (.names)                                            0.100     4.771
[1730].out[0] (.names)                                           0.235     5.006
n_n3857.in[3] (.names)                                           0.100     5.106
n_n3857.out[0] (.names)                                          0.235     5.341
n_n3273.in[2] (.names)                                           0.482     5.824
n_n3273.out[0] (.names)                                          0.235     6.059
n_n3274.D[0] (.latch)                                            0.000     6.059
data arrival time                                                          6.059

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3274.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.059
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.082


#Path 9
Startpoint: nen5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4114.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nen5_9.clk[0] (.latch)                                           0.042     0.042
nen5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_9.in[0] (.names)                                            0.505     0.671
nrq5_9.out[0] (.names)                                           0.235     0.906
[950].in[2] (.names)                                             0.475     1.381
[950].out[0] (.names)                                            0.235     1.616
n_n3521.in[1] (.names)                                           0.488     2.103
n_n3521.out[0] (.names)                                          0.235     2.338
[2185].in[0] (.names)                                            0.489     2.827
[2185].out[0] (.names)                                           0.235     3.062
n_n4202.in[2] (.names)                                           0.334     3.396
n_n4202.out[0] (.names)                                          0.235     3.631
[1938].in[1] (.names)                                            0.100     3.731
[1938].out[0] (.names)                                           0.235     3.966
n_n4189.in[3] (.names)                                           0.470     4.436
n_n4189.out[0] (.names)                                          0.235     4.671
[1730].in[0] (.names)                                            0.100     4.771
[1730].out[0] (.names)                                           0.235     5.006
n_n3857.in[3] (.names)                                           0.100     5.106
n_n3857.out[0] (.names)                                          0.235     5.341
n_n4168.in[1] (.names)                                           0.100     5.441
n_n4168.out[0] (.names)                                          0.235     5.676
n_n4113.in[1] (.names)                                           0.100     5.776
n_n4113.out[0] (.names)                                          0.235     6.011
n_n4114.D[0] (.latch)                                            0.000     6.011
data arrival time                                                          6.011

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4114.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.011
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.035


#Path 10
Startpoint: nen5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4167.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nen5_9.clk[0] (.latch)                                           0.042     0.042
nen5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_9.in[0] (.names)                                            0.505     0.671
nrq5_9.out[0] (.names)                                           0.235     0.906
[950].in[2] (.names)                                             0.475     1.381
[950].out[0] (.names)                                            0.235     1.616
n_n3521.in[1] (.names)                                           0.488     2.103
n_n3521.out[0] (.names)                                          0.235     2.338
[2185].in[0] (.names)                                            0.489     2.827
[2185].out[0] (.names)                                           0.235     3.062
n_n4202.in[2] (.names)                                           0.334     3.396
n_n4202.out[0] (.names)                                          0.235     3.631
[1938].in[1] (.names)                                            0.100     3.731
[1938].out[0] (.names)                                           0.235     3.966
n_n4189.in[3] (.names)                                           0.470     4.436
n_n4189.out[0] (.names)                                          0.235     4.671
[1730].in[0] (.names)                                            0.100     4.771
[1730].out[0] (.names)                                           0.235     5.006
n_n3857.in[3] (.names)                                           0.100     5.106
n_n3857.out[0] (.names)                                          0.235     5.341
n_n4168.in[1] (.names)                                           0.100     5.441
n_n4168.out[0] (.names)                                          0.235     5.676
n_n4166.in[1] (.names)                                           0.100     5.776
n_n4166.out[0] (.names)                                          0.235     6.011
n_n4167.D[0] (.latch)                                            0.000     6.011
data arrival time                                                          6.011

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4167.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.011
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.035


#Path 11
Startpoint: nen5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3788.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nen5_9.clk[0] (.latch)                                           0.042     0.042
nen5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_9.in[0] (.names)                                            0.505     0.671
nrq5_9.out[0] (.names)                                           0.235     0.906
[950].in[2] (.names)                                             0.475     1.381
[950].out[0] (.names)                                            0.235     1.616
n_n3521.in[1] (.names)                                           0.488     2.103
n_n3521.out[0] (.names)                                          0.235     2.338
[2185].in[0] (.names)                                            0.489     2.827
[2185].out[0] (.names)                                           0.235     3.062
n_n4202.in[2] (.names)                                           0.334     3.396
n_n4202.out[0] (.names)                                          0.235     3.631
[1938].in[1] (.names)                                            0.100     3.731
[1938].out[0] (.names)                                           0.235     3.966
n_n4189.in[3] (.names)                                           0.470     4.436
n_n4189.out[0] (.names)                                          0.235     4.671
[1730].in[0] (.names)                                            0.100     4.771
[1730].out[0] (.names)                                           0.235     5.006
[1133].in[3] (.names)                                            0.313     5.319
[1133].out[0] (.names)                                           0.235     5.554
n_n3787.in[0] (.names)                                           0.100     5.654
n_n3787.out[0] (.names)                                          0.235     5.889
n_n3788.D[0] (.latch)                                            0.000     5.889
data arrival time                                                          5.889

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3788.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.889
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.912


#Path 12
Startpoint: nen5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3884.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nen5_9.clk[0] (.latch)                                           0.042     0.042
nen5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[7088].in[0] (.names)                                            0.775     0.941
[7088].out[0] (.names)                                           0.235     1.176
[7096].in[2] (.names)                                            0.100     1.276
[7096].out[0] (.names)                                           0.235     1.511
n_n3035.in[1] (.names)                                           0.485     1.996
n_n3035.out[0] (.names)                                          0.235     2.231
[2137].in[3] (.names)                                            0.491     2.722
[2137].out[0] (.names)                                           0.235     2.957
n_n3955.in[3] (.names)                                           0.486     3.443
n_n3955.out[0] (.names)                                          0.235     3.678
[2104].in[0] (.names)                                            0.100     3.778
[2104].out[0] (.names)                                           0.235     4.013
n_n3236.in[3] (.names)                                           0.100     4.113
n_n3236.out[0] (.names)                                          0.235     4.348
[1639].in[0] (.names)                                            0.100     4.448
[1639].out[0] (.names)                                           0.235     4.683
n_n3729.in[3] (.names)                                           0.100     4.783
n_n3729.out[0] (.names)                                          0.235     5.018
n_n3321.in[2] (.names)                                           0.483     5.501
n_n3321.out[0] (.names)                                          0.235     5.736
n_n3884.D[0] (.latch)                                            0.000     5.736
data arrival time                                                          5.736

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3884.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.736
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.760


#Path 13
Startpoint: nen5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3713.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nen5_9.clk[0] (.latch)                                           0.042     0.042
nen5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[7088].in[0] (.names)                                            0.775     0.941
[7088].out[0] (.names)                                           0.235     1.176
[7096].in[2] (.names)                                            0.100     1.276
[7096].out[0] (.names)                                           0.235     1.511
n_n3035.in[1] (.names)                                           0.485     1.996
n_n3035.out[0] (.names)                                          0.235     2.231
[2137].in[3] (.names)                                            0.491     2.722
[2137].out[0] (.names)                                           0.235     2.957
n_n3955.in[3] (.names)                                           0.486     3.443
n_n3955.out[0] (.names)                                          0.235     3.678
[2104].in[0] (.names)                                            0.100     3.778
[2104].out[0] (.names)                                           0.235     4.013
n_n3236.in[3] (.names)                                           0.100     4.113
n_n3236.out[0] (.names)                                          0.235     4.348
[1639].in[0] (.names)                                            0.100     4.448
[1639].out[0] (.names)                                           0.235     4.683
[1625].in[3] (.names)                                            0.478     5.160
[1625].out[0] (.names)                                           0.235     5.395
n_n3712.in[0] (.names)                                           0.100     5.495
n_n3712.out[0] (.names)                                          0.235     5.730
n_n3713.D[0] (.latch)                                            0.000     5.730
data arrival time                                                          5.730

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3713.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.730
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.754


#Path 14
Startpoint: nen5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3513.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nen5_9.clk[0] (.latch)                                           0.042     0.042
nen5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[7088].in[0] (.names)                                            0.775     0.941
[7088].out[0] (.names)                                           0.235     1.176
[7096].in[2] (.names)                                            0.100     1.276
[7096].out[0] (.names)                                           0.235     1.511
n_n3035.in[1] (.names)                                           0.485     1.996
n_n3035.out[0] (.names)                                          0.235     2.231
[2137].in[3] (.names)                                            0.491     2.722
[2137].out[0] (.names)                                           0.235     2.957
n_n3955.in[3] (.names)                                           0.486     3.443
n_n3955.out[0] (.names)                                          0.235     3.678
[2104].in[0] (.names)                                            0.100     3.778
[2104].out[0] (.names)                                           0.235     4.013
n_n3236.in[3] (.names)                                           0.100     4.113
n_n3236.out[0] (.names)                                          0.235     4.348
[1639].in[0] (.names)                                            0.100     4.448
[1639].out[0] (.names)                                           0.235     4.683
[1546].in[3] (.names)                                            0.478     5.160
[1546].out[0] (.names)                                           0.235     5.395
n_n3487.in[3] (.names)                                           0.100     5.495
n_n3487.out[0] (.names)                                          0.235     5.730
n_n3513.D[0] (.latch)                                            0.000     5.730
data arrival time                                                          5.730

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3513.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.730
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.754


#Path 15
Startpoint: nen5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3336.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nen5_9.clk[0] (.latch)                                           0.042     0.042
nen5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[7088].in[0] (.names)                                            0.775     0.941
[7088].out[0] (.names)                                           0.235     1.176
[7096].in[2] (.names)                                            0.100     1.276
[7096].out[0] (.names)                                           0.235     1.511
n_n3035.in[1] (.names)                                           0.485     1.996
n_n3035.out[0] (.names)                                          0.235     2.231
[2137].in[3] (.names)                                            0.491     2.722
[2137].out[0] (.names)                                           0.235     2.957
n_n3955.in[3] (.names)                                           0.486     3.443
n_n3955.out[0] (.names)                                          0.235     3.678
[2104].in[0] (.names)                                            0.100     3.778
[2104].out[0] (.names)                                           0.235     4.013
n_n3236.in[3] (.names)                                           0.100     4.113
n_n3236.out[0] (.names)                                          0.235     4.348
[1639].in[0] (.names)                                            0.100     4.448
[1639].out[0] (.names)                                           0.235     4.683
n_n3729.in[3] (.names)                                           0.100     4.783
n_n3729.out[0] (.names)                                          0.235     5.018
n_n3746.in[2] (.names)                                           0.100     5.118
n_n3746.out[0] (.names)                                          0.235     5.353
n_n3335.in[2] (.names)                                           0.100     5.453
n_n3335.out[0] (.names)                                          0.235     5.688
n_n3336.D[0] (.latch)                                            0.000     5.688
data arrival time                                                          5.688

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3336.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.688
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.711


#Path 16
Startpoint: nen5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4158.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nen5_9.clk[0] (.latch)                                           0.042     0.042
nen5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[7088].in[0] (.names)                                            0.775     0.941
[7088].out[0] (.names)                                           0.235     1.176
[7096].in[2] (.names)                                            0.100     1.276
[7096].out[0] (.names)                                           0.235     1.511
n_n3035.in[1] (.names)                                           0.485     1.996
n_n3035.out[0] (.names)                                          0.235     2.231
[2137].in[3] (.names)                                            0.491     2.722
[2137].out[0] (.names)                                           0.235     2.957
n_n3955.in[3] (.names)                                           0.486     3.443
n_n3955.out[0] (.names)                                          0.235     3.678
[2104].in[0] (.names)                                            0.100     3.778
[2104].out[0] (.names)                                           0.235     4.013
n_n3236.in[3] (.names)                                           0.100     4.113
n_n3236.out[0] (.names)                                          0.235     4.348
[1639].in[0] (.names)                                            0.100     4.448
[1639].out[0] (.names)                                           0.235     4.683
n_n3729.in[3] (.names)                                           0.100     4.783
n_n3729.out[0] (.names)                                          0.235     5.018
n_n3746.in[2] (.names)                                           0.100     5.118
n_n3746.out[0] (.names)                                          0.235     5.353
n_n3437.in[1] (.names)                                           0.100     5.453
n_n3437.out[0] (.names)                                          0.235     5.688
n_n4158.D[0] (.latch)                                            0.000     5.688
data arrival time                                                          5.688

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4158.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.688
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.711


#Path 17
Startpoint: nen5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3821.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nen5_9.clk[0] (.latch)                                           0.042     0.042
nen5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_9.in[0] (.names)                                            0.505     0.671
nrq5_9.out[0] (.names)                                           0.235     0.906
[950].in[2] (.names)                                             0.475     1.381
[950].out[0] (.names)                                            0.235     1.616
n_n3521.in[1] (.names)                                           0.488     2.103
n_n3521.out[0] (.names)                                          0.235     2.338
[2185].in[0] (.names)                                            0.489     2.827
[2185].out[0] (.names)                                           0.235     3.062
n_n4202.in[2] (.names)                                           0.334     3.396
n_n4202.out[0] (.names)                                          0.235     3.631
[1938].in[1] (.names)                                            0.100     3.731
[1938].out[0] (.names)                                           0.235     3.966
n_n4189.in[3] (.names)                                           0.470     4.436
n_n4189.out[0] (.names)                                          0.235     4.671
[1730].in[0] (.names)                                            0.100     4.771
[1730].out[0] (.names)                                           0.235     5.006
n_n3857.in[3] (.names)                                           0.100     5.106
n_n3857.out[0] (.names)                                          0.235     5.341
n_n3014.in[2] (.names)                                           0.100     5.441
n_n3014.out[0] (.names)                                          0.235     5.676
n_n3821.D[0] (.latch)                                            0.000     5.676
data arrival time                                                          5.676

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3821.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.676
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.700


#Path 18
Startpoint: nsr5_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3949.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_4.clk[0] (.latch)                                           0.042     0.042
nsr5_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2009].in[1] (.names)                                            0.651     0.818
[2009].out[0] (.names)                                           0.235     1.053
[7155].in[1] (.names)                                            0.341     1.394
[7155].out[0] (.names)                                           0.235     1.629
n_n3966.in[3] (.names)                                           0.481     2.110
n_n3966.out[0] (.names)                                          0.235     2.345
n_n3991.in[2] (.names)                                           0.100     2.445
n_n3991.out[0] (.names)                                          0.235     2.680
n_n3888.in[1] (.names)                                           0.100     2.780
n_n3888.out[0] (.names)                                          0.235     3.015
n_n4017.in[1] (.names)                                           0.435     3.450
n_n4017.out[0] (.names)                                          0.235     3.685
n_n3925.in[1] (.names)                                           0.100     3.785
n_n3925.out[0] (.names)                                          0.235     4.020
n_n4082.in[1] (.names)                                           0.100     4.120
n_n4082.out[0] (.names)                                          0.235     4.355
n_n3948.in[1] (.names)                                           0.100     4.455
n_n3948.out[0] (.names)                                          0.235     4.690
[1969].in[1] (.names)                                            0.335     5.025
[1969].out[0] (.names)                                           0.235     5.260
n_n3602.in[1] (.names)                                           0.100     5.360
n_n3602.out[0] (.names)                                          0.235     5.595
n_n3949.D[0] (.latch)                                            0.000     5.595
data arrival time                                                          5.595

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3949.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.595
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.618


#Path 19
Startpoint: nen5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3947.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nen5_9.clk[0] (.latch)                                           0.042     0.042
nen5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_9.in[0] (.names)                                            0.505     0.671
nrq5_9.out[0] (.names)                                           0.235     0.906
[950].in[2] (.names)                                             0.475     1.381
[950].out[0] (.names)                                            0.235     1.616
n_n3521.in[1] (.names)                                           0.488     2.103
n_n3521.out[0] (.names)                                          0.235     2.338
[2185].in[0] (.names)                                            0.489     2.827
[2185].out[0] (.names)                                           0.235     3.062
n_n4202.in[2] (.names)                                           0.334     3.396
n_n4202.out[0] (.names)                                          0.235     3.631
[1938].in[1] (.names)                                            0.100     3.731
[1938].out[0] (.names)                                           0.235     3.966
n_n4189.in[3] (.names)                                           0.470     4.436
n_n4189.out[0] (.names)                                          0.235     4.671
[869].in[0] (.names)                                             0.338     5.009
[869].out[0] (.names)                                            0.235     5.244
n_n3946.in[1] (.names)                                           0.100     5.344
n_n3946.out[0] (.names)                                          0.235     5.579
n_n3947.D[0] (.latch)                                            0.000     5.579
data arrival time                                                          5.579

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3947.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.579
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.603


#Path 20
Startpoint: nen5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3931.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nen5_9.clk[0] (.latch)                                           0.042     0.042
nen5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_9.in[0] (.names)                                            0.505     0.671
nrq5_9.out[0] (.names)                                           0.235     0.906
[950].in[2] (.names)                                             0.475     1.381
[950].out[0] (.names)                                            0.235     1.616
n_n3521.in[1] (.names)                                           0.488     2.103
n_n3521.out[0] (.names)                                          0.235     2.338
[2185].in[0] (.names)                                            0.489     2.827
[2185].out[0] (.names)                                           0.235     3.062
n_n4202.in[2] (.names)                                           0.334     3.396
n_n4202.out[0] (.names)                                          0.235     3.631
[1938].in[1] (.names)                                            0.100     3.731
[1938].out[0] (.names)                                           0.235     3.966
n_n4189.in[3] (.names)                                           0.470     4.436
n_n4189.out[0] (.names)                                          0.235     4.671
[869].in[0] (.names)                                             0.338     5.009
[869].out[0] (.names)                                            0.235     5.244
n_n3244.in[1] (.names)                                           0.100     5.344
n_n3244.out[0] (.names)                                          0.235     5.579
n_n3931.D[0] (.latch)                                            0.000     5.579
data arrival time                                                          5.579

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3931.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.579
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.603


#Path 21
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4246.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
[2075].in[3] (.names)                                            0.491     3.402
[2075].out[0] (.names)                                           0.235     3.637
[2071].in[2] (.names)                                            0.339     3.976
[2071].out[0] (.names)                                           0.235     4.211
[1453].in[3] (.names)                                            0.341     4.552
[1453].out[0] (.names)                                           0.235     4.787
n_n3276.in[0] (.names)                                           0.490     5.277
n_n3276.out[0] (.names)                                          0.235     5.512
n_n4246.D[0] (.latch)                                            0.000     5.512
data arrival time                                                          5.512

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4246.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.512
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.536


#Path 22
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4093.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
n_n3549.in[3] (.names)                                           0.491     3.402
n_n3549.out[0] (.names)                                          0.235     3.637
n_n3833.in[2] (.names)                                           0.100     3.737
n_n3833.out[0] (.names)                                          0.235     3.972
[2074].in[1] (.names)                                            0.100     4.072
[2074].out[0] (.names)                                           0.235     4.307
[1599].in[2] (.names)                                            0.627     4.933
[1599].out[0] (.names)                                           0.235     5.168
n_n3147.in[1] (.names)                                           0.100     5.268
n_n3147.out[0] (.names)                                          0.235     5.503
n_n4093.D[0] (.latch)                                            0.000     5.503
data arrival time                                                          5.503

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4093.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.503
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.527


#Path 23
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3369.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
n_n3549.in[3] (.names)                                           0.491     3.402
n_n3549.out[0] (.names)                                          0.235     3.637
n_n3833.in[2] (.names)                                           0.100     3.737
n_n3833.out[0] (.names)                                          0.235     3.972
[2074].in[1] (.names)                                            0.100     4.072
[2074].out[0] (.names)                                           0.235     4.307
[1815].in[2] (.names)                                            0.627     4.933
[1815].out[0] (.names)                                           0.235     5.168
n_n3165.in[1] (.names)                                           0.100     5.268
n_n3165.out[0] (.names)                                          0.235     5.503
n_n3369.D[0] (.latch)                                            0.000     5.503
data arrival time                                                          5.503

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3369.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.503
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.527


#Path 24
Startpoint: nen5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3214.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nen5_9.clk[0] (.latch)                                           0.042     0.042
nen5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[7088].in[0] (.names)                                            0.775     0.941
[7088].out[0] (.names)                                           0.235     1.176
[7096].in[2] (.names)                                            0.100     1.276
[7096].out[0] (.names)                                           0.235     1.511
n_n3035.in[1] (.names)                                           0.485     1.996
n_n3035.out[0] (.names)                                          0.235     2.231
[2137].in[3] (.names)                                            0.491     2.722
[2137].out[0] (.names)                                           0.235     2.957
n_n3955.in[3] (.names)                                           0.486     3.443
n_n3955.out[0] (.names)                                          0.235     3.678
[860].in[0] (.names)                                             0.480     4.158
[860].out[0] (.names)                                            0.235     4.393
n_n3213.in[1] (.names)                                           0.821     5.214
n_n3213.out[0] (.names)                                          0.235     5.449
n_n3214.D[0] (.latch)                                            0.000     5.449
data arrival time                                                          5.449

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3214.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.449
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.472


#Path 25
Startpoint: nsr5_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4083.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_4.clk[0] (.latch)                                           0.042     0.042
nsr5_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2009].in[1] (.names)                                            0.651     0.818
[2009].out[0] (.names)                                           0.235     1.053
[7155].in[1] (.names)                                            0.341     1.394
[7155].out[0] (.names)                                           0.235     1.629
n_n3966.in[3] (.names)                                           0.481     2.110
n_n3966.out[0] (.names)                                          0.235     2.345
n_n3991.in[2] (.names)                                           0.100     2.445
n_n3991.out[0] (.names)                                          0.235     2.680
n_n3888.in[1] (.names)                                           0.100     2.780
n_n3888.out[0] (.names)                                          0.235     3.015
n_n4017.in[1] (.names)                                           0.435     3.450
n_n4017.out[0] (.names)                                          0.235     3.685
n_n3925.in[1] (.names)                                           0.100     3.785
n_n3925.out[0] (.names)                                          0.235     4.020
n_n4082.in[1] (.names)                                           0.100     4.120
n_n4082.out[0] (.names)                                          0.235     4.355
[1670].in[3] (.names)                                            0.489     4.844
[1670].out[0] (.names)                                           0.235     5.079
n_n2963.in[1] (.names)                                           0.100     5.179
n_n2963.out[0] (.names)                                          0.235     5.414
n_n4083.D[0] (.latch)                                            0.000     5.414
data arrival time                                                          5.414

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4083.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.414
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.438


#Path 26
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4212.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
[796].in[3] (.names)                                             0.338     3.248
[796].out[0] (.names)                                            0.235     3.483
[2073].in[2] (.names)                                            0.621     4.104
[2073].out[0] (.names)                                           0.235     4.339
[1618].in[1] (.names)                                            0.487     4.826
[1618].out[0] (.names)                                           0.235     5.061
n_n3599.in[1] (.names)                                           0.100     5.161
n_n3599.out[0] (.names)                                          0.235     5.396
n_n4212.D[0] (.latch)                                            0.000     5.396
data arrival time                                                          5.396

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4212.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.396
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.420


#Path 27
Startpoint: nen5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3815.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nen5_9.clk[0] (.latch)                                           0.042     0.042
nen5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_9.in[0] (.names)                                            0.505     0.671
nrq5_9.out[0] (.names)                                           0.235     0.906
[950].in[2] (.names)                                             0.475     1.381
[950].out[0] (.names)                                            0.235     1.616
n_n3521.in[1] (.names)                                           0.488     2.103
n_n3521.out[0] (.names)                                          0.235     2.338
[2185].in[0] (.names)                                            0.489     2.827
[2185].out[0] (.names)                                           0.235     3.062
n_n4202.in[2] (.names)                                           0.334     3.396
n_n4202.out[0] (.names)                                          0.235     3.631
[1938].in[1] (.names)                                            0.100     3.731
[1938].out[0] (.names)                                           0.235     3.966
n_n4189.in[3] (.names)                                           0.470     4.436
n_n4189.out[0] (.names)                                          0.235     4.671
n_n3814.in[1] (.names)                                           0.485     5.156
n_n3814.out[0] (.names)                                          0.235     5.391
n_n3815.D[0] (.latch)                                            0.000     5.391
data arrival time                                                          5.391

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3815.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.391
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.414


#Path 28
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3996.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
n_n3549.in[3] (.names)                                           0.491     3.402
n_n3549.out[0] (.names)                                          0.235     3.637
n_n3833.in[2] (.names)                                           0.100     3.737
n_n3833.out[0] (.names)                                          0.235     3.972
[1528].in[2] (.names)                                            0.481     4.453
[1528].out[0] (.names)                                           0.235     4.688
n_n3200.in[1] (.names)                                           0.462     5.150
n_n3200.out[0] (.names)                                          0.235     5.385
n_n3996.D[0] (.latch)                                            0.000     5.385
data arrival time                                                          5.385

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3996.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.385
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.409


#Path 29
Startpoint: nen5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3908.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nen5_9.clk[0] (.latch)                                           0.042     0.042
nen5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[7088].in[0] (.names)                                            0.775     0.941
[7088].out[0] (.names)                                           0.235     1.176
[7096].in[2] (.names)                                            0.100     1.276
[7096].out[0] (.names)                                           0.235     1.511
n_n3035.in[1] (.names)                                           0.485     1.996
n_n3035.out[0] (.names)                                          0.235     2.231
[2137].in[3] (.names)                                            0.491     2.722
[2137].out[0] (.names)                                           0.235     2.957
n_n3955.in[3] (.names)                                           0.486     3.443
n_n3955.out[0] (.names)                                          0.235     3.678
[2104].in[0] (.names)                                            0.100     3.778
[2104].out[0] (.names)                                           0.235     4.013
n_n3236.in[3] (.names)                                           0.100     4.113
n_n3236.out[0] (.names)                                          0.235     4.348
[857].in[0] (.names)                                             0.462     4.810
[857].out[0] (.names)                                            0.235     5.045
n_n3322.in[2] (.names)                                           0.100     5.145
n_n3322.out[0] (.names)                                          0.235     5.380
n_n3908.D[0] (.latch)                                            0.000     5.380
data arrival time                                                          5.380

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3908.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.380
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.403


#Path 30
Startpoint: nen5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3791.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nen5_9.clk[0] (.latch)                                           0.042     0.042
nen5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[7088].in[0] (.names)                                            0.775     0.941
[7088].out[0] (.names)                                           0.235     1.176
[7096].in[2] (.names)                                            0.100     1.276
[7096].out[0] (.names)                                           0.235     1.511
n_n3035.in[1] (.names)                                           0.485     1.996
n_n3035.out[0] (.names)                                          0.235     2.231
[2137].in[3] (.names)                                            0.491     2.722
[2137].out[0] (.names)                                           0.235     2.957
n_n3955.in[3] (.names)                                           0.486     3.443
n_n3955.out[0] (.names)                                          0.235     3.678
[2104].in[0] (.names)                                            0.100     3.778
[2104].out[0] (.names)                                           0.235     4.013
n_n3236.in[3] (.names)                                           0.100     4.113
n_n3236.out[0] (.names)                                          0.235     4.348
[857].in[0] (.names)                                             0.462     4.810
[857].out[0] (.names)                                            0.235     5.045
n_n3653.in[1] (.names)                                           0.100     5.145
n_n3653.out[0] (.names)                                          0.235     5.380
n_n3791.D[0] (.latch)                                            0.000     5.380
data arrival time                                                          5.380

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3791.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.380
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.403


#Path 31
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4036.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
n_n3549.in[3] (.names)                                           0.491     3.402
n_n3549.out[0] (.names)                                          0.235     3.637
n_n3833.in[2] (.names)                                           0.100     3.737
n_n3833.out[0] (.names)                                          0.235     3.972
[2074].in[1] (.names)                                            0.100     4.072
[2074].out[0] (.names)                                           0.235     4.307
[1431].in[2] (.names)                                            0.480     4.787
[1431].out[0] (.names)                                           0.235     5.022
n_n3093.in[1] (.names)                                           0.100     5.122
n_n3093.out[0] (.names)                                          0.235     5.357
n_n4036.D[0] (.latch)                                            0.000     5.357
data arrival time                                                          5.357

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4036.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.357
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.380


#Path 32
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3961.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
n_n3549.in[3] (.names)                                           0.491     3.402
n_n3549.out[0] (.names)                                          0.235     3.637
n_n3833.in[2] (.names)                                           0.100     3.737
n_n3833.out[0] (.names)                                          0.235     3.972
[2074].in[1] (.names)                                            0.100     4.072
[2074].out[0] (.names)                                           0.235     4.307
[1214].in[2] (.names)                                            0.480     4.787
[1214].out[0] (.names)                                           0.235     5.022
n_n2964.in[1] (.names)                                           0.100     5.122
n_n2964.out[0] (.names)                                          0.235     5.357
n_n3961.D[0] (.latch)                                            0.000     5.357
data arrival time                                                          5.357

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3961.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.357
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.380


#Path 33
Startpoint: nen5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4079.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nen5_9.clk[0] (.latch)                                           0.042     0.042
nen5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[7088].in[0] (.names)                                            0.775     0.941
[7088].out[0] (.names)                                           0.235     1.176
[7096].in[2] (.names)                                            0.100     1.276
[7096].out[0] (.names)                                           0.235     1.511
n_n3035.in[1] (.names)                                           0.485     1.996
n_n3035.out[0] (.names)                                          0.235     2.231
[2137].in[3] (.names)                                            0.491     2.722
[2137].out[0] (.names)                                           0.235     2.957
n_n3955.in[3] (.names)                                           0.486     3.443
n_n3955.out[0] (.names)                                          0.235     3.678
[2104].in[0] (.names)                                            0.100     3.778
[2104].out[0] (.names)                                           0.235     4.013
n_n3236.in[3] (.names)                                           0.100     4.113
n_n3236.out[0] (.names)                                          0.235     4.348
[1639].in[0] (.names)                                            0.100     4.448
[1639].out[0] (.names)                                           0.235     4.683
n_n3729.in[3] (.names)                                           0.100     4.783
n_n3729.out[0] (.names)                                          0.235     5.018
n_n4032.in[2] (.names)                                           0.100     5.118
n_n4032.out[0] (.names)                                          0.235     5.353
n_n4079.D[0] (.latch)                                            0.000     5.353
data arrival time                                                          5.353

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4079.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.353
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.376


#Path 34
Startpoint: nen5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3774.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nen5_9.clk[0] (.latch)                                           0.042     0.042
nen5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[7088].in[0] (.names)                                            0.775     0.941
[7088].out[0] (.names)                                           0.235     1.176
[7096].in[2] (.names)                                            0.100     1.276
[7096].out[0] (.names)                                           0.235     1.511
n_n3035.in[1] (.names)                                           0.485     1.996
n_n3035.out[0] (.names)                                          0.235     2.231
[2137].in[3] (.names)                                            0.491     2.722
[2137].out[0] (.names)                                           0.235     2.957
n_n3955.in[3] (.names)                                           0.486     3.443
n_n3955.out[0] (.names)                                          0.235     3.678
[2104].in[0] (.names)                                            0.100     3.778
[2104].out[0] (.names)                                           0.235     4.013
[1539].in[3] (.names)                                            0.753     4.766
[1539].out[0] (.names)                                           0.235     5.001
n_n3664.in[0] (.names)                                           0.100     5.101
n_n3664.out[0] (.names)                                          0.235     5.336
n_n3774.D[0] (.latch)                                            0.000     5.336
data arrival time                                                          5.336

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3774.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.336
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.359


#Path 35
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4214.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
n_n3549.in[3] (.names)                                           0.491     3.402
n_n3549.out[0] (.names)                                          0.235     3.637
n_n4000.in[1] (.names)                                           0.780     4.416
n_n4000.out[0] (.names)                                          0.235     4.651
[1007].in[1] (.names)                                            0.100     4.751
[1007].out[0] (.names)                                           0.235     4.986
n_n3332.in[1] (.names)                                           0.100     5.086
n_n3332.out[0] (.names)                                          0.235     5.321
n_n4214.D[0] (.latch)                                            0.000     5.321
data arrival time                                                          5.321

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4214.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.321
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.345


#Path 36
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4060.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
n_n3549.in[3] (.names)                                           0.491     3.402
n_n3549.out[0] (.names)                                          0.235     3.637
n_n3833.in[2] (.names)                                           0.100     3.737
n_n3833.out[0] (.names)                                          0.235     3.972
[963].in[0] (.names)                                             0.485     4.456
[963].out[0] (.names)                                            0.235     4.691
n_n47.in[0] (.names)                                             0.337     5.028
n_n47.out[0] (.names)                                            0.235     5.263
n_n4060.D[0] (.latch)                                            0.000     5.263
data arrival time                                                          5.263

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4060.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.263
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.287


#Path 37
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4018.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
n_n3549.in[3] (.names)                                           0.491     3.402
n_n3549.out[0] (.names)                                          0.235     3.637
n_n3833.in[2] (.names)                                           0.100     3.737
n_n3833.out[0] (.names)                                          0.235     3.972
[1411].in[2] (.names)                                            0.481     4.453
[1411].out[0] (.names)                                           0.235     4.688
n_n3717.in[1] (.names)                                           0.338     5.026
n_n3717.out[0] (.names)                                          0.235     5.261
n_n4018.D[0] (.latch)                                            0.000     5.261
data arrival time                                                          5.261

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4018.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.261
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.284


#Path 38
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4171.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
[796].in[3] (.names)                                             0.338     3.248
[796].out[0] (.names)                                            0.235     3.483
[2073].in[2] (.names)                                            0.621     4.104
[2073].out[0] (.names)                                           0.235     4.339
[2069].in[1] (.names)                                            0.338     4.677
[2069].out[0] (.names)                                           0.235     4.912
n_n3596.in[1] (.names)                                           0.100     5.012
n_n3596.out[0] (.names)                                          0.235     5.247
n_n4171.D[0] (.latch)                                            0.000     5.247
data arrival time                                                          5.247

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4171.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.247
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.271


#Path 39
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4126.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
[796].in[3] (.names)                                             0.338     3.248
[796].out[0] (.names)                                            0.235     3.483
[2073].in[2] (.names)                                            0.621     4.104
[2073].out[0] (.names)                                           0.235     4.339
[1115].in[1] (.names)                                            0.338     4.677
[1115].out[0] (.names)                                           0.235     4.912
n_n3277.in[1] (.names)                                           0.100     5.012
n_n3277.out[0] (.names)                                          0.235     5.247
n_n4126.D[0] (.latch)                                            0.000     5.247
data arrival time                                                          5.247

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4126.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.247
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.271


#Path 40
Startpoint: nen5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3516.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nen5_9.clk[0] (.latch)                                           0.042     0.042
nen5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_9.in[0] (.names)                                            0.505     0.671
nrq5_9.out[0] (.names)                                           0.235     0.906
[950].in[2] (.names)                                             0.475     1.381
[950].out[0] (.names)                                            0.235     1.616
n_n3521.in[1] (.names)                                           0.488     2.103
n_n3521.out[0] (.names)                                          0.235     2.338
[2185].in[0] (.names)                                            0.489     2.827
[2185].out[0] (.names)                                           0.235     3.062
n_n4202.in[2] (.names)                                           0.334     3.396
n_n4202.out[0] (.names)                                          0.235     3.631
[1938].in[1] (.names)                                            0.100     3.731
[1938].out[0] (.names)                                           0.235     3.966
n_n4189.in[3] (.names)                                           0.470     4.436
n_n4189.out[0] (.names)                                          0.235     4.671
n_n2992.in[1] (.names)                                           0.338     5.009
n_n2992.out[0] (.names)                                          0.235     5.244
n_n3516.D[0] (.latch)                                            0.000     5.244
data arrival time                                                          5.244

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3516.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.244
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.268


#Path 41
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4004.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
n_n3549.in[3] (.names)                                           0.491     3.402
n_n3549.out[0] (.names)                                          0.235     3.637
n_n3833.in[2] (.names)                                           0.100     3.737
n_n3833.out[0] (.names)                                          0.235     3.972
[2074].in[1] (.names)                                            0.100     4.072
[2074].out[0] (.names)                                           0.235     4.307
[1647].in[2] (.names)                                            0.338     4.644
[1647].out[0] (.names)                                           0.235     4.879
n_n3091.in[3] (.names)                                           0.100     4.979
n_n3091.out[0] (.names)                                          0.235     5.214
n_n4004.D[0] (.latch)                                            0.000     5.214
data arrival time                                                          5.214

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4004.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.214
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.238


#Path 42
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3283.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
n_n3549.in[3] (.names)                                           0.491     3.402
n_n3549.out[0] (.names)                                          0.235     3.637
n_n3833.in[2] (.names)                                           0.100     3.737
n_n3833.out[0] (.names)                                          0.235     3.972
[2074].in[1] (.names)                                            0.100     4.072
[2074].out[0] (.names)                                           0.235     4.307
[1188].in[2] (.names)                                            0.338     4.644
[1188].out[0] (.names)                                           0.235     4.879
n_n3053.in[1] (.names)                                           0.100     4.979
n_n3053.out[0] (.names)                                          0.235     5.214
n_n3283.D[0] (.latch)                                            0.000     5.214
data arrival time                                                          5.214

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3283.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.214
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.238


#Path 43
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3340.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
n_n3549.in[3] (.names)                                           0.491     3.402
n_n3549.out[0] (.names)                                          0.235     3.637
n_n3833.in[2] (.names)                                           0.100     3.737
n_n3833.out[0] (.names)                                          0.235     3.972
[2074].in[1] (.names)                                            0.100     4.072
[2074].out[0] (.names)                                           0.235     4.307
[1447].in[2] (.names)                                            0.338     4.644
[1447].out[0] (.names)                                           0.235     4.879
n_n3339.in[1] (.names)                                           0.100     4.979
n_n3339.out[0] (.names)                                          0.235     5.214
n_n3340.D[0] (.latch)                                            0.000     5.214
data arrival time                                                          5.214

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3340.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.214
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.238


#Path 44
Startpoint: nen5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3489.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nen5_9.clk[0] (.latch)                                           0.042     0.042
nen5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[7088].in[0] (.names)                                            0.775     0.941
[7088].out[0] (.names)                                           0.235     1.176
[7096].in[2] (.names)                                            0.100     1.276
[7096].out[0] (.names)                                           0.235     1.511
n_n3035.in[1] (.names)                                           0.485     1.996
n_n3035.out[0] (.names)                                          0.235     2.231
[2137].in[3] (.names)                                            0.491     2.722
[2137].out[0] (.names)                                           0.235     2.957
n_n3955.in[3] (.names)                                           0.486     3.443
n_n3955.out[0] (.names)                                          0.235     3.678
[2104].in[0] (.names)                                            0.100     3.778
[2104].out[0] (.names)                                           0.235     4.013
n_n3236.in[3] (.names)                                           0.100     4.113
n_n3236.out[0] (.names)                                          0.235     4.348
n_n3488.in[1] (.names)                                           0.598     4.946
n_n3488.out[0] (.names)                                          0.235     5.181
n_n3489.D[0] (.latch)                                            0.000     5.181
data arrival time                                                          5.181

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3489.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.181
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.204


#Path 45
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3992.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
n_n3549.in[3] (.names)                                           0.491     3.402
n_n3549.out[0] (.names)                                          0.235     3.637
n_n3833.in[2] (.names)                                           0.100     3.737
n_n3833.out[0] (.names)                                          0.235     3.972
[1034].in[2] (.names)                                            0.630     4.602
[1034].out[0] (.names)                                           0.235     4.837
n_n3723.in[1] (.names)                                           0.100     4.937
n_n3723.out[0] (.names)                                          0.235     5.172
n_n3992.D[0] (.latch)                                            0.000     5.172
data arrival time                                                          5.172

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3992.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.172
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.195


#Path 46
Startpoint: nen5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3212.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nen5_9.clk[0] (.latch)                                           0.042     0.042
nen5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[7088].in[0] (.names)                                            0.775     0.941
[7088].out[0] (.names)                                           0.235     1.176
[7096].in[2] (.names)                                            0.100     1.276
[7096].out[0] (.names)                                           0.235     1.511
n_n3035.in[1] (.names)                                           0.485     1.996
n_n3035.out[0] (.names)                                          0.235     2.231
[2137].in[3] (.names)                                            0.491     2.722
[2137].out[0] (.names)                                           0.235     2.957
n_n3955.in[3] (.names)                                           0.486     3.443
n_n3955.out[0] (.names)                                          0.235     3.678
[2104].in[0] (.names)                                            0.100     3.778
[2104].out[0] (.names)                                           0.235     4.013
n_n3236.in[3] (.names)                                           0.100     4.113
n_n3236.out[0] (.names)                                          0.235     4.348
n_n3211.in[1] (.names)                                           0.580     4.928
n_n3211.out[0] (.names)                                          0.235     5.163
n_n3212.D[0] (.latch)                                            0.000     5.163
data arrival time                                                          5.163

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3212.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.163
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.186


#Path 47
Startpoint: nsr5_4.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3974.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_4.clk[0] (.latch)                                           0.042     0.042
nsr5_4.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2009].in[1] (.names)                                            0.651     0.818
[2009].out[0] (.names)                                           0.235     1.053
[7155].in[1] (.names)                                            0.341     1.394
[7155].out[0] (.names)                                           0.235     1.629
n_n3966.in[3] (.names)                                           0.481     2.110
n_n3966.out[0] (.names)                                          0.235     2.345
n_n3991.in[2] (.names)                                           0.100     2.445
n_n3991.out[0] (.names)                                          0.235     2.680
n_n3888.in[1] (.names)                                           0.100     2.780
n_n3888.out[0] (.names)                                          0.235     3.015
n_n4017.in[1] (.names)                                           0.435     3.450
n_n4017.out[0] (.names)                                          0.235     3.685
n_n3925.in[1] (.names)                                           0.100     3.785
n_n3925.out[0] (.names)                                          0.235     4.020
[1154].in[2] (.names)                                            0.489     4.509
[1154].out[0] (.names)                                           0.235     4.744
n_n3027.in[1] (.names)                                           0.100     4.844
n_n3027.out[0] (.names)                                          0.235     5.079
n_n3974.D[0] (.latch)                                            0.000     5.079
data arrival time                                                          5.079

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3974.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.079
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.103


#Path 48
Startpoint: nen5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3862.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nen5_9.clk[0] (.latch)                                           0.042     0.042
nen5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[7088].in[0] (.names)                                            0.775     0.941
[7088].out[0] (.names)                                           0.235     1.176
[7096].in[2] (.names)                                            0.100     1.276
[7096].out[0] (.names)                                           0.235     1.511
n_n3035.in[1] (.names)                                           0.485     1.996
n_n3035.out[0] (.names)                                          0.235     2.231
[2137].in[3] (.names)                                            0.491     2.722
[2137].out[0] (.names)                                           0.235     2.957
n_n3955.in[3] (.names)                                           0.486     3.443
n_n3955.out[0] (.names)                                          0.235     3.678
[2104].in[0] (.names)                                            0.100     3.778
[2104].out[0] (.names)                                           0.235     4.013
[1157].in[3] (.names)                                            0.488     4.500
[1157].out[0] (.names)                                           0.235     4.735
n_n3117.in[3] (.names)                                           0.100     4.835
n_n3117.out[0] (.names)                                          0.235     5.070
n_n3862.D[0] (.latch)                                            0.000     5.070
data arrival time                                                          5.070

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3862.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.070
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.094


#Path 49
Startpoint: nen5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3826.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nen5_9.clk[0] (.latch)                                           0.042     0.042
nen5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_9.in[0] (.names)                                            0.505     0.671
nrq5_9.out[0] (.names)                                           0.235     0.906
[950].in[2] (.names)                                             0.475     1.381
[950].out[0] (.names)                                            0.235     1.616
n_n3521.in[1] (.names)                                           0.488     2.103
n_n3521.out[0] (.names)                                          0.235     2.338
[2185].in[0] (.names)                                            0.489     2.827
[2185].out[0] (.names)                                           0.235     3.062
n_n4202.in[2] (.names)                                           0.334     3.396
n_n4202.out[0] (.names)                                          0.235     3.631
n_n3827.in[1] (.names)                                           0.341     3.972
n_n3827.out[0] (.names)                                          0.235     4.207
n_n3825.in[0] (.names)                                           0.596     4.804
n_n3825.out[0] (.names)                                          0.235     5.039
n_n3826.D[0] (.latch)                                            0.000     5.039
data arrival time                                                          5.039

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3826.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.039
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.062


#Path 50
Startpoint: nen5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3875.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nen5_9.clk[0] (.latch)                                           0.042     0.042
nen5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_9.in[0] (.names)                                            0.505     0.671
nrq5_9.out[0] (.names)                                           0.235     0.906
[950].in[2] (.names)                                             0.475     1.381
[950].out[0] (.names)                                            0.235     1.616
n_n3521.in[1] (.names)                                           0.488     2.103
n_n3521.out[0] (.names)                                          0.235     2.338
[2185].in[0] (.names)                                            0.489     2.827
[2185].out[0] (.names)                                           0.235     3.062
n_n4202.in[2] (.names)                                           0.334     3.396
n_n4202.out[0] (.names)                                          0.235     3.631
[1938].in[1] (.names)                                            0.100     3.731
[1938].out[0] (.names)                                           0.235     3.966
[1693].in[3] (.names)                                            0.476     4.442
[1693].out[0] (.names)                                           0.235     4.677
n_n3113.in[0] (.names)                                           0.100     4.777
n_n3113.out[0] (.names)                                          0.235     5.012
n_n3875.D[0] (.latch)                                            0.000     5.012
data arrival time                                                          5.012

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3875.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.012
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.035


#Path 51
Startpoint: nen5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3529.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nen5_9.clk[0] (.latch)                                           0.042     0.042
nen5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_9.in[0] (.names)                                            0.505     0.671
nrq5_9.out[0] (.names)                                           0.235     0.906
[950].in[2] (.names)                                             0.475     1.381
[950].out[0] (.names)                                            0.235     1.616
n_n3521.in[1] (.names)                                           0.488     2.103
n_n3521.out[0] (.names)                                          0.235     2.338
[2185].in[0] (.names)                                            0.489     2.827
[2185].out[0] (.names)                                           0.235     3.062
n_n4202.in[2] (.names)                                           0.334     3.396
n_n4202.out[0] (.names)                                          0.235     3.631
[1938].in[1] (.names)                                            0.100     3.731
[1938].out[0] (.names)                                           0.235     3.966
[1656].in[3] (.names)                                            0.476     4.442
[1656].out[0] (.names)                                           0.235     4.677
n_n3240.in[0] (.names)                                           0.100     4.777
n_n3240.out[0] (.names)                                          0.235     5.012
n_n3529.D[0] (.latch)                                            0.000     5.012
data arrival time                                                          5.012

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3529.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.012
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.035


#Path 52
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4027.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
n_n3549.in[3] (.names)                                           0.491     3.402
n_n3549.out[0] (.names)                                          0.235     3.637
n_n3833.in[2] (.names)                                           0.100     3.737
n_n3833.out[0] (.names)                                          0.235     3.972
[1407].in[2] (.names)                                            0.100     4.072
[1407].out[0] (.names)                                           0.235     4.307
[1387].in[2] (.names)                                            0.100     4.407
[1387].out[0] (.names)                                           0.235     4.642
n_n2980.in[0] (.names)                                           0.100     4.742
n_n2980.out[0] (.names)                                          0.235     4.977
n_n4027.D[0] (.latch)                                            0.000     4.977
data arrival time                                                          4.977

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4027.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.977
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.000


#Path 53
Startpoint: nen5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3420.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nen5_9.clk[0] (.latch)                                           0.042     0.042
nen5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_9.in[0] (.names)                                            0.505     0.671
nrq5_9.out[0] (.names)                                           0.235     0.906
[950].in[2] (.names)                                             0.475     1.381
[950].out[0] (.names)                                            0.235     1.616
n_n3521.in[1] (.names)                                           0.488     2.103
n_n3521.out[0] (.names)                                          0.235     2.338
[2185].in[0] (.names)                                            0.489     2.827
[2185].out[0] (.names)                                           0.235     3.062
n_n4202.in[2] (.names)                                           0.334     3.396
n_n4202.out[0] (.names)                                          0.235     3.631
n_n3827.in[1] (.names)                                           0.341     3.972
n_n3827.out[0] (.names)                                          0.235     4.207
n_n2973.in[0] (.names)                                           0.531     4.738
n_n2973.out[0] (.names)                                          0.235     4.973
n_n3420.D[0] (.latch)                                            0.000     4.973
data arrival time                                                          4.973

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3420.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.973
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.997


#Path 54
Startpoint: nen5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3761.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nen5_9.clk[0] (.latch)                                           0.042     0.042
nen5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[7088].in[0] (.names)                                            0.775     0.941
[7088].out[0] (.names)                                           0.235     1.176
[7096].in[2] (.names)                                            0.100     1.276
[7096].out[0] (.names)                                           0.235     1.511
n_n3035.in[1] (.names)                                           0.485     1.996
n_n3035.out[0] (.names)                                          0.235     2.231
[2137].in[3] (.names)                                            0.491     2.722
[2137].out[0] (.names)                                           0.235     2.957
n_n3955.in[3] (.names)                                           0.486     3.443
n_n3955.out[0] (.names)                                          0.235     3.678
[860].in[0] (.names)                                             0.480     4.158
[860].out[0] (.names)                                            0.235     4.393
n_n3640.in[2] (.names)                                           0.100     4.493
n_n3640.out[0] (.names)                                          0.235     4.728
n_n3761.D[0] (.latch)                                            0.000     4.728
data arrival time                                                          4.728

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3761.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.728
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.751


#Path 55
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3999.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
n_n3549.in[3] (.names)                                           0.491     3.402
n_n3549.out[0] (.names)                                          0.235     3.637
[1804].in[2] (.names)                                            0.483     4.120
[1804].out[0] (.names)                                           0.235     4.355
n_n4254.in[0] (.names)                                           0.100     4.455
n_n4254.out[0] (.names)                                          0.235     4.690
n_n3999.D[0] (.latch)                                            0.000     4.690
data arrival time                                                          4.690

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3999.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.690
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.714


#Path 56
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3838.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
n_n3549.in[3] (.names)                                           0.491     3.402
n_n3549.out[0] (.names)                                          0.235     3.637
[1826].in[1] (.names)                                            0.483     4.120
[1826].out[0] (.names)                                           0.235     4.355
n_n3432.in[0] (.names)                                           0.100     4.455
n_n3432.out[0] (.names)                                          0.235     4.690
n_n3838.D[0] (.latch)                                            0.000     4.690
data arrival time                                                          4.690

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3838.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.690
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.714


#Path 57
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3965.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
n_n3549.in[3] (.names)                                           0.491     3.402
n_n3549.out[0] (.names)                                          0.235     3.637
n_n3833.in[2] (.names)                                           0.100     3.737
n_n3833.out[0] (.names)                                          0.235     3.972
[1407].in[2] (.names)                                            0.100     4.072
[1407].out[0] (.names)                                           0.235     4.307
n_n3106.in[2] (.names)                                           0.100     4.407
n_n3106.out[0] (.names)                                          0.235     4.642
n_n3965.D[0] (.latch)                                            0.000     4.642
data arrival time                                                          4.642

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3965.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.642
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.665


#Path 58
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4075.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
[796].in[3] (.names)                                             0.338     3.248
[796].out[0] (.names)                                            0.235     3.483
n_n4074.in[1] (.names)                                           0.849     4.332
n_n4074.out[0] (.names)                                          0.235     4.567
n_n4075.D[0] (.latch)                                            0.000     4.567
data arrival time                                                          4.567

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4075.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.567
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.591


#Path 59
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3460.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
n_n3549.in[3] (.names)                                           0.491     3.402
n_n3549.out[0] (.names)                                          0.235     3.637
[7512].in[2] (.names)                                            0.340     3.977
[7512].out[0] (.names)                                           0.235     4.212
n_n42.in[1] (.names)                                             0.100     4.312
n_n42.out[0] (.names)                                            0.235     4.547
n_n3460.D[0] (.latch)                                            0.000     4.547
data arrival time                                                          4.547

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3460.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.547
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.570


#Path 60
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4236.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
[796].in[3] (.names)                                             0.338     3.248
[796].out[0] (.names)                                            0.235     3.483
n_n4028.in[1] (.names)                                           0.779     4.262
n_n4028.out[0] (.names)                                          0.235     4.497
n_n4236.D[0] (.latch)                                            0.000     4.497
data arrival time                                                          4.497

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4236.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.497
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.521


#Path 61
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3293.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
[796].in[3] (.names)                                             0.338     3.248
[796].out[0] (.names)                                            0.235     3.483
n_n3177.in[1] (.names)                                           0.779     4.262
n_n3177.out[0] (.names)                                          0.235     4.497
n_n3293.D[0] (.latch)                                            0.000     4.497
data arrival time                                                          4.497

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3293.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.497
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.521


#Path 62
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3663.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
[796].in[3] (.names)                                             0.338     3.248
[796].out[0] (.names)                                            0.235     3.483
n_n3662.in[1] (.names)                                           0.779     4.262
n_n3662.out[0] (.names)                                          0.235     4.497
n_n3663.D[0] (.latch)                                            0.000     4.497
data arrival time                                                          4.497

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3663.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.497
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.521


#Path 63
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3625.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
[796].in[3] (.names)                                             0.338     3.248
[796].out[0] (.names)                                            0.235     3.483
n_n3558.in[1] (.names)                                           0.769     4.252
n_n3558.out[0] (.names)                                          0.235     4.487
n_n3625.D[0] (.latch)                                            0.000     4.487
data arrival time                                                          4.487

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3625.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.487
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.511


#Path 64
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3957.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
[796].in[3] (.names)                                             0.338     3.248
[796].out[0] (.names)                                            0.235     3.483
n_n3956.in[1] (.names)                                           0.769     4.252
n_n3956.out[0] (.names)                                          0.235     4.487
n_n3957.D[0] (.latch)                                            0.000     4.487
data arrival time                                                          4.487

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3957.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.487
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.511


#Path 65
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3100.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
[796].in[3] (.names)                                             0.338     3.248
[796].out[0] (.names)                                            0.235     3.483
n_n3028.in[1] (.names)                                           0.766     4.249
n_n3028.out[0] (.names)                                          0.235     4.484
n_n3100.D[0] (.latch)                                            0.000     4.484
data arrival time                                                          4.484

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3100.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.484
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.507


#Path 66
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3303.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
[796].in[3] (.names)                                             0.338     3.248
[796].out[0] (.names)                                            0.235     3.483
n_n3101.in[1] (.names)                                           0.766     4.249
n_n3101.out[0] (.names)                                          0.235     4.484
n_n3303.D[0] (.latch)                                            0.000     4.484
data arrival time                                                          4.484

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3303.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.484
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.507


#Path 67
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3910.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
[796].in[3] (.names)                                             0.338     3.248
[796].out[0] (.names)                                            0.235     3.483
n_n3909.in[1] (.names)                                           0.766     4.249
n_n3909.out[0] (.names)                                          0.235     4.484
n_n3910.D[0] (.latch)                                            0.000     4.484
data arrival time                                                          4.484

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3910.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.484
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.507


#Path 68
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3585.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
[796].in[3] (.names)                                             0.338     3.248
[796].out[0] (.names)                                            0.235     3.483
n_n3584.in[1] (.names)                                           0.766     4.249
n_n3584.out[0] (.names)                                          0.235     4.484
n_n3585.D[0] (.latch)                                            0.000     4.484
data arrival time                                                          4.484

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3585.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.484
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.507


#Path 69
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4071.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
[796].in[3] (.names)                                             0.338     3.248
[796].out[0] (.names)                                            0.235     3.483
n_n3615.in[1] (.names)                                           0.764     4.248
n_n3615.out[0] (.names)                                          0.235     4.483
n_n4071.D[0] (.latch)                                            0.000     4.483
data arrival time                                                          4.483

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4071.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.483
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.506


#Path 70
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3824.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
[796].in[3] (.names)                                             0.338     3.248
[796].out[0] (.names)                                            0.235     3.483
n_n3823.in[1] (.names)                                           0.764     4.248
n_n3823.out[0] (.names)                                          0.235     4.483
n_n3824.D[0] (.latch)                                            0.000     4.483
data arrival time                                                          4.483

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3824.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.483
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.506


#Path 71
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4042.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
[796].in[3] (.names)                                             0.338     3.248
[796].out[0] (.names)                                            0.235     3.483
n_n4041.in[1] (.names)                                           0.764     4.248
n_n4041.out[0] (.names)                                          0.235     4.483
n_n4042.D[0] (.latch)                                            0.000     4.483
data arrival time                                                          4.483

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4042.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.483
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.506


#Path 72
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3711.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
[796].in[3] (.names)                                             0.338     3.248
[796].out[0] (.names)                                            0.235     3.483
n_n3710.in[1] (.names)                                           0.757     4.240
n_n3710.out[0] (.names)                                          0.235     4.475
n_n3711.D[0] (.latch)                                            0.000     4.475
data arrival time                                                          4.475

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3711.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.475
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.499


#Path 73
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3776.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
[796].in[3] (.names)                                             0.338     3.248
[796].out[0] (.names)                                            0.235     3.483
n_n3614.in[1] (.names)                                           0.757     4.240
n_n3614.out[0] (.names)                                          0.235     4.475
n_n3776.D[0] (.latch)                                            0.000     4.475
data arrival time                                                          4.475

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3776.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.475
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.499


#Path 74
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3424.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
[796].in[3] (.names)                                             0.338     3.248
[796].out[0] (.names)                                            0.235     3.483
n_n3423.in[1] (.names)                                           0.757     4.240
n_n3423.out[0] (.names)                                          0.235     4.475
n_n3424.D[0] (.latch)                                            0.000     4.475
data arrival time                                                          4.475

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3424.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.475
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.499


#Path 75
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3736.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
[796].in[3] (.names)                                             0.338     3.248
[796].out[0] (.names)                                            0.235     3.483
n_n3456.in[1] (.names)                                           0.753     4.237
n_n3456.out[0] (.names)                                          0.235     4.472
n_n3736.D[0] (.latch)                                            0.000     4.472
data arrival time                                                          4.472

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3736.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.472
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.495


#Path 76
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3735.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
[796].in[3] (.names)                                             0.338     3.248
[796].out[0] (.names)                                            0.235     3.483
n_n3015.in[1] (.names)                                           0.753     4.237
n_n3015.out[0] (.names)                                          0.235     4.472
n_n3735.D[0] (.latch)                                            0.000     4.472
data arrival time                                                          4.472

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3735.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.472
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.495


#Path 77
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3612.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
[796].in[3] (.names)                                             0.338     3.248
[796].out[0] (.names)                                            0.235     3.483
n_n3611.in[1] (.names)                                           0.723     4.206
n_n3611.out[0] (.names)                                          0.235     4.441
n_n3612.D[0] (.latch)                                            0.000     4.441
data arrival time                                                          4.441

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3612.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.441
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.464


#Path 78
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3482.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
[796].in[3] (.names)                                             0.338     3.248
[796].out[0] (.names)                                            0.235     3.483
n_n3481.in[1] (.names)                                           0.723     4.206
n_n3481.out[0] (.names)                                          0.235     4.441
n_n3482.D[0] (.latch)                                            0.000     4.441
data arrival time                                                          4.441

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3482.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.441
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.464


#Path 79
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4039.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
[796].in[3] (.names)                                             0.338     3.248
[796].out[0] (.names)                                            0.235     3.483
n_n4038.in[1] (.names)                                           0.723     4.206
n_n4038.out[0] (.names)                                          0.235     4.441
n_n4039.D[0] (.latch)                                            0.000     4.441
data arrival time                                                          4.441

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4039.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.441
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.464


#Path 80
Startpoint: nen5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3743.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nen5_9.clk[0] (.latch)                                           0.042     0.042
nen5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[7088].in[0] (.names)                                            0.775     0.941
[7088].out[0] (.names)                                           0.235     1.176
[7096].in[2] (.names)                                            0.100     1.276
[7096].out[0] (.names)                                           0.235     1.511
n_n3035.in[1] (.names)                                           0.485     1.996
n_n3035.out[0] (.names)                                          0.235     2.231
[2137].in[3] (.names)                                            0.491     2.722
[2137].out[0] (.names)                                           0.235     2.957
n_n3955.in[3] (.names)                                           0.486     3.443
n_n3955.out[0] (.names)                                          0.235     3.678
n_n3666.in[1] (.names)                                           0.486     4.163
n_n3666.out[0] (.names)                                          0.235     4.398
n_n3743.D[0] (.latch)                                            0.000     4.398
data arrival time                                                          4.398

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3743.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.422


#Path 81
Startpoint: nen5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3832.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nen5_9.clk[0] (.latch)                                           0.042     0.042
nen5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[7088].in[0] (.names)                                            0.775     0.941
[7088].out[0] (.names)                                           0.235     1.176
[7096].in[2] (.names)                                            0.100     1.276
[7096].out[0] (.names)                                           0.235     1.511
n_n3035.in[1] (.names)                                           0.485     1.996
n_n3035.out[0] (.names)                                          0.235     2.231
[2137].in[3] (.names)                                            0.491     2.722
[2137].out[0] (.names)                                           0.235     2.957
n_n3955.in[3] (.names)                                           0.486     3.443
n_n3955.out[0] (.names)                                          0.235     3.678
n_n3086.in[1] (.names)                                           0.486     4.163
n_n3086.out[0] (.names)                                          0.235     4.398
n_n3832.D[0] (.latch)                                            0.000     4.398
data arrival time                                                          4.398

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3832.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.422


#Path 82
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : nak5_2.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
[2075].in[3] (.names)                                            0.491     3.402
[2075].out[0] (.names)                                           0.235     3.637
n_n3638.in[2] (.names)                                           0.482     4.119
n_n3638.out[0] (.names)                                          0.235     4.354
nak5_2.D[0] (.latch)                                             0.000     4.354
data arrival time                                                          4.354

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nak5_2.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.354
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.377


#Path 83
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3462.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
[2075].in[3] (.names)                                            0.491     3.402
[2075].out[0] (.names)                                           0.235     3.637
n_n43.in[3] (.names)                                             0.481     4.118
n_n43.out[0] (.names)                                            0.235     4.353
n_n3462.D[0] (.latch)                                            0.000     4.353
data arrival time                                                          4.353

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3462.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.353
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.376


#Path 84
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3367.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
[796].in[3] (.names)                                             0.338     3.248
[796].out[0] (.names)                                            0.235     3.483
n_n3366.in[1] (.names)                                           0.629     4.112
n_n3366.out[0] (.names)                                          0.235     4.347
n_n3367.D[0] (.latch)                                            0.000     4.347
data arrival time                                                          4.347

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3367.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.347
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.371


#Path 85
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3221.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
[796].in[3] (.names)                                             0.338     3.248
[796].out[0] (.names)                                            0.235     3.483
n_n3209.in[1] (.names)                                           0.629     4.112
n_n3209.out[0] (.names)                                          0.235     4.347
n_n3221.D[0] (.latch)                                            0.000     4.347
data arrival time                                                          4.347

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3221.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.347
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.371


#Path 86
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3387.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
[796].in[3] (.names)                                             0.338     3.248
[796].out[0] (.names)                                            0.235     3.483
n_n3145.in[1] (.names)                                           0.628     4.111
n_n3145.out[0] (.names)                                          0.235     4.346
n_n3387.D[0] (.latch)                                            0.000     4.346
data arrival time                                                          4.346

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3387.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.346
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.370


#Path 87
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3626.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
[796].in[3] (.names)                                             0.338     3.248
[796].out[0] (.names)                                            0.235     3.483
n_n3162.in[1] (.names)                                           0.628     4.111
n_n3162.out[0] (.names)                                          0.235     4.346
n_n3626.D[0] (.latch)                                            0.000     4.346
data arrival time                                                          4.346

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3626.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.346
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.370


#Path 88
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3203.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
[796].in[3] (.names)                                             0.338     3.248
[796].out[0] (.names)                                            0.235     3.483
n_n3202.in[1] (.names)                                           0.628     4.111
n_n3202.out[0] (.names)                                          0.235     4.346
n_n3203.D[0] (.latch)                                            0.000     4.346
data arrival time                                                          4.346

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3203.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.346
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.370


#Path 89
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3081.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
[796].in[3] (.names)                                             0.338     3.248
[796].out[0] (.names)                                            0.235     3.483
n_n2977.in[1] (.names)                                           0.628     4.111
n_n2977.out[0] (.names)                                          0.235     4.346
n_n3081.D[0] (.latch)                                            0.000     4.346
data arrival time                                                          4.346

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3081.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.346
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.370


#Path 90
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3700.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
[796].in[3] (.names)                                             0.338     3.248
[796].out[0] (.names)                                            0.235     3.483
n_n3259.in[1] (.names)                                           0.628     4.111
n_n3259.out[0] (.names)                                          0.235     4.346
n_n3700.D[0] (.latch)                                            0.000     4.346
data arrival time                                                          4.346

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3700.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.346
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.370


#Path 91
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3473.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
[796].in[3] (.names)                                             0.338     3.248
[796].out[0] (.names)                                            0.235     3.483
n_n3472.in[1] (.names)                                           0.628     4.111
n_n3472.out[0] (.names)                                          0.235     4.346
n_n3473.D[0] (.latch)                                            0.000     4.346
data arrival time                                                          4.346

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3473.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.346
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.370


#Path 92
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3701.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
[796].in[3] (.names)                                             0.338     3.248
[796].out[0] (.names)                                            0.235     3.483
n_n3048.in[1] (.names)                                           0.628     4.111
n_n3048.out[0] (.names)                                          0.235     4.346
n_n3701.D[0] (.latch)                                            0.000     4.346
data arrival time                                                          4.346

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3701.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.346
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.370


#Path 93
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3799.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
[796].in[3] (.names)                                             0.338     3.248
[796].out[0] (.names)                                            0.235     3.483
n_n3798.in[1] (.names)                                           0.625     4.108
n_n3798.out[0] (.names)                                          0.235     4.343
n_n3799.D[0] (.latch)                                            0.000     4.343
data arrival time                                                          4.343

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3799.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.343
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.366


#Path 94
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3679.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
[796].in[3] (.names)                                             0.338     3.248
[796].out[0] (.names)                                            0.235     3.483
n_n3049.in[1] (.names)                                           0.625     4.108
n_n3049.out[0] (.names)                                          0.235     4.343
n_n3679.D[0] (.latch)                                            0.000     4.343
data arrival time                                                          4.343

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3679.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.343
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.366


#Path 95
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4021.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
[796].in[3] (.names)                                             0.338     3.248
[796].out[0] (.names)                                            0.235     3.483
n_n4020.in[1] (.names)                                           0.625     4.108
n_n4020.out[0] (.names)                                          0.235     4.343
n_n4021.D[0] (.latch)                                            0.000     4.343
data arrival time                                                          4.343

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4021.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.343
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.366


#Path 96
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3793.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
[796].in[3] (.names)                                             0.338     3.248
[796].out[0] (.names)                                            0.235     3.483
n_n3695.in[1] (.names)                                           0.625     4.108
n_n3695.out[0] (.names)                                          0.235     4.343
n_n3793.D[0] (.latch)                                            0.000     4.343
data arrival time                                                          4.343

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3793.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.343
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.366


#Path 97
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3344.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
[796].in[3] (.names)                                             0.338     3.248
[796].out[0] (.names)                                            0.235     3.483
n_n3103.in[1] (.names)                                           0.621     4.104
n_n3103.out[0] (.names)                                          0.235     4.339
n_n3344.D[0] (.latch)                                            0.000     4.339
data arrival time                                                          4.339

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3344.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.339
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.363


#Path 98
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3433.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
[796].in[3] (.names)                                             0.338     3.248
[796].out[0] (.names)                                            0.235     3.483
n_n3172.in[1] (.names)                                           0.621     4.104
n_n3172.out[0] (.names)                                          0.235     4.339
n_n3433.D[0] (.latch)                                            0.000     4.339
data arrival time                                                          4.339

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3433.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.339
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.363


#Path 99
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3659.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
[796].in[3] (.names)                                             0.338     3.248
[796].out[0] (.names)                                            0.235     3.483
n_n3658.in[1] (.names)                                           0.621     4.104
n_n3658.out[0] (.names)                                          0.235     4.339
n_n3659.D[0] (.latch)                                            0.000     4.339
data arrival time                                                          4.339

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3659.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.339
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.363


#Path 100
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3311.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_2.in[0] (.names)                                            0.500     0.667
nrq5_2.out[0] (.names)                                           0.235     0.902
[2288].in[3] (.names)                                            0.337     1.238
[2288].out[0] (.names)                                           0.235     1.473
[6967].in[0] (.names)                                            0.628     2.101
[6967].out[0] (.names)                                           0.235     2.336
[6974].in[2] (.names)                                            0.339     2.675
[6974].out[0] (.names)                                           0.235     2.910
[796].in[3] (.names)                                             0.338     3.248
[796].out[0] (.names)                                            0.235     3.483
n_n3310.in[1] (.names)                                           0.621     4.104
n_n3310.out[0] (.names)                                          0.235     4.339
n_n3311.D[0] (.latch)                                            0.000     4.339
data arrival time                                                          4.339

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3311.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.339
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.363


#End of timing report
