// Seed: 1428149434
program module_0 ();
  logic id_1;
  always @(posedge 1 or posedge id_1) begin : LABEL_0
    id_1 <= id_1;
  end
  logic id_2;
endprogram
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  not primCall (id_3, id_4);
  module_0 modCall_1 ();
  input wire id_1;
  logic [7:0] id_5;
  assign id_5[1] = 1;
  assign id_5[(1)+1 :-1'b0] = -1 + -1;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
  wire id_4;
  ;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
