// Seed: 4003250175
module module_0 (
    id_1
);
  output wire id_1;
  integer [-1 : 1] id_2;
  assign id_1 = id_2;
  logic id_3 = -1 * -1;
endmodule
module module_1 (
    output tri id_0
);
  wire id_2;
  module_0 modCall_1 (id_2);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  module_0 modCall_1 (id_1);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6 = id_4;
endmodule
module module_3 #(
    parameter id_5 = 32'd78,
    parameter id_6 = 32'd37
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    _id_6
);
  output wire _id_6;
  input wire _id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout logic [7:0] id_1;
  logic id_7 = -1;
  module_0 modCall_1 (id_4);
  wire id_8;
endmodule
