<rss version="2.0">
  <channel>
    <title>GitHub Systemverilog Languages Weekly Trending</title>
    <link>https://github.com/isboyjc/github-trending-api</link>
    <description>Weekly Trending of Systemverilog Languages in GitHub</description>
    <pubDate>Sun, 29 Dec 2024 07:12:34 GMT</pubDate>
    <item>
      <title>adam-maj/tiny-gpu</title>
      <link>https://github.com/adam-maj/tiny-gpu</link>
      <description>A minimal GPU design in Verilog to learn how GPUs work from the ground up</description>
      <guid>https://github.com/adam-maj/tiny-gpu</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>7,224</stars>
      <forks>547</forks>
      <addStars>33</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/64697628?s=40&amp;v=4</avatar>
          <name>adam-maj</name>
          <url>https://github.com/adam-maj</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/10238372?s=40&amp;v=4</avatar>
          <name>ashaltu</name>
          <url>https://github.com/ashaltu</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/22633385?s=40&amp;v=4</avatar>
          <name>eltociear</name>
          <url>https://github.com/eltociear</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/38108242?s=40&amp;v=4</avatar>
          <name>xianbaoqian</name>
          <url>https://github.com/xianbaoqian</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>pulp-platform/axi</title>
      <link>https://github.com/pulp-platform/axi</link>
      <description>AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication</description>
      <guid>https://github.com/pulp-platform/axi</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>1,155</stars>
      <forks>272</forks>
      <addStars>11</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/3583291?s=40&amp;v=4</avatar>
          <name>andreaskurth</name>
          <url>https://github.com/andreaskurth</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/65011851?s=40&amp;v=4</avatar>
          <name>thommythomaso</name>
          <url>https://github.com/thommythomaso</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/6088584?s=40&amp;v=4</avatar>
          <name>micprog</name>
          <url>https://github.com/micprog</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/6261373?s=40&amp;v=4</avatar>
          <name>suehtamacv</name>
          <url>https://github.com/suehtamacv</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/199415?s=40&amp;v=4</avatar>
          <name>zarubaf</name>
          <url>https://github.com/zarubaf</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>pulp-platform/riscv-dbg</title>
      <link>https://github.com/pulp-platform/riscv-dbg</link>
      <description>RISC-V Debug Support for our PULP RISC-V Cores</description>
      <guid>https://github.com/pulp-platform/riscv-dbg</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>235</stars>
      <forks>78</forks>
      <addStars>1</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/13798471?s=40&amp;v=4</avatar>
          <name>bluewww</name>
          <url>https://github.com/bluewww</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/199415?s=40&amp;v=4</avatar>
          <name>zarubaf</name>
          <url>https://github.com/zarubaf</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/41358501?s=40&amp;v=4</avatar>
          <name>msfschaffner</name>
          <url>https://github.com/msfschaffner</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/3583291?s=40&amp;v=4</avatar>
          <name>andreaskurth</name>
          <url>https://github.com/andreaskurth</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/40633348?s=40&amp;v=4</avatar>
          <name>Silabs-ArjanB</name>
          <url>https://github.com/Silabs-ArjanB</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>openhwgroup/cvfpu</title>
      <link>https://github.com/openhwgroup/cvfpu</link>
      <description>Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.</description>
      <guid>https://github.com/openhwgroup/cvfpu</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>443</stars>
      <forks>117</forks>
      <addStars>2</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/9446837?s=40&amp;v=4</avatar>
          <name>michael-platzer</name>
          <url>https://github.com/michael-platzer</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/199415?s=40&amp;v=4</avatar>
          <name>zarubaf</name>
          <url>https://github.com/zarubaf</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/55843305?s=40&amp;v=4</avatar>
          <name>lucabertaccini</name>
          <url>https://github.com/lucabertaccini</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/18549773?s=40&amp;v=4</avatar>
          <name>davideschiavone</name>
          <url>https://github.com/davideschiavone</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/33124232?s=40&amp;v=4</avatar>
          <name>stmach</name>
          <url>https://github.com/stmach</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>openhwgroup/cv-hpdcache</title>
      <link>https://github.com/openhwgroup/cv-hpdcache</link>
      <description>RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores</description>
      <guid>https://github.com/openhwgroup/cv-hpdcache</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>62</stars>
      <forks>20</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/15080006?s=40&amp;v=4</avatar>
          <name>cfuguet</name>
          <url>https://github.com/cfuguet</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/72170189?s=40&amp;v=4</avatar>
          <name>AileonN</name>
          <url>https://github.com/AileonN</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/94678394?s=40&amp;v=4</avatar>
          <name>Gchauvon</name>
          <url>https://github.com/Gchauvon</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/50929?s=40&amp;v=4</avatar>
          <name>Intuity</name>
          <url>https://github.com/Intuity</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/9446837?s=40&amp;v=4</avatar>
          <name>michael-platzer</name>
          <url>https://github.com/michael-platzer</url>
        </contributor>
      </contributors>
    </item>
  </channel>
</rss>