{
    "1": {
        "name": "pool1",
        "file": "pool1.cpp",
        "fileloc": "25",
        "instructions": "250",
        "total_instructions": "1283",
        "calls": "35 24",
        "basicblocks": "4",
        "loads": {
            "L": "116"
        },
        "stores": {
            "L": "6"
        },
        "loops": {
            "L": "1"
        }
    },
    "2": {
        "name": "norm1_Pipeline_L15_L16",
        "file": "..\/AlexNet-FPGA-implementation\/Norm1\/src\/norm1.cpp",
        "fileloc": "121",
        "instructions": "56",
        "total_instructions": "1280",
        "calls": "64 64 64 64",
        "basicblocks": "4",
        "loads": {
            "L": "6"
        },
        "stores": {
            "L": "7"
        },
        "loops": {
            "L": "1"
        }
    },
    "3": {
        "name": "conv1_Pipeline_L2_L3_L4",
        "file": "..\/AlexNet-FPGA-implementation\/Conv1\/src\/conv1.cpp",
        "fileloc": "80",
        "instructions": "85",
        "total_instructions": "85",
        "calls": "",
        "basicblocks": "12",
        "loads": {
            "L": "5",
            "T": "1"
        },
        "stores": {
            "L": "17"
        },
        "loops": {
            "L": "1"
        }
    },
    "4": {
        "name": "conv5_Pipeline_F1_1",
        "file": "..\/AlexNet-FPGA-implementation\/Conv5\/src\/conv5.cpp",
        "fileloc": "79",
        "instructions": "64",
        "total_instructions": "64",
        "calls": "",
        "basicblocks": "14",
        "loads": {
            "L": "3",
            "T": "1"
        },
        "stores": {
            "L": "15"
        },
        "loops": {
            "L": "1"
        }
    },
    "5": {
        "name": "conv4_Pipeline_F1_1",
        "file": "..\/AlexNet-FPGA-implementation\/Conv4\/src\/conv4.cpp",
        "fileloc": "81",
        "instructions": "64",
        "total_instructions": "64",
        "calls": "",
        "basicblocks": "14",
        "loads": {
            "L": "3",
            "T": "1"
        },
        "stores": {
            "L": "15"
        },
        "loops": {
            "L": "1"
        }
    },
    "6": {
        "name": "conv2_Pipeline_M2",
        "file": "..\/AlexNet-FPGA-implementation\/Conv2\/src\/conv2.cpp",
        "fileloc": "221",
        "instructions": "397",
        "total_instructions": "397",
        "calls": "",
        "basicblocks": "4",
        "loads": {
            "L": "28"
        },
        "stores": {
            "L": "29"
        },
        "loops": {
            "L": "1"
        }
    },
    "7": {
        "name": "pool5",
        "file": "pool5.cpp",
        "fileloc": "25",
        "instructions": "111",
        "total_instructions": "571",
        "calls": "14 23",
        "basicblocks": "4",
        "loads": {
            "L": "42"
        },
        "stores": {
            "L": "6"
        },
        "loops": {
            "L": "1"
        }
    },
    "8": {
        "name": "norm1_Pipeline_L5_L6",
        "file": "..\/AlexNet-FPGA-implementation\/Norm1\/src\/norm1.cpp",
        "fileloc": "75",
        "instructions": "60",
        "total_instructions": "1590",
        "calls": "64 64 64 64 64",
        "basicblocks": "4",
        "loads": {
            "L": "7"
        },
        "stores": {
            "L": "7"
        },
        "loops": {
            "L": "1"
        }
    },
    "9": {
        "name": "norm1_Pipeline_L12_L13",
        "file": "..\/AlexNet-FPGA-implementation\/Norm1\/src\/norm1.cpp",
        "fileloc": "108",
        "instructions": "60",
        "total_instructions": "1590",
        "calls": "64 64 64 64 64",
        "basicblocks": "4",
        "loads": {
            "L": "7"
        },
        "stores": {
            "L": "7"
        },
        "loops": {
            "L": "1"
        }
    },
    "10": {
        "name": "norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2",
        "file": "..\/AlexNet-FPGA-implementation\/Norm2\/src\/norm2.cpp",
        "fileloc": "49",
        "instructions": "827",
        "total_instructions": "827",
        "calls": "",
        "basicblocks": "261",
        "loads": {
            "L": "6"
        },
        "stores": {
            "L": "266"
        },
        "loops": {
            "L": "1"
        }
    },
    "11": {
        "name": "conv3_Pipeline_C1_1",
        "file": "..\/AlexNet-FPGA-implementation\/Conv3\/src\/conv3.cpp",
        "fileloc": "73",
        "instructions": "4896",
        "total_instructions": "4896",
        "calls": "",
        "basicblocks": "4",
        "loads": {
            "L": "573"
        },
        "stores": {
            "L": "340"
        },
        "loops": {
            "L": "1"
        }
    },
    "12": {
        "name": "conv5_Pipeline_L1_1",
        "file": "..\/AlexNet-FPGA-implementation\/Conv5\/src\/conv5.cpp",
        "fileloc": "69",
        "instructions": "107",
        "total_instructions": "107",
        "calls": "",
        "basicblocks": "30",
        "loads": {
            "L": "4"
        },
        "stores": {
            "L": "31"
        },
        "loops": {
            "L": "1"
        }
    },
    "13": {
        "name": "conv3_Pipeline_L1_1",
        "file": "..\/AlexNet-FPGA-implementation\/Conv3\/src\/conv3.cpp",
        "fileloc": "76",
        "instructions": "107",
        "total_instructions": "107",
        "calls": "",
        "basicblocks": "30",
        "loads": {
            "L": "4"
        },
        "stores": {
            "L": "31"
        },
        "loops": {
            "L": "1"
        }
    },
    "14": {
        "name": "pool5_Pipeline_L4",
        "file": "..\/AlexNet-FPGA-implementation\/Pool5\/src\/pool5.cpp",
        "fileloc": "42",
        "instructions": "119",
        "total_instructions": "119",
        "calls": "",
        "basicblocks": "18",
        "loads": {
            "L": "14"
        },
        "stores": {
            "L": "28"
        },
        "loops": {
            "L": "1"
        }
    },
    "15": {
        "name": "conv3_Pipeline_M1",
        "file": "..\/AlexNet-FPGA-implementation\/Conv3\/src\/conv3.cpp",
        "fileloc": "144",
        "instructions": "356",
        "total_instructions": "356",
        "calls": "",
        "basicblocks": "4",
        "loads": {
            "L": "1"
        },
        "stores": {
            "L": "15"
        },
        "loops": {
            "L": "1"
        }
    },
    "16": {
        "name": "conv2_Pipeline_L5_L6",
        "file": "..\/AlexNet-FPGA-implementation\/Conv2\/src\/conv2.cpp",
        "fileloc": "64",
        "instructions": "1498",
        "total_instructions": "1498",
        "calls": "",
        "basicblocks": "35",
        "loads": {
            "L": "57"
        },
        "stores": {
            "L": "60"
        },
        "loops": {
            "L": "1"
        }
    },
    "17": {
        "name": "NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3",
        "file": "NN.cpp",
        "fileloc": "57",
        "instructions": "76",
        "total_instructions": "76",
        "calls": "",
        "basicblocks": "4",
        "loads": {
            "L": "6"
        },
        "stores": {
            "L": "11"
        },
        "loops": {
            "L": "1"
        }
    },
    "18": {
        "name": "conv2_Pipeline_F2_1",
        "file": "..\/AlexNet-FPGA-implementation\/Conv2\/src\/conv2.cpp",
        "fileloc": "167",
        "instructions": "112",
        "total_instructions": "112",
        "calls": "",
        "basicblocks": "30",
        "loads": {
            "L": "3",
            "T": "1"
        },
        "stores": {
            "L": "31"
        },
        "loops": {
            "L": "1"
        }
    },
    "19": {
        "name": "pool2_Pipeline_L4",
        "file": "..\/AlexNet-FPGA-implementation\/Pool2\/src\/pool2.cpp",
        "fileloc": "42",
        "instructions": "231",
        "total_instructions": "231",
        "calls": "",
        "basicblocks": "32",
        "loads": {
            "L": "28"
        },
        "stores": {
            "L": "56"
        },
        "loops": {
            "L": "1"
        }
    },
    "20": {
        "name": "conv2_Pipeline_S11",
        "file": "..\/AlexNet-FPGA-implementation\/Conv2\/src\/conv2.cpp",
        "fileloc": "52",
        "instructions": "15614",
        "total_instructions": "15614",
        "calls": "",
        "basicblocks": "36",
        "loads": {
            "L": "5767"
        },
        "stores": {
            "L": "1924"
        },
        "loops": {
            "L": "1"
        }
    },
    "21": {
        "name": "NN_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3",
        "file": "NN.cpp",
        "fileloc": "76",
        "instructions": "74",
        "total_instructions": "74",
        "calls": "",
        "basicblocks": "4",
        "loads": {
            "L": "6"
        },
        "stores": {
            "L": "11"
        },
        "loops": {
            "L": "1"
        }
    },
    "22": {
        "name": "conv3_Pipeline_VITIS_LOOP_91_1",
        "file": "..\/AlexNet-FPGA-implementation\/Conv3\/src\/conv3.cpp",
        "fileloc": "91",
        "instructions": "1197",
        "total_instructions": "1197",
        "calls": "",
        "basicblocks": "174",
        "loads": {
            "L": "170"
        },
        "stores": {
            "L": "340"
        },
        "loops": {
            "L": "1"
        }
    },
    "23": {
        "name": "pool5_Pipeline_L5_L6",
        "file": "..\/AlexNet-FPGA-implementation\/Pool5\/src\/pool5.cpp",
        "fileloc": "42",
        "instructions": "341",
        "total_instructions": "341",
        "calls": "",
        "basicblocks": "4",
        "loads": {
            "L": "45"
        },
        "stores": {
            "L": "35",
            "T": "1"
        },
        "loops": {
            "L": "1"
        }
    },
    "24": {
        "name": "pool1_Pipeline_L5_L6",
        "file": "..\/AlexNet-FPGA-implementation\/Pool1\/src\/pool1.cpp",
        "fileloc": "25",
        "instructions": "604",
        "total_instructions": "604",
        "calls": "",
        "basicblocks": "41",
        "loads": {
            "L": "87"
        },
        "stores": {
            "L": "129"
        },
        "loops": {
            "L": "1"
        }
    },
    "25": {
        "name": "norm2_Pipeline_L2_L3",
        "file": "..\/AlexNet-FPGA-implementation\/Norm2\/src\/norm2.cpp",
        "fileloc": "59",
        "instructions": "51",
        "total_instructions": "1275",
        "calls": "64 64 64 64",
        "basicblocks": "4",
        "loads": {
            "L": "6"
        },
        "stores": {
            "L": "7"
        },
        "loops": {
            "L": "1"
        }
    },
    "26": {
        "name": "norm1_Pipeline_L2_L3",
        "file": "..\/AlexNet-FPGA-implementation\/Norm1\/src\/norm1.cpp",
        "fileloc": "60",
        "instructions": "51",
        "total_instructions": "1275",
        "calls": "64 64 64 64",
        "basicblocks": "4",
        "loads": {
            "L": "6"
        },
        "stores": {
            "L": "7"
        },
        "loops": {
            "L": "1"
        }
    },
    "27": {
        "name": "conv3",
        "file": "conv3.cpp",
        "fileloc": "30",
        "instructions": "1247",
        "total_instructions": "7867",
        "calls": "13 44 22 11 15",
        "basicblocks": "4",
        "loads": {
            "G": "1",
            "L": "509"
        },
        "stores": {
            "L": "173"
        },
        "loops": {
            "L": "1"
        }
    },
    "0": {
        "name": "NN",
        "file": "NN.cpp",
        "fileloc": "38",
        "instructions": "107",
        "total_instructions": "114643",
        "calls": "46 1 36 17 32 42 39 21 27 59 74 62 47 7",
        "basicblocks": "1"
    },
    "28": {
        "name": "norm1_Pipeline_L8_L9_L10",
        "file": "..\/AlexNet-FPGA-implementation\/Norm1\/src\/norm1.cpp",
        "fileloc": "90",
        "instructions": "270",
        "total_instructions": "2106",
        "calls": "64 64 64 64 64 64",
        "basicblocks": "4",
        "loads": {
            "L": "101"
        },
        "stores": {
            "L": "11"
        },
        "loops": {
            "L": "1"
        }
    },
    "29": {
        "name": "conv2_Pipeline_F11",
        "file": "..\/AlexNet-FPGA-implementation\/Conv2\/src\/conv2.cpp",
        "fileloc": "56",
        "instructions": "246",
        "total_instructions": "246",
        "calls": "",
        "basicblocks": "10",
        "loads": {
            "L": "46"
        },
        "stores": {
            "L": "52"
        },
        "loops": {
            "L": "1"
        }
    },
    "30": {
        "name": "conv2_Pipeline_M1",
        "file": "..\/AlexNet-FPGA-implementation\/Conv2\/src\/conv2.cpp",
        "fileloc": "136",
        "instructions": "397",
        "total_instructions": "397",
        "calls": "",
        "basicblocks": "4",
        "loads": {
            "L": "28"
        },
        "stores": {
            "L": "29"
        },
        "loops": {
            "L": "1"
        }
    },
    "31": {
        "name": "conv5_Pipeline_C1_1",
        "file": "..\/AlexNet-FPGA-implementation\/Conv5\/src\/conv5.cpp",
        "fileloc": "64",
        "instructions": "4898",
        "total_instructions": "4898",
        "calls": "",
        "basicblocks": "4",
        "loads": {
            "L": "573"
        },
        "stores": {
            "L": "340"
        },
        "loops": {
            "L": "1"
        }
    },
    "32": {
        "name": "conv2",
        "file": "conv2.cpp",
        "fileloc": "30",
        "instructions": "12143",
        "total_instructions": "49093",
        "calls": "71 37 67 57 20 29 16 30 18 58 45 50 61 6",
        "basicblocks": "13",
        "loads": {
            "G": "2",
            "L": "4944"
        },
        "stores": {
            "L": "2966"
        },
        "loops": {
            "L": "2",
            "N": "2"
        }
    },
    "33": {
        "name": "conv5_Pipeline_C2_1",
        "file": "..\/AlexNet-FPGA-implementation\/Conv5\/src\/conv5.cpp",
        "fileloc": "64",
        "instructions": "4898",
        "total_instructions": "4898",
        "calls": "",
        "basicblocks": "4",
        "loads": {
            "L": "573"
        },
        "stores": {
            "L": "340"
        },
        "loops": {
            "L": "1"
        }
    },
    "34": {
        "name": "conv5_Pipeline_F2_1",
        "file": "..\/AlexNet-FPGA-implementation\/Conv5\/src\/conv5.cpp",
        "fileloc": "166",
        "instructions": "64",
        "total_instructions": "64",
        "calls": "",
        "basicblocks": "14",
        "loads": {
            "L": "3",
            "T": "1"
        },
        "stores": {
            "L": "15"
        },
        "loops": {
            "L": "1"
        }
    },
    "35": {
        "name": "pool1_Pipeline_L4",
        "file": "..\/AlexNet-FPGA-implementation\/Pool1\/src\/pool1.cpp",
        "fileloc": "42",
        "instructions": "429",
        "total_instructions": "429",
        "calls": "",
        "basicblocks": "60",
        "loads": {
            "L": "64"
        },
        "stores": {
            "L": "116"
        },
        "loops": {
            "L": "1"
        }
    },
    "36": {
        "name": "norm1",
        "file": "norm1.cpp",
        "fileloc": "32",
        "instructions": "103",
        "total_instructions": "8290",
        "calls": "65 26 8 28 9 2",
        "basicblocks": "1"
    },
    "37": {
        "name": "conv2_Pipeline_L2_1",
        "file": "..\/AlexNet-FPGA-implementation\/Conv2\/src\/conv2.cpp",
        "fileloc": "156",
        "instructions": "499",
        "total_instructions": "499",
        "calls": "",
        "basicblocks": "160",
        "loads": {
            "L": "4"
        },
        "stores": {
            "L": "161"
        },
        "loops": {
            "L": "1"
        }
    },
    "38": {
        "name": "conv1_Pipeline_L1",
        "file": "..\/AlexNet-FPGA-implementation\/Conv1\/src\/conv1.cpp",
        "fileloc": "46",
        "instructions": "1516",
        "total_instructions": "1516",
        "calls": "",
        "basicblocks": "10",
        "loads": {
            "G": "1",
            "L": "2"
        },
        "stores": {
            "L": "9"
        },
        "loops": {
            "L": "1"
        }
    },
    "39": {
        "name": "norm2",
        "file": "norm2.cpp",
        "fileloc": "31",
        "instructions": "263",
        "total_instructions": "9251",
        "calls": "10 25 41 69 55 52",
        "basicblocks": "1"
    },
    "40": {
        "name": "conv4_Pipeline_VITIS_LOOP_87_1",
        "file": "..\/AlexNet-FPGA-implementation\/Conv4\/src\/conv4.cpp",
        "fileloc": "87",
        "instructions": "1197",
        "total_instructions": "1197",
        "calls": "",
        "basicblocks": "174",
        "loads": {
            "L": "170"
        },
        "stores": {
            "L": "340"
        },
        "loops": {
            "L": "1"
        }
    },
    "41": {
        "name": "norm2_Pipeline_L5_L6",
        "file": "..\/AlexNet-FPGA-implementation\/Norm2\/src\/norm2.cpp",
        "fileloc": "74",
        "instructions": "60",
        "total_instructions": "1590",
        "calls": "64 64 64 64 64",
        "basicblocks": "4",
        "loads": {
            "L": "7"
        },
        "stores": {
            "L": "7"
        },
        "loops": {
            "L": "1"
        }
    },
    "42": {
        "name": "pool2",
        "file": "pool2.cpp",
        "fileloc": "25",
        "instructions": "198",
        "total_instructions": "914",
        "calls": "19 60",
        "basicblocks": "4",
        "loads": {
            "L": "88"
        },
        "stores": {
            "L": "8"
        },
        "loops": {
            "L": "1"
        }
    },
    "43": {
        "name": "conv4_Pipeline_L1_1",
        "file": "..\/AlexNet-FPGA-implementation\/Conv4\/src\/conv4.cpp",
        "fileloc": "71",
        "instructions": "107",
        "total_instructions": "107",
        "calls": "",
        "basicblocks": "30",
        "loads": {
            "L": "4"
        },
        "stores": {
            "L": "31"
        },
        "loops": {
            "L": "1"
        }
    },
    "44": {
        "name": "conv3_Pipeline_F1_1",
        "file": "..\/AlexNet-FPGA-implementation\/Conv3\/src\/conv3.cpp",
        "fileloc": "85",
        "instructions": "64",
        "total_instructions": "64",
        "calls": "",
        "basicblocks": "14",
        "loads": {
            "L": "3",
            "T": "1"
        },
        "stores": {
            "L": "15"
        },
        "loops": {
            "L": "1"
        }
    },
    "45": {
        "name": "conv2_Pipeline_S21",
        "file": "..\/AlexNet-FPGA-implementation\/Conv2\/src\/conv2.cpp",
        "fileloc": "52",
        "instructions": "15614",
        "total_instructions": "15614",
        "calls": "",
        "basicblocks": "36",
        "loads": {
            "L": "5767"
        },
        "stores": {
            "L": "1924"
        },
        "loops": {
            "L": "1"
        }
    },
    "46": {
        "name": "conv1",
        "file": "conv1.cpp",
        "fileloc": "21",
        "instructions": "779",
        "total_instructions": "5163",
        "calls": "3 68 38",
        "basicblocks": "7",
        "loads": {
            "L": "364"
        },
        "stores": {
            "L": "2"
        },
        "loops": {
            "L": "1",
            "N": "1"
        }
    },
    "47": {
        "name": "conv5",
        "file": "conv5.cpp",
        "fileloc": "30",
        "instructions": "2623",
        "total_instructions": "15869",
        "calls": "12 63 4 66 31 53 34 75 33 48",
        "basicblocks": "7",
        "loads": {
            "G": "2",
            "L": "1018"
        },
        "stores": {
            "L": "515"
        },
        "loops": {
            "L": "2"
        }
    },
    "48": {
        "name": "conv5_Pipeline_M2",
        "file": "..\/AlexNet-FPGA-implementation\/Conv5\/src\/conv5.cpp",
        "fileloc": "220",
        "instructions": "356",
        "total_instructions": "356",
        "calls": "",
        "basicblocks": "4",
        "loads": {
            "L": "1"
        },
        "stores": {
            "L": "15"
        },
        "loops": {
            "L": "1"
        }
    },
    "49": {
        "name": "conv4_Pipeline_L2_1",
        "file": "..\/AlexNet-FPGA-implementation\/Conv4\/src\/conv4.cpp",
        "fileloc": "157",
        "instructions": "109",
        "total_instructions": "109",
        "calls": "",
        "basicblocks": "30",
        "loads": {
            "L": "4"
        },
        "stores": {
            "L": "31"
        },
        "loops": {
            "L": "1"
        }
    },
    "50": {
        "name": "conv2_Pipeline_F21",
        "file": "..\/AlexNet-FPGA-implementation\/Conv2\/src\/conv2.cpp",
        "fileloc": "56",
        "instructions": "246",
        "total_instructions": "246",
        "calls": "",
        "basicblocks": "10",
        "loads": {
            "L": "46"
        },
        "stores": {
            "L": "52"
        },
        "loops": {
            "L": "1"
        }
    },
    "51": {
        "name": "conv4_Pipeline_M1",
        "file": "..\/AlexNet-FPGA-implementation\/Conv4\/src\/conv4.cpp",
        "fileloc": "136",
        "instructions": "356",
        "total_instructions": "356",
        "calls": "",
        "basicblocks": "4",
        "loads": {
            "L": "1"
        },
        "stores": {
            "L": "15"
        },
        "loops": {
            "L": "1"
        }
    },
    "52": {
        "name": "norm2_Pipeline_L15_L16",
        "file": "..\/AlexNet-FPGA-implementation\/Norm2\/src\/norm2.cpp",
        "fileloc": "120",
        "instructions": "56",
        "total_instructions": "1280",
        "calls": "64 64 64 64",
        "basicblocks": "4",
        "loads": {
            "L": "6"
        },
        "stores": {
            "L": "7"
        },
        "loops": {
            "L": "1"
        }
    },
    "53": {
        "name": "conv5_Pipeline_M1",
        "file": "..\/AlexNet-FPGA-implementation\/Conv5\/src\/conv5.cpp",
        "fileloc": "135",
        "instructions": "356",
        "total_instructions": "356",
        "calls": "",
        "basicblocks": "4",
        "loads": {
            "L": "1"
        },
        "stores": {
            "L": "15"
        },
        "loops": {
            "L": "1"
        }
    },
    "54": {
        "name": "conv4_Pipeline_C1_1",
        "file": "..\/AlexNet-FPGA-implementation\/Conv4\/src\/conv4.cpp",
        "fileloc": "66",
        "instructions": "4898",
        "total_instructions": "4898",
        "calls": "",
        "basicblocks": "4",
        "loads": {
            "L": "573"
        },
        "stores": {
            "L": "340"
        },
        "loops": {
            "L": "1"
        }
    },
    "55": {
        "name": "norm2_Pipeline_L12_L13",
        "file": "..\/AlexNet-FPGA-implementation\/Norm2\/src\/norm2.cpp",
        "fileloc": "107",
        "instructions": "60",
        "total_instructions": "1590",
        "calls": "64 64 64 64 64",
        "basicblocks": "4",
        "loads": {
            "L": "7"
        },
        "stores": {
            "L": "7"
        },
        "loops": {
            "L": "1"
        }
    },
    "56": {
        "name": "conv4_Pipeline_C2_1",
        "file": "..\/AlexNet-FPGA-implementation\/Conv4\/src\/conv4.cpp",
        "fileloc": "66",
        "instructions": "4898",
        "total_instructions": "4898",
        "calls": "",
        "basicblocks": "4",
        "loads": {
            "L": "573"
        },
        "stores": {
            "L": "340"
        },
        "loops": {
            "L": "1"
        }
    },
    "57": {
        "name": "conv2_Pipeline_VITIS_LOOP_85_1",
        "file": "..\/AlexNet-FPGA-implementation\/Conv2\/src\/conv2.cpp",
        "fileloc": "85",
        "instructions": "110",
        "total_instructions": "110",
        "calls": "",
        "basicblocks": "32",
        "loads": {
            "L": "3"
        },
        "stores": {
            "L": "33"
        },
        "loops": {
            "L": "1"
        }
    },
    "58": {
        "name": "conv2_Pipeline_VITIS_LOOP_173_7",
        "file": "..\/AlexNet-FPGA-implementation\/Conv2\/src\/conv2.cpp",
        "fileloc": "173",
        "instructions": "110",
        "total_instructions": "110",
        "calls": "",
        "basicblocks": "32",
        "loads": {
            "L": "3"
        },
        "stores": {
            "L": "33"
        },
        "loops": {
            "L": "1"
        }
    },
    "59": {
        "name": "NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_31",
        "file": "NN.cpp",
        "fileloc": "87",
        "instructions": "108",
        "total_instructions": "108",
        "calls": "",
        "basicblocks": "4",
        "loads": {
            "L": "18"
        },
        "stores": {
            "L": "11"
        },
        "loops": {
            "L": "1"
        }
    },
    "60": {
        "name": "pool2_Pipeline_L5_L6",
        "file": "..\/AlexNet-FPGA-implementation\/Pool2\/src\/pool2.cpp",
        "fileloc": "25",
        "instructions": "485",
        "total_instructions": "485",
        "calls": "",
        "basicblocks": "27",
        "loads": {
            "L": "87"
        },
        "stores": {
            "L": "73"
        },
        "loops": {
            "L": "1"
        }
    },
    "61": {
        "name": "conv2_Pipeline_L8_L9",
        "file": "..\/AlexNet-FPGA-implementation\/Conv2\/src\/conv2.cpp",
        "fileloc": "64",
        "instructions": "1498",
        "total_instructions": "1498",
        "calls": "",
        "basicblocks": "35",
        "loads": {
            "L": "57"
        },
        "stores": {
            "L": "60"
        },
        "loops": {
            "L": "1"
        }
    },
    "62": {
        "name": "NN_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_32",
        "file": "NN.cpp",
        "fileloc": "96",
        "instructions": "108",
        "total_instructions": "108",
        "calls": "",
        "basicblocks": "4",
        "loads": {
            "L": "18"
        },
        "stores": {
            "L": "11"
        },
        "loops": {
            "L": "1"
        }
    },
    "63": {
        "name": "conv5_Pipeline_L2_1",
        "file": "..\/AlexNet-FPGA-implementation\/Conv5\/src\/conv5.cpp",
        "fileloc": "155",
        "instructions": "109",
        "total_instructions": "109",
        "calls": "",
        "basicblocks": "30",
        "loads": {
            "L": "4"
        },
        "stores": {
            "L": "31"
        },
        "loops": {
            "L": "1"
        }
    },
    "64": {
        "name": "pow_generic<float>",
        "file": "hls_pow.h",
        "fileloc": "291",
        "instructions": "306",
        "total_instructions": "306",
        "calls": "",
        "basicblocks": "1",
        "loads": {
            "G": "7"
        }
    },
    "65": {
        "name": "norm1_Pipeline_L1_VITIS_LOOP_51_1_VITIS_LOOP_52_2",
        "file": "..\/AlexNet-FPGA-implementation\/Norm1\/src\/norm1.cpp",
        "fileloc": "50",
        "instructions": "346",
        "total_instructions": "346",
        "calls": "",
        "basicblocks": "101",
        "loads": {
            "L": "6"
        },
        "stores": {
            "L": "106"
        },
        "loops": {
            "L": "1"
        }
    },
    "66": {
        "name": "conv5_Pipeline_VITIS_LOOP_85_1",
        "file": "..\/AlexNet-FPGA-implementation\/Conv5\/src\/conv5.cpp",
        "fileloc": "85",
        "instructions": "1197",
        "total_instructions": "1197",
        "calls": "",
        "basicblocks": "174",
        "loads": {
            "L": "170"
        },
        "stores": {
            "L": "340"
        },
        "loops": {
            "L": "1"
        }
    },
    "67": {
        "name": "conv2_Pipeline_F1_1",
        "file": "..\/AlexNet-FPGA-implementation\/Conv2\/src\/conv2.cpp",
        "fileloc": "79",
        "instructions": "112",
        "total_instructions": "112",
        "calls": "",
        "basicblocks": "30",
        "loads": {
            "L": "3",
            "T": "1"
        },
        "stores": {
            "L": "31"
        },
        "loops": {
            "L": "1"
        }
    },
    "68": {
        "name": "conv1_Pipeline_L7",
        "file": "..\/AlexNet-FPGA-implementation\/Conv1\/src\/conv1.cpp",
        "fileloc": "47",
        "instructions": "2783",
        "total_instructions": "2783",
        "calls": "",
        "basicblocks": "15",
        "loads": {
            "L": "702",
            "T": "48"
        },
        "stores": {
            "L": "837"
        },
        "loops": {
            "L": "1"
        }
    },
    "69": {
        "name": "norm2_Pipeline_L8_L9_L10",
        "file": "..\/AlexNet-FPGA-implementation\/Norm2\/src\/norm2.cpp",
        "fileloc": "89",
        "instructions": "590",
        "total_instructions": "2426",
        "calls": "64 64 64 64 64 64",
        "basicblocks": "4",
        "loads": {
            "L": "261"
        },
        "stores": {
            "L": "11"
        },
        "loops": {
            "L": "1"
        }
    },
    "70": {
        "name": "conv4_Pipeline_F2_1",
        "file": "..\/AlexNet-FPGA-implementation\/Conv4\/src\/conv4.cpp",
        "fileloc": "168",
        "instructions": "64",
        "total_instructions": "64",
        "calls": "",
        "basicblocks": "14",
        "loads": {
            "L": "3",
            "T": "1"
        },
        "stores": {
            "L": "15"
        },
        "loops": {
            "L": "1"
        }
    },
    "71": {
        "name": "conv2_Pipeline_L1_1",
        "file": "..\/AlexNet-FPGA-implementation\/Conv2\/src\/conv2.cpp",
        "fileloc": "69",
        "instructions": "497",
        "total_instructions": "497",
        "calls": "",
        "basicblocks": "160",
        "loads": {
            "L": "4"
        },
        "stores": {
            "L": "161"
        },
        "loops": {
            "L": "1"
        }
    },
    "72": {
        "name": "conv4_Pipeline_M2",
        "file": "..\/AlexNet-FPGA-implementation\/Conv4\/src\/conv4.cpp",
        "fileloc": "229",
        "instructions": "356",
        "total_instructions": "356",
        "calls": "",
        "basicblocks": "4",
        "loads": {
            "L": "1"
        },
        "stores": {
            "L": "15"
        },
        "loops": {
            "L": "1"
        }
    },
    "73": {
        "name": "conv4_Pipeline_VITIS_LOOP_174_7",
        "file": "..\/AlexNet-FPGA-implementation\/Conv4\/src\/conv4.cpp",
        "fileloc": "174",
        "instructions": "1197",
        "total_instructions": "1197",
        "calls": "",
        "basicblocks": "174",
        "loads": {
            "L": "170"
        },
        "stores": {
            "L": "340"
        },
        "loops": {
            "L": "1"
        }
    },
    "74": {
        "name": "conv4",
        "file": "conv4.cpp",
        "fileloc": "30",
        "instructions": "2623",
        "total_instructions": "15869",
        "calls": "43 49 5 40 54 51 70 73 56 72",
        "basicblocks": "7",
        "loads": {
            "G": "2",
            "L": "1018"
        },
        "stores": {
            "L": "515"
        },
        "loops": {
            "L": "2"
        }
    },
    "75": {
        "name": "conv5_Pipeline_VITIS_LOOP_172_7",
        "file": "..\/AlexNet-FPGA-implementation\/Conv5\/src\/conv5.cpp",
        "fileloc": "172",
        "instructions": "1197",
        "total_instructions": "1197",
        "calls": "",
        "basicblocks": "174",
        "loads": {
            "L": "170"
        },
        "stores": {
            "L": "340"
        },
        "loops": {
            "L": "1"
        }
    }
}
