library ieee;
use ieee.std_logic_1164.all;
entity cordic is
  generic (
    n: integer := 16;
    stages: integer := 7
  );
  port (
    W: in std_logic_vector (stages * n + 2 + stages * stages - 1 / 2 downto 0);
    A: in std_logic_vector (n downto 0);
    C: in std_logic_vector (n - 2 downto 0);
    X, Y: in std_logic_vector (n downto 0);
    G: out std_logic_vector (stages * n + 2 + stages * stages - 1 / 2 downto 0);
    A_OUT: out std_logic_vector (n downto 0);
    C_OUT: out std_logic_vector (n - 2 downto 0);
    X_OUT, Y_OUT: out std_logic_vector (n downto 0)
  );
end cordic;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity peres is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity peres;

architecture rtl of peres is
  signal n4139_o : std_logic;
  signal n4140_o : std_logic;
  signal n4141_o : std_logic;
  signal n4142_o : std_logic;
  signal n4143_o : std_logic;
  signal n4144_o : std_logic;
  signal n4145_o : std_logic;
  signal n4146_o : std_logic;
  signal n4147_o : std_logic;
  signal n4148_o : std_logic_vector (2 downto 0);
begin
  o <= n4148_o;
  -- vhdl_source/peres.vhdl:13:17
  n4139_o <= i (2);
  -- vhdl_source/peres.vhdl:14:17
  n4140_o <= i (2);
  -- vhdl_source/peres.vhdl:14:26
  n4141_o <= i (1);
  -- vhdl_source/peres.vhdl:14:21
  n4142_o <= n4140_o xor n4141_o;
  -- vhdl_source/peres.vhdl:15:17
  n4143_o <= i (0);
  -- vhdl_source/peres.vhdl:15:27
  n4144_o <= i (2);
  -- vhdl_source/peres.vhdl:15:36
  n4145_o <= i (1);
  -- vhdl_source/peres.vhdl:15:31
  n4146_o <= n4144_o and n4145_o;
  -- vhdl_source/peres.vhdl:15:21
  n4147_o <= n4143_o xor n4146_o;
  n4148_o <= n4139_o & n4142_o & n4147_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_17 is
  port (
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_in_place_17;

architecture rtl of add_in_place_17 is
  signal s1_a : std_logic_vector (16 downto 0);
  signal s1_b : std_logic_vector (16 downto 0);
  signal s2_mid : std_logic_vector (16 downto 0);
  signal s2_a : std_logic_vector (16 downto 0);
  signal s2_b : std_logic_vector (16 downto 0);
  signal s3_mid : std_logic_vector (16 downto 0);
  signal s3_a : std_logic_vector (16 downto 0);
  signal s3_b : std_logic_vector (16 downto 0);
  signal s4_mid : std_logic_vector (16 downto 0);
  signal s4_a : std_logic_vector (16 downto 0);
  signal s4_b : std_logic_vector (16 downto 0);
  signal s5_mid : std_logic_vector (16 downto 0);
  signal s5_a : std_logic_vector (16 downto 0);
  signal s5_b : std_logic_vector (16 downto 0);
  signal s6_a : std_logic_vector (16 downto 0);
  signal s6_b : std_logic_vector (16 downto 0);
  signal n3254_o : std_logic;
  signal n3255_o : std_logic;
  signal n3256_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n3257 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3260_o : std_logic;
  signal n3261_o : std_logic;
  signal n3262_o : std_logic;
  signal n3263_o : std_logic;
  signal n3264_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n3265 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3268_o : std_logic;
  signal n3269_o : std_logic;
  signal n3270_o : std_logic;
  signal n3271_o : std_logic;
  signal n3272_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n3273 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3276_o : std_logic;
  signal n3277_o : std_logic;
  signal n3278_o : std_logic;
  signal n3279_o : std_logic;
  signal n3280_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n3281 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3284_o : std_logic;
  signal n3285_o : std_logic;
  signal n3286_o : std_logic;
  signal n3287_o : std_logic;
  signal n3288_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n3289 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3292_o : std_logic;
  signal n3293_o : std_logic;
  signal n3294_o : std_logic;
  signal n3295_o : std_logic;
  signal n3296_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n3297 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3300_o : std_logic;
  signal n3301_o : std_logic;
  signal n3302_o : std_logic;
  signal n3303_o : std_logic;
  signal n3304_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n3305 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3308_o : std_logic;
  signal n3309_o : std_logic;
  signal n3310_o : std_logic;
  signal n3311_o : std_logic;
  signal n3312_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n3313 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3316_o : std_logic;
  signal n3317_o : std_logic;
  signal n3318_o : std_logic;
  signal n3319_o : std_logic;
  signal n3320_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n3321 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3324_o : std_logic;
  signal n3325_o : std_logic;
  signal n3326_o : std_logic;
  signal n3327_o : std_logic;
  signal n3328_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n3329 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3332_o : std_logic;
  signal n3333_o : std_logic;
  signal n3334_o : std_logic;
  signal n3335_o : std_logic;
  signal n3336_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n3337 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3340_o : std_logic;
  signal n3341_o : std_logic;
  signal n3342_o : std_logic;
  signal n3343_o : std_logic;
  signal n3344_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n3345 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3348_o : std_logic;
  signal n3349_o : std_logic;
  signal n3350_o : std_logic;
  signal n3351_o : std_logic;
  signal n3352_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n3353 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3356_o : std_logic;
  signal n3357_o : std_logic;
  signal n3358_o : std_logic;
  signal n3359_o : std_logic;
  signal n3360_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n3361 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3364_o : std_logic;
  signal n3365_o : std_logic;
  signal n3366_o : std_logic;
  signal n3367_o : std_logic;
  signal n3368_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_n3369 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3372_o : std_logic;
  signal n3373_o : std_logic;
  signal n3374_o : std_logic;
  signal n3375_o : std_logic;
  signal n3376_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_n3377 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3380_o : std_logic;
  signal n3381_o : std_logic;
  signal n3382_o : std_logic;
  signal n3383_o : std_logic;
  signal n3384_o : std_logic;
  signal n3385_o : std_logic;
  signal n3386_o : std_logic;
  signal n3387_o : std_logic;
  signal n3388_o : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_n3389 : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3392_o : std_logic;
  signal n3393_o : std_logic;
  signal n3394_o : std_logic;
  signal n3395_o : std_logic;
  signal n3396_o : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_n3397 : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3400_o : std_logic;
  signal n3401_o : std_logic;
  signal n3402_o : std_logic;
  signal n3403_o : std_logic;
  signal n3404_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n3405 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3408_o : std_logic;
  signal n3409_o : std_logic;
  signal n3410_o : std_logic;
  signal n3411_o : std_logic;
  signal n3412_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n3413 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3416_o : std_logic;
  signal n3417_o : std_logic;
  signal n3418_o : std_logic;
  signal n3419_o : std_logic;
  signal n3420_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n3421 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3424_o : std_logic;
  signal n3425_o : std_logic;
  signal n3426_o : std_logic;
  signal n3427_o : std_logic;
  signal n3428_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n3429 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3432_o : std_logic;
  signal n3433_o : std_logic;
  signal n3434_o : std_logic;
  signal n3435_o : std_logic;
  signal n3436_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n3437 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3440_o : std_logic;
  signal n3441_o : std_logic;
  signal n3442_o : std_logic;
  signal n3443_o : std_logic;
  signal n3444_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n3445 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3448_o : std_logic;
  signal n3449_o : std_logic;
  signal n3450_o : std_logic;
  signal n3451_o : std_logic;
  signal n3452_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n3453 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3456_o : std_logic;
  signal n3457_o : std_logic;
  signal n3458_o : std_logic;
  signal n3459_o : std_logic;
  signal n3460_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n3461 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3464_o : std_logic;
  signal n3465_o : std_logic;
  signal n3466_o : std_logic;
  signal n3467_o : std_logic;
  signal n3468_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n3469 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3472_o : std_logic;
  signal n3473_o : std_logic;
  signal n3474_o : std_logic;
  signal n3475_o : std_logic;
  signal n3476_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n3477 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3480_o : std_logic;
  signal n3481_o : std_logic;
  signal n3482_o : std_logic;
  signal n3483_o : std_logic;
  signal n3484_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n3485 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3488_o : std_logic;
  signal n3489_o : std_logic;
  signal n3490_o : std_logic;
  signal n3491_o : std_logic;
  signal n3492_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n3493 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3496_o : std_logic;
  signal n3497_o : std_logic;
  signal n3498_o : std_logic;
  signal n3499_o : std_logic;
  signal n3500_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n3501 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3504_o : std_logic;
  signal n3505_o : std_logic;
  signal n3506_o : std_logic_vector (1 downto 0);
  signal n3507_o : std_logic;
  signal n3508_o : std_logic;
  signal n3509_o : std_logic;
  signal n3510_o : std_logic_vector (1 downto 0);
  signal n3511_o : std_logic;
  signal n3512_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n3513 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3516_o : std_logic;
  signal n3517_o : std_logic;
  signal n3518_o : std_logic;
  signal n3519_o : std_logic;
  signal n3520_o : std_logic;
  signal n3521_o : std_logic_vector (1 downto 0);
  signal n3522_o : std_logic;
  signal n3523_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n3524 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3527_o : std_logic;
  signal n3528_o : std_logic;
  signal n3529_o : std_logic;
  signal n3530_o : std_logic;
  signal n3531_o : std_logic;
  signal n3532_o : std_logic_vector (1 downto 0);
  signal n3533_o : std_logic;
  signal n3534_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n3535 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3538_o : std_logic;
  signal n3539_o : std_logic;
  signal n3540_o : std_logic;
  signal n3541_o : std_logic;
  signal n3542_o : std_logic;
  signal n3543_o : std_logic_vector (1 downto 0);
  signal n3544_o : std_logic;
  signal n3545_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n3546 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3549_o : std_logic;
  signal n3550_o : std_logic;
  signal n3551_o : std_logic;
  signal n3552_o : std_logic;
  signal n3553_o : std_logic;
  signal n3554_o : std_logic_vector (1 downto 0);
  signal n3555_o : std_logic;
  signal n3556_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n3557 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3560_o : std_logic;
  signal n3561_o : std_logic;
  signal n3562_o : std_logic;
  signal n3563_o : std_logic;
  signal n3564_o : std_logic;
  signal n3565_o : std_logic_vector (1 downto 0);
  signal n3566_o : std_logic;
  signal n3567_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n3568 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3571_o : std_logic;
  signal n3572_o : std_logic;
  signal n3573_o : std_logic;
  signal n3574_o : std_logic;
  signal n3575_o : std_logic;
  signal n3576_o : std_logic_vector (1 downto 0);
  signal n3577_o : std_logic;
  signal n3578_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n3579 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3582_o : std_logic;
  signal n3583_o : std_logic;
  signal n3584_o : std_logic;
  signal n3585_o : std_logic;
  signal n3586_o : std_logic;
  signal n3587_o : std_logic_vector (1 downto 0);
  signal n3588_o : std_logic;
  signal n3589_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n3590 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3593_o : std_logic;
  signal n3594_o : std_logic;
  signal n3595_o : std_logic;
  signal n3596_o : std_logic;
  signal n3597_o : std_logic;
  signal n3598_o : std_logic_vector (1 downto 0);
  signal n3599_o : std_logic;
  signal n3600_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n3601 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3604_o : std_logic;
  signal n3605_o : std_logic;
  signal n3606_o : std_logic;
  signal n3607_o : std_logic;
  signal n3608_o : std_logic;
  signal n3609_o : std_logic_vector (1 downto 0);
  signal n3610_o : std_logic;
  signal n3611_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n3612 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3615_o : std_logic;
  signal n3616_o : std_logic;
  signal n3617_o : std_logic;
  signal n3618_o : std_logic;
  signal n3619_o : std_logic;
  signal n3620_o : std_logic_vector (1 downto 0);
  signal n3621_o : std_logic;
  signal n3622_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n3623 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3626_o : std_logic;
  signal n3627_o : std_logic;
  signal n3628_o : std_logic;
  signal n3629_o : std_logic;
  signal n3630_o : std_logic;
  signal n3631_o : std_logic_vector (1 downto 0);
  signal n3632_o : std_logic;
  signal n3633_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n3634 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3637_o : std_logic;
  signal n3638_o : std_logic;
  signal n3639_o : std_logic;
  signal n3640_o : std_logic;
  signal n3641_o : std_logic;
  signal n3642_o : std_logic_vector (1 downto 0);
  signal n3643_o : std_logic;
  signal n3644_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n3645 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3648_o : std_logic;
  signal n3649_o : std_logic;
  signal n3650_o : std_logic;
  signal n3651_o : std_logic;
  signal n3652_o : std_logic;
  signal n3653_o : std_logic_vector (1 downto 0);
  signal n3654_o : std_logic;
  signal n3655_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n3656 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3659_o : std_logic;
  signal n3660_o : std_logic;
  signal n3661_o : std_logic;
  signal n3662_o : std_logic;
  signal n3663_o : std_logic;
  signal n3664_o : std_logic_vector (1 downto 0);
  signal n3665_o : std_logic;
  signal n3666_o : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_n3667 : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3670_o : std_logic;
  signal n3671_o : std_logic;
  signal n3672_o : std_logic;
  signal n3673_o : std_logic;
  signal n3674_o : std_logic;
  signal n3675_o : std_logic_vector (1 downto 0);
  signal n3676_o : std_logic;
  signal n3677_o : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_n3678 : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3681_o : std_logic;
  signal n3682_o : std_logic;
  signal n3683_o : std_logic;
  signal n3684_o : std_logic;
  signal n3685_o : std_logic;
  signal n3686_o : std_logic;
  signal n3687_o : std_logic;
  signal n3688_o : std_logic_vector (1 downto 0);
  signal cnot_4_n3689 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n3692_o : std_logic;
  signal n3693_o : std_logic;
  signal n3694_o : std_logic;
  signal n3695_o : std_logic;
  signal n3696_o : std_logic_vector (1 downto 0);
  signal n3697_o : std_logic;
  signal n3698_o : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_n3699 : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3702_o : std_logic;
  signal n3703_o : std_logic;
  signal n3704_o : std_logic;
  signal n3705_o : std_logic;
  signal n3706_o : std_logic;
  signal n3707_o : std_logic_vector (1 downto 0);
  signal n3708_o : std_logic;
  signal n3709_o : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_n3710 : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3713_o : std_logic;
  signal n3714_o : std_logic;
  signal n3715_o : std_logic;
  signal n3716_o : std_logic;
  signal n3717_o : std_logic;
  signal n3718_o : std_logic_vector (1 downto 0);
  signal n3719_o : std_logic;
  signal n3720_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n3721 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3724_o : std_logic;
  signal n3725_o : std_logic;
  signal n3726_o : std_logic;
  signal n3727_o : std_logic;
  signal n3728_o : std_logic;
  signal n3729_o : std_logic_vector (1 downto 0);
  signal n3730_o : std_logic;
  signal n3731_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n3732 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3735_o : std_logic;
  signal n3736_o : std_logic;
  signal n3737_o : std_logic;
  signal n3738_o : std_logic;
  signal n3739_o : std_logic;
  signal n3740_o : std_logic_vector (1 downto 0);
  signal n3741_o : std_logic;
  signal n3742_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n3743 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3746_o : std_logic;
  signal n3747_o : std_logic;
  signal n3748_o : std_logic;
  signal n3749_o : std_logic;
  signal n3750_o : std_logic;
  signal n3751_o : std_logic_vector (1 downto 0);
  signal n3752_o : std_logic;
  signal n3753_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n3754 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3757_o : std_logic;
  signal n3758_o : std_logic;
  signal n3759_o : std_logic;
  signal n3760_o : std_logic;
  signal n3761_o : std_logic;
  signal n3762_o : std_logic_vector (1 downto 0);
  signal n3763_o : std_logic;
  signal n3764_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n3765 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3768_o : std_logic;
  signal n3769_o : std_logic;
  signal n3770_o : std_logic;
  signal n3771_o : std_logic;
  signal n3772_o : std_logic;
  signal n3773_o : std_logic_vector (1 downto 0);
  signal n3774_o : std_logic;
  signal n3775_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n3776 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3779_o : std_logic;
  signal n3780_o : std_logic;
  signal n3781_o : std_logic;
  signal n3782_o : std_logic;
  signal n3783_o : std_logic;
  signal n3784_o : std_logic_vector (1 downto 0);
  signal n3785_o : std_logic;
  signal n3786_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n3787 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3790_o : std_logic;
  signal n3791_o : std_logic;
  signal n3792_o : std_logic;
  signal n3793_o : std_logic;
  signal n3794_o : std_logic;
  signal n3795_o : std_logic_vector (1 downto 0);
  signal n3796_o : std_logic;
  signal n3797_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n3798 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3801_o : std_logic;
  signal n3802_o : std_logic;
  signal n3803_o : std_logic;
  signal n3804_o : std_logic;
  signal n3805_o : std_logic;
  signal n3806_o : std_logic_vector (1 downto 0);
  signal n3807_o : std_logic;
  signal n3808_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n3809 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3812_o : std_logic;
  signal n3813_o : std_logic;
  signal n3814_o : std_logic;
  signal n3815_o : std_logic;
  signal n3816_o : std_logic;
  signal n3817_o : std_logic_vector (1 downto 0);
  signal n3818_o : std_logic;
  signal n3819_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n3820 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3823_o : std_logic;
  signal n3824_o : std_logic;
  signal n3825_o : std_logic;
  signal n3826_o : std_logic;
  signal n3827_o : std_logic;
  signal n3828_o : std_logic_vector (1 downto 0);
  signal n3829_o : std_logic;
  signal n3830_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n3831 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3834_o : std_logic;
  signal n3835_o : std_logic;
  signal n3836_o : std_logic;
  signal n3837_o : std_logic;
  signal n3838_o : std_logic;
  signal n3839_o : std_logic_vector (1 downto 0);
  signal n3840_o : std_logic;
  signal n3841_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n3842 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3845_o : std_logic;
  signal n3846_o : std_logic;
  signal n3847_o : std_logic;
  signal n3848_o : std_logic;
  signal n3849_o : std_logic;
  signal n3850_o : std_logic_vector (1 downto 0);
  signal n3851_o : std_logic;
  signal n3852_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n3853 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3856_o : std_logic;
  signal n3857_o : std_logic;
  signal n3858_o : std_logic;
  signal n3859_o : std_logic;
  signal n3860_o : std_logic;
  signal n3861_o : std_logic_vector (1 downto 0);
  signal n3862_o : std_logic;
  signal n3863_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n3864 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3867_o : std_logic;
  signal n3868_o : std_logic;
  signal n3869_o : std_logic;
  signal n3870_o : std_logic;
  signal n3871_o : std_logic_vector (1 downto 0);
  signal n3872_o : std_logic;
  signal n3873_o : std_logic;
  signal n3874_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n3875 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3878_o : std_logic;
  signal n3879_o : std_logic;
  signal n3880_o : std_logic;
  signal n3881_o : std_logic;
  signal n3882_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n3883 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3886_o : std_logic;
  signal n3887_o : std_logic;
  signal n3888_o : std_logic;
  signal n3889_o : std_logic;
  signal n3890_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n3891 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3894_o : std_logic;
  signal n3895_o : std_logic;
  signal n3896_o : std_logic;
  signal n3897_o : std_logic;
  signal n3898_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n3899 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3902_o : std_logic;
  signal n3903_o : std_logic;
  signal n3904_o : std_logic;
  signal n3905_o : std_logic;
  signal n3906_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n3907 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3910_o : std_logic;
  signal n3911_o : std_logic;
  signal n3912_o : std_logic;
  signal n3913_o : std_logic;
  signal n3914_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n3915 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3918_o : std_logic;
  signal n3919_o : std_logic;
  signal n3920_o : std_logic;
  signal n3921_o : std_logic;
  signal n3922_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n3923 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3926_o : std_logic;
  signal n3927_o : std_logic;
  signal n3928_o : std_logic;
  signal n3929_o : std_logic;
  signal n3930_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n3931 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3934_o : std_logic;
  signal n3935_o : std_logic;
  signal n3936_o : std_logic;
  signal n3937_o : std_logic;
  signal n3938_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n3939 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3942_o : std_logic;
  signal n3943_o : std_logic;
  signal n3944_o : std_logic;
  signal n3945_o : std_logic;
  signal n3946_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n3947 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3950_o : std_logic;
  signal n3951_o : std_logic;
  signal n3952_o : std_logic;
  signal n3953_o : std_logic;
  signal n3954_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n3955 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3958_o : std_logic;
  signal n3959_o : std_logic;
  signal n3960_o : std_logic;
  signal n3961_o : std_logic;
  signal n3962_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n3963 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3966_o : std_logic;
  signal n3967_o : std_logic;
  signal n3968_o : std_logic;
  signal n3969_o : std_logic;
  signal n3970_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n3971 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3974_o : std_logic;
  signal n3975_o : std_logic;
  signal n3976_o : std_logic;
  signal n3977_o : std_logic;
  signal n3978_o : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_n3979 : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3982_o : std_logic;
  signal n3983_o : std_logic;
  signal n3984_o : std_logic;
  signal n3985_o : std_logic;
  signal n3986_o : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_n3987 : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3990_o : std_logic;
  signal n3991_o : std_logic;
  signal n3992_o : std_logic;
  signal n3993_o : std_logic;
  signal n3994_o : std_logic;
  signal n3995_o : std_logic;
  signal n3996_o : std_logic;
  signal n3997_o : std_logic;
  signal n3998_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n3999 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4002_o : std_logic;
  signal n4003_o : std_logic;
  signal n4004_o : std_logic;
  signal n4005_o : std_logic;
  signal n4006_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n4007 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4010_o : std_logic;
  signal n4011_o : std_logic;
  signal n4012_o : std_logic;
  signal n4013_o : std_logic;
  signal n4014_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n4015 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4018_o : std_logic;
  signal n4019_o : std_logic;
  signal n4020_o : std_logic;
  signal n4021_o : std_logic;
  signal n4022_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n4023 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4026_o : std_logic;
  signal n4027_o : std_logic;
  signal n4028_o : std_logic;
  signal n4029_o : std_logic;
  signal n4030_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n4031 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4034_o : std_logic;
  signal n4035_o : std_logic;
  signal n4036_o : std_logic;
  signal n4037_o : std_logic;
  signal n4038_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n4039 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4042_o : std_logic;
  signal n4043_o : std_logic;
  signal n4044_o : std_logic;
  signal n4045_o : std_logic;
  signal n4046_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n4047 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4050_o : std_logic;
  signal n4051_o : std_logic;
  signal n4052_o : std_logic;
  signal n4053_o : std_logic;
  signal n4054_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n4055 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4058_o : std_logic;
  signal n4059_o : std_logic;
  signal n4060_o : std_logic;
  signal n4061_o : std_logic;
  signal n4062_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n4063 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4066_o : std_logic;
  signal n4067_o : std_logic;
  signal n4068_o : std_logic;
  signal n4069_o : std_logic;
  signal n4070_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n4071 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4074_o : std_logic;
  signal n4075_o : std_logic;
  signal n4076_o : std_logic;
  signal n4077_o : std_logic;
  signal n4078_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n4079 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4082_o : std_logic;
  signal n4083_o : std_logic;
  signal n4084_o : std_logic;
  signal n4085_o : std_logic;
  signal n4086_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n4087 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4090_o : std_logic;
  signal n4091_o : std_logic;
  signal n4092_o : std_logic;
  signal n4093_o : std_logic;
  signal n4094_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n4095 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4098_o : std_logic;
  signal n4099_o : std_logic;
  signal n4100_o : std_logic;
  signal n4101_o : std_logic;
  signal n4102_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n4103 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4106_o : std_logic;
  signal n4107_o : std_logic;
  signal n4108_o : std_logic;
  signal n4109_o : std_logic;
  signal n4110_o : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_n4111 : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4114_o : std_logic;
  signal n4115_o : std_logic;
  signal n4116_o : std_logic;
  signal n4117_o : std_logic;
  signal n4118_o : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_n4119 : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4122_o : std_logic;
  signal n4123_o : std_logic;
  signal n4124_o : std_logic_vector (16 downto 0);
  signal n4125_o : std_logic_vector (16 downto 0);
  signal n4126_o : std_logic_vector (16 downto 0);
  signal n4127_o : std_logic_vector (16 downto 0);
  signal n4128_o : std_logic_vector (16 downto 0);
  signal n4129_o : std_logic_vector (16 downto 0);
  signal n4130_o : std_logic_vector (16 downto 0);
  signal n4131_o : std_logic_vector (16 downto 0);
  signal n4132_o : std_logic_vector (16 downto 0);
  signal n4133_o : std_logic_vector (16 downto 0);
  signal n4134_o : std_logic_vector (16 downto 0);
  signal n4135_o : std_logic_vector (16 downto 0);
  signal n4136_o : std_logic_vector (16 downto 0);
  signal n4137_o : std_logic_vector (16 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n4124_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n4125_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n4126_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n4127_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n4128_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n4129_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n4130_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n4131_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n4132_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n4133_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n4134_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n4135_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n4136_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n4137_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n3254_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3255_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3256_o <= n3254_o & n3255_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n3257 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n3256_o,
    o => gen1_n1_cnot1_j_o);
  n3260_o <= gen1_n1_cnot1_j_n3257 (1);
  n3261_o <= gen1_n1_cnot1_j_n3257 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3262_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3263_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3264_o <= n3262_o & n3263_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n3265 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n3264_o,
    o => gen1_n2_cnot1_j_o);
  n3268_o <= gen1_n2_cnot1_j_n3265 (1);
  n3269_o <= gen1_n2_cnot1_j_n3265 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3270_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3271_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3272_o <= n3270_o & n3271_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n3273 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n3272_o,
    o => gen1_n3_cnot1_j_o);
  n3276_o <= gen1_n3_cnot1_j_n3273 (1);
  n3277_o <= gen1_n3_cnot1_j_n3273 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3278_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3279_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3280_o <= n3278_o & n3279_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n3281 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n3280_o,
    o => gen1_n4_cnot1_j_o);
  n3284_o <= gen1_n4_cnot1_j_n3281 (1);
  n3285_o <= gen1_n4_cnot1_j_n3281 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3286_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3287_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3288_o <= n3286_o & n3287_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n3289 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n3288_o,
    o => gen1_n5_cnot1_j_o);
  n3292_o <= gen1_n5_cnot1_j_n3289 (1);
  n3293_o <= gen1_n5_cnot1_j_n3289 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3294_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3295_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3296_o <= n3294_o & n3295_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n3297 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n3296_o,
    o => gen1_n6_cnot1_j_o);
  n3300_o <= gen1_n6_cnot1_j_n3297 (1);
  n3301_o <= gen1_n6_cnot1_j_n3297 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3302_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3303_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3304_o <= n3302_o & n3303_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n3305 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n3304_o,
    o => gen1_n7_cnot1_j_o);
  n3308_o <= gen1_n7_cnot1_j_n3305 (1);
  n3309_o <= gen1_n7_cnot1_j_n3305 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3310_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3311_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3312_o <= n3310_o & n3311_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n3313 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n3312_o,
    o => gen1_n8_cnot1_j_o);
  n3316_o <= gen1_n8_cnot1_j_n3313 (1);
  n3317_o <= gen1_n8_cnot1_j_n3313 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3318_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3319_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3320_o <= n3318_o & n3319_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n3321 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n3320_o,
    o => gen1_n9_cnot1_j_o);
  n3324_o <= gen1_n9_cnot1_j_n3321 (1);
  n3325_o <= gen1_n9_cnot1_j_n3321 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3326_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3327_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3328_o <= n3326_o & n3327_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n3329 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n3328_o,
    o => gen1_n10_cnot1_j_o);
  n3332_o <= gen1_n10_cnot1_j_n3329 (1);
  n3333_o <= gen1_n10_cnot1_j_n3329 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3334_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3335_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3336_o <= n3334_o & n3335_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n3337 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n3336_o,
    o => gen1_n11_cnot1_j_o);
  n3340_o <= gen1_n11_cnot1_j_n3337 (1);
  n3341_o <= gen1_n11_cnot1_j_n3337 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3342_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3343_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3344_o <= n3342_o & n3343_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n3345 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n3344_o,
    o => gen1_n12_cnot1_j_o);
  n3348_o <= gen1_n12_cnot1_j_n3345 (1);
  n3349_o <= gen1_n12_cnot1_j_n3345 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3350_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3351_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3352_o <= n3350_o & n3351_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n3353 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n3352_o,
    o => gen1_n13_cnot1_j_o);
  n3356_o <= gen1_n13_cnot1_j_n3353 (1);
  n3357_o <= gen1_n13_cnot1_j_n3353 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3358_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3359_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3360_o <= n3358_o & n3359_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n3361 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n3360_o,
    o => gen1_n14_cnot1_j_o);
  n3364_o <= gen1_n14_cnot1_j_n3361 (1);
  n3365_o <= gen1_n14_cnot1_j_n3361 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3366_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3367_o <= b (15);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3368_o <= n3366_o & n3367_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n15_cnot1_j_n3369 <= gen1_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n15_cnot1_j : entity work.cnot port map (
    i => n3368_o,
    o => gen1_n15_cnot1_j_o);
  n3372_o <= gen1_n15_cnot1_j_n3369 (1);
  n3373_o <= gen1_n15_cnot1_j_n3369 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3374_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3375_o <= b (16);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3376_o <= n3374_o & n3375_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n16_cnot1_j_n3377 <= gen1_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n16_cnot1_j : entity work.cnot port map (
    i => n3376_o,
    o => gen1_n16_cnot1_j_o);
  n3380_o <= gen1_n16_cnot1_j_n3377 (1);
  n3381_o <= gen1_n16_cnot1_j_n3377 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n3382_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n3383_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n3384_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n3385_o <= s1_a (16);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3386_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3387_o <= s2_mid (16);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3388_o <= n3386_o & n3387_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n16_cnot2_j_n3389 <= gen2_n16_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n16_cnot2_j : entity work.cnot port map (
    i => n3388_o,
    o => gen2_n16_cnot2_j_o);
  n3392_o <= gen2_n16_cnot2_j_n3389 (1);
  n3393_o <= gen2_n16_cnot2_j_n3389 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3394_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3395_o <= s2_mid (15);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3396_o <= n3394_o & n3395_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n15_cnot2_j_n3397 <= gen2_n15_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n15_cnot2_j : entity work.cnot port map (
    i => n3396_o,
    o => gen2_n15_cnot2_j_o);
  n3400_o <= gen2_n15_cnot2_j_n3397 (1);
  n3401_o <= gen2_n15_cnot2_j_n3397 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3402_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3403_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3404_o <= n3402_o & n3403_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n3405 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n3404_o,
    o => gen2_n14_cnot2_j_o);
  n3408_o <= gen2_n14_cnot2_j_n3405 (1);
  n3409_o <= gen2_n14_cnot2_j_n3405 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3410_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3411_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3412_o <= n3410_o & n3411_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n3413 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n3412_o,
    o => gen2_n13_cnot2_j_o);
  n3416_o <= gen2_n13_cnot2_j_n3413 (1);
  n3417_o <= gen2_n13_cnot2_j_n3413 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3418_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3419_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3420_o <= n3418_o & n3419_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n3421 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n3420_o,
    o => gen2_n12_cnot2_j_o);
  n3424_o <= gen2_n12_cnot2_j_n3421 (1);
  n3425_o <= gen2_n12_cnot2_j_n3421 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3426_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3427_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3428_o <= n3426_o & n3427_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n3429 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n3428_o,
    o => gen2_n11_cnot2_j_o);
  n3432_o <= gen2_n11_cnot2_j_n3429 (1);
  n3433_o <= gen2_n11_cnot2_j_n3429 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3434_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3435_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3436_o <= n3434_o & n3435_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n3437 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n3436_o,
    o => gen2_n10_cnot2_j_o);
  n3440_o <= gen2_n10_cnot2_j_n3437 (1);
  n3441_o <= gen2_n10_cnot2_j_n3437 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3442_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3443_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3444_o <= n3442_o & n3443_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n3445 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n3444_o,
    o => gen2_n9_cnot2_j_o);
  n3448_o <= gen2_n9_cnot2_j_n3445 (1);
  n3449_o <= gen2_n9_cnot2_j_n3445 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3450_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3451_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3452_o <= n3450_o & n3451_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n3453 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n3452_o,
    o => gen2_n8_cnot2_j_o);
  n3456_o <= gen2_n8_cnot2_j_n3453 (1);
  n3457_o <= gen2_n8_cnot2_j_n3453 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3458_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3459_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3460_o <= n3458_o & n3459_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n3461 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n3460_o,
    o => gen2_n7_cnot2_j_o);
  n3464_o <= gen2_n7_cnot2_j_n3461 (1);
  n3465_o <= gen2_n7_cnot2_j_n3461 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3466_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3467_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3468_o <= n3466_o & n3467_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n3469 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n3468_o,
    o => gen2_n6_cnot2_j_o);
  n3472_o <= gen2_n6_cnot2_j_n3469 (1);
  n3473_o <= gen2_n6_cnot2_j_n3469 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3474_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3475_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3476_o <= n3474_o & n3475_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n3477 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n3476_o,
    o => gen2_n5_cnot2_j_o);
  n3480_o <= gen2_n5_cnot2_j_n3477 (1);
  n3481_o <= gen2_n5_cnot2_j_n3477 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3482_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3483_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3484_o <= n3482_o & n3483_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n3485 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n3484_o,
    o => gen2_n4_cnot2_j_o);
  n3488_o <= gen2_n4_cnot2_j_n3485 (1);
  n3489_o <= gen2_n4_cnot2_j_n3485 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3490_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3491_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3492_o <= n3490_o & n3491_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n3493 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n3492_o,
    o => gen2_n3_cnot2_j_o);
  n3496_o <= gen2_n3_cnot2_j_n3493 (1);
  n3497_o <= gen2_n3_cnot2_j_n3493 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3498_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3499_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3500_o <= n3498_o & n3499_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n3501 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n3500_o,
    o => gen2_n2_cnot2_j_o);
  n3504_o <= gen2_n2_cnot2_j_n3501 (1);
  n3505_o <= gen2_n2_cnot2_j_n3501 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n3506_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n3507_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3508_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3509_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3510_o <= n3508_o & n3509_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3511_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3512_o <= n3510_o & n3511_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n3513 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n3512_o,
    o => gen3_n1_ccnot3_j_o);
  n3516_o <= gen3_n1_ccnot3_j_n3513 (2);
  n3517_o <= gen3_n1_ccnot3_j_n3513 (1);
  n3518_o <= gen3_n1_ccnot3_j_n3513 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3519_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3520_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3521_o <= n3519_o & n3520_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3522_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3523_o <= n3521_o & n3522_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n3524 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n3523_o,
    o => gen3_n2_ccnot3_j_o);
  n3527_o <= gen3_n2_ccnot3_j_n3524 (2);
  n3528_o <= gen3_n2_ccnot3_j_n3524 (1);
  n3529_o <= gen3_n2_ccnot3_j_n3524 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3530_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3531_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3532_o <= n3530_o & n3531_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3533_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3534_o <= n3532_o & n3533_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n3535 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n3534_o,
    o => gen3_n3_ccnot3_j_o);
  n3538_o <= gen3_n3_ccnot3_j_n3535 (2);
  n3539_o <= gen3_n3_ccnot3_j_n3535 (1);
  n3540_o <= gen3_n3_ccnot3_j_n3535 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3541_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3542_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3543_o <= n3541_o & n3542_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3544_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3545_o <= n3543_o & n3544_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n3546 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n3545_o,
    o => gen3_n4_ccnot3_j_o);
  n3549_o <= gen3_n4_ccnot3_j_n3546 (2);
  n3550_o <= gen3_n4_ccnot3_j_n3546 (1);
  n3551_o <= gen3_n4_ccnot3_j_n3546 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3552_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3553_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3554_o <= n3552_o & n3553_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3555_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3556_o <= n3554_o & n3555_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n3557 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n3556_o,
    o => gen3_n5_ccnot3_j_o);
  n3560_o <= gen3_n5_ccnot3_j_n3557 (2);
  n3561_o <= gen3_n5_ccnot3_j_n3557 (1);
  n3562_o <= gen3_n5_ccnot3_j_n3557 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3563_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3564_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3565_o <= n3563_o & n3564_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3566_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3567_o <= n3565_o & n3566_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n3568 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n3567_o,
    o => gen3_n6_ccnot3_j_o);
  n3571_o <= gen3_n6_ccnot3_j_n3568 (2);
  n3572_o <= gen3_n6_ccnot3_j_n3568 (1);
  n3573_o <= gen3_n6_ccnot3_j_n3568 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3574_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3575_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3576_o <= n3574_o & n3575_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3577_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3578_o <= n3576_o & n3577_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n3579 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n3578_o,
    o => gen3_n7_ccnot3_j_o);
  n3582_o <= gen3_n7_ccnot3_j_n3579 (2);
  n3583_o <= gen3_n7_ccnot3_j_n3579 (1);
  n3584_o <= gen3_n7_ccnot3_j_n3579 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3585_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3586_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3587_o <= n3585_o & n3586_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3588_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3589_o <= n3587_o & n3588_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n3590 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n3589_o,
    o => gen3_n8_ccnot3_j_o);
  n3593_o <= gen3_n8_ccnot3_j_n3590 (2);
  n3594_o <= gen3_n8_ccnot3_j_n3590 (1);
  n3595_o <= gen3_n8_ccnot3_j_n3590 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3596_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3597_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3598_o <= n3596_o & n3597_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3599_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3600_o <= n3598_o & n3599_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n3601 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n3600_o,
    o => gen3_n9_ccnot3_j_o);
  n3604_o <= gen3_n9_ccnot3_j_n3601 (2);
  n3605_o <= gen3_n9_ccnot3_j_n3601 (1);
  n3606_o <= gen3_n9_ccnot3_j_n3601 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3607_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3608_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3609_o <= n3607_o & n3608_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3610_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3611_o <= n3609_o & n3610_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n3612 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n3611_o,
    o => gen3_n10_ccnot3_j_o);
  n3615_o <= gen3_n10_ccnot3_j_n3612 (2);
  n3616_o <= gen3_n10_ccnot3_j_n3612 (1);
  n3617_o <= gen3_n10_ccnot3_j_n3612 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3618_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3619_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3620_o <= n3618_o & n3619_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3621_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3622_o <= n3620_o & n3621_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n3623 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n3622_o,
    o => gen3_n11_ccnot3_j_o);
  n3626_o <= gen3_n11_ccnot3_j_n3623 (2);
  n3627_o <= gen3_n11_ccnot3_j_n3623 (1);
  n3628_o <= gen3_n11_ccnot3_j_n3623 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3629_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3630_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3631_o <= n3629_o & n3630_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3632_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3633_o <= n3631_o & n3632_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n3634 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n3633_o,
    o => gen3_n12_ccnot3_j_o);
  n3637_o <= gen3_n12_ccnot3_j_n3634 (2);
  n3638_o <= gen3_n12_ccnot3_j_n3634 (1);
  n3639_o <= gen3_n12_ccnot3_j_n3634 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3640_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3641_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3642_o <= n3640_o & n3641_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3643_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3644_o <= n3642_o & n3643_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n3645 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n3644_o,
    o => gen3_n13_ccnot3_j_o);
  n3648_o <= gen3_n13_ccnot3_j_n3645 (2);
  n3649_o <= gen3_n13_ccnot3_j_n3645 (1);
  n3650_o <= gen3_n13_ccnot3_j_n3645 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3651_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3652_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3653_o <= n3651_o & n3652_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3654_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3655_o <= n3653_o & n3654_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n3656 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n3655_o,
    o => gen3_n14_ccnot3_j_o);
  n3659_o <= gen3_n14_ccnot3_j_n3656 (2);
  n3660_o <= gen3_n14_ccnot3_j_n3656 (1);
  n3661_o <= gen3_n14_ccnot3_j_n3656 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3662_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3663_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3664_o <= n3662_o & n3663_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3665_o <= s2_a (15);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3666_o <= n3664_o & n3665_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n15_ccnot3_j_n3667 <= gen3_n15_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n15_ccnot3_j : entity work.ccnot port map (
    i => n3666_o,
    o => gen3_n15_ccnot3_j_o);
  n3670_o <= gen3_n15_ccnot3_j_n3667 (2);
  n3671_o <= gen3_n15_ccnot3_j_n3667 (1);
  n3672_o <= gen3_n15_ccnot3_j_n3667 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3673_o <= s2_b (15);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3674_o <= s3_mid (15);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3675_o <= n3673_o & n3674_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3676_o <= s2_a (16);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3677_o <= n3675_o & n3676_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n16_ccnot3_j_n3678 <= gen3_n16_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n16_ccnot3_j : entity work.ccnot port map (
    i => n3677_o,
    o => gen3_n16_ccnot3_j_o);
  n3681_o <= gen3_n16_ccnot3_j_n3678 (2);
  n3682_o <= gen3_n16_ccnot3_j_n3678 (1);
  n3683_o <= gen3_n16_ccnot3_j_n3678 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n3684_o <= s3_mid (16);
  -- vhdl_source/add_in_place.vhdl:116:25
  n3685_o <= s2_b (16);
  -- vhdl_source/add_in_place.vhdl:119:41
  n3686_o <= s3_a (16);
  -- vhdl_source/add_in_place.vhdl:119:53
  n3687_o <= s3_b (16);
  -- vhdl_source/add_in_place.vhdl:119:47
  n3688_o <= n3686_o & n3687_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n3689 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n3688_o,
    o => cnot_4_o);
  n3692_o <= cnot_4_n3689 (1);
  n3693_o <= cnot_4_n3689 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3694_o <= s3_a (15);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3695_o <= s3_b (15);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3696_o <= n3694_o & n3695_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3697_o <= s4_mid (16);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3698_o <= n3696_o & n3697_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n15_peres4_j_n3699 <= gen4_n15_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n15_peres4_j : entity work.peres port map (
    i => n3698_o,
    o => gen4_n15_peres4_j_o);
  n3702_o <= gen4_n15_peres4_j_n3699 (2);
  n3703_o <= gen4_n15_peres4_j_n3699 (1);
  n3704_o <= gen4_n15_peres4_j_n3699 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3705_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3706_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3707_o <= n3705_o & n3706_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3708_o <= s4_mid (15);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3709_o <= n3707_o & n3708_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n14_peres4_j_n3710 <= gen4_n14_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n14_peres4_j : entity work.peres port map (
    i => n3709_o,
    o => gen4_n14_peres4_j_o);
  n3713_o <= gen4_n14_peres4_j_n3710 (2);
  n3714_o <= gen4_n14_peres4_j_n3710 (1);
  n3715_o <= gen4_n14_peres4_j_n3710 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3716_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3717_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3718_o <= n3716_o & n3717_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3719_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3720_o <= n3718_o & n3719_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n3721 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n3720_o,
    o => gen4_n13_peres4_j_o);
  n3724_o <= gen4_n13_peres4_j_n3721 (2);
  n3725_o <= gen4_n13_peres4_j_n3721 (1);
  n3726_o <= gen4_n13_peres4_j_n3721 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3727_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3728_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3729_o <= n3727_o & n3728_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3730_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3731_o <= n3729_o & n3730_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n3732 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n3731_o,
    o => gen4_n12_peres4_j_o);
  n3735_o <= gen4_n12_peres4_j_n3732 (2);
  n3736_o <= gen4_n12_peres4_j_n3732 (1);
  n3737_o <= gen4_n12_peres4_j_n3732 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3738_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3739_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3740_o <= n3738_o & n3739_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3741_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3742_o <= n3740_o & n3741_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n3743 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n3742_o,
    o => gen4_n11_peres4_j_o);
  n3746_o <= gen4_n11_peres4_j_n3743 (2);
  n3747_o <= gen4_n11_peres4_j_n3743 (1);
  n3748_o <= gen4_n11_peres4_j_n3743 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3749_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3750_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3751_o <= n3749_o & n3750_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3752_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3753_o <= n3751_o & n3752_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n3754 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n3753_o,
    o => gen4_n10_peres4_j_o);
  n3757_o <= gen4_n10_peres4_j_n3754 (2);
  n3758_o <= gen4_n10_peres4_j_n3754 (1);
  n3759_o <= gen4_n10_peres4_j_n3754 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3760_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3761_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3762_o <= n3760_o & n3761_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3763_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3764_o <= n3762_o & n3763_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n3765 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n3764_o,
    o => gen4_n9_peres4_j_o);
  n3768_o <= gen4_n9_peres4_j_n3765 (2);
  n3769_o <= gen4_n9_peres4_j_n3765 (1);
  n3770_o <= gen4_n9_peres4_j_n3765 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3771_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3772_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3773_o <= n3771_o & n3772_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3774_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3775_o <= n3773_o & n3774_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n3776 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n3775_o,
    o => gen4_n8_peres4_j_o);
  n3779_o <= gen4_n8_peres4_j_n3776 (2);
  n3780_o <= gen4_n8_peres4_j_n3776 (1);
  n3781_o <= gen4_n8_peres4_j_n3776 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3782_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3783_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3784_o <= n3782_o & n3783_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3785_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3786_o <= n3784_o & n3785_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n3787 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n3786_o,
    o => gen4_n7_peres4_j_o);
  n3790_o <= gen4_n7_peres4_j_n3787 (2);
  n3791_o <= gen4_n7_peres4_j_n3787 (1);
  n3792_o <= gen4_n7_peres4_j_n3787 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3793_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3794_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3795_o <= n3793_o & n3794_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3796_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3797_o <= n3795_o & n3796_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n3798 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n3797_o,
    o => gen4_n6_peres4_j_o);
  n3801_o <= gen4_n6_peres4_j_n3798 (2);
  n3802_o <= gen4_n6_peres4_j_n3798 (1);
  n3803_o <= gen4_n6_peres4_j_n3798 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3804_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3805_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3806_o <= n3804_o & n3805_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3807_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3808_o <= n3806_o & n3807_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n3809 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n3808_o,
    o => gen4_n5_peres4_j_o);
  n3812_o <= gen4_n5_peres4_j_n3809 (2);
  n3813_o <= gen4_n5_peres4_j_n3809 (1);
  n3814_o <= gen4_n5_peres4_j_n3809 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3815_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3816_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3817_o <= n3815_o & n3816_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3818_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3819_o <= n3817_o & n3818_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n3820 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n3819_o,
    o => gen4_n4_peres4_j_o);
  n3823_o <= gen4_n4_peres4_j_n3820 (2);
  n3824_o <= gen4_n4_peres4_j_n3820 (1);
  n3825_o <= gen4_n4_peres4_j_n3820 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3826_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3827_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3828_o <= n3826_o & n3827_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3829_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3830_o <= n3828_o & n3829_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n3831 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n3830_o,
    o => gen4_n3_peres4_j_o);
  n3834_o <= gen4_n3_peres4_j_n3831 (2);
  n3835_o <= gen4_n3_peres4_j_n3831 (1);
  n3836_o <= gen4_n3_peres4_j_n3831 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3837_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3838_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3839_o <= n3837_o & n3838_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3840_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3841_o <= n3839_o & n3840_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n3842 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n3841_o,
    o => gen4_n2_peres4_j_o);
  n3845_o <= gen4_n2_peres4_j_n3842 (2);
  n3846_o <= gen4_n2_peres4_j_n3842 (1);
  n3847_o <= gen4_n2_peres4_j_n3842 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3848_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3849_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3850_o <= n3848_o & n3849_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3851_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3852_o <= n3850_o & n3851_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n3853 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n3852_o,
    o => gen4_n1_peres4_j_o);
  n3856_o <= gen4_n1_peres4_j_n3853 (2);
  n3857_o <= gen4_n1_peres4_j_n3853 (1);
  n3858_o <= gen4_n1_peres4_j_n3853 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3859_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3860_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3861_o <= n3859_o & n3860_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3862_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3863_o <= n3861_o & n3862_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n3864 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n3863_o,
    o => gen4_n0_peres4_j_o);
  n3867_o <= gen4_n0_peres4_j_n3864 (2);
  n3868_o <= gen4_n0_peres4_j_n3864 (1);
  n3869_o <= gen4_n0_peres4_j_n3864 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n3870_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n3871_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3872_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3873_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3874_o <= n3872_o & n3873_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n3875 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n3874_o,
    o => gen5_n1_cnot5_j_o);
  n3878_o <= gen5_n1_cnot5_j_n3875 (1);
  n3879_o <= gen5_n1_cnot5_j_n3875 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3880_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3881_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3882_o <= n3880_o & n3881_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n3883 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n3882_o,
    o => gen5_n2_cnot5_j_o);
  n3886_o <= gen5_n2_cnot5_j_n3883 (1);
  n3887_o <= gen5_n2_cnot5_j_n3883 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3888_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3889_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3890_o <= n3888_o & n3889_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n3891 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n3890_o,
    o => gen5_n3_cnot5_j_o);
  n3894_o <= gen5_n3_cnot5_j_n3891 (1);
  n3895_o <= gen5_n3_cnot5_j_n3891 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3896_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3897_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3898_o <= n3896_o & n3897_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n3899 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n3898_o,
    o => gen5_n4_cnot5_j_o);
  n3902_o <= gen5_n4_cnot5_j_n3899 (1);
  n3903_o <= gen5_n4_cnot5_j_n3899 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3904_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3905_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3906_o <= n3904_o & n3905_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n3907 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n3906_o,
    o => gen5_n5_cnot5_j_o);
  n3910_o <= gen5_n5_cnot5_j_n3907 (1);
  n3911_o <= gen5_n5_cnot5_j_n3907 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3912_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3913_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3914_o <= n3912_o & n3913_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n3915 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n3914_o,
    o => gen5_n6_cnot5_j_o);
  n3918_o <= gen5_n6_cnot5_j_n3915 (1);
  n3919_o <= gen5_n6_cnot5_j_n3915 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3920_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3921_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3922_o <= n3920_o & n3921_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n3923 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n3922_o,
    o => gen5_n7_cnot5_j_o);
  n3926_o <= gen5_n7_cnot5_j_n3923 (1);
  n3927_o <= gen5_n7_cnot5_j_n3923 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3928_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3929_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3930_o <= n3928_o & n3929_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n3931 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n3930_o,
    o => gen5_n8_cnot5_j_o);
  n3934_o <= gen5_n8_cnot5_j_n3931 (1);
  n3935_o <= gen5_n8_cnot5_j_n3931 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3936_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3937_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3938_o <= n3936_o & n3937_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n3939 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n3938_o,
    o => gen5_n9_cnot5_j_o);
  n3942_o <= gen5_n9_cnot5_j_n3939 (1);
  n3943_o <= gen5_n9_cnot5_j_n3939 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3944_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3945_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3946_o <= n3944_o & n3945_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n3947 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n3946_o,
    o => gen5_n10_cnot5_j_o);
  n3950_o <= gen5_n10_cnot5_j_n3947 (1);
  n3951_o <= gen5_n10_cnot5_j_n3947 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3952_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3953_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3954_o <= n3952_o & n3953_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n3955 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n3954_o,
    o => gen5_n11_cnot5_j_o);
  n3958_o <= gen5_n11_cnot5_j_n3955 (1);
  n3959_o <= gen5_n11_cnot5_j_n3955 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3960_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3961_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3962_o <= n3960_o & n3961_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n3963 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n3962_o,
    o => gen5_n12_cnot5_j_o);
  n3966_o <= gen5_n12_cnot5_j_n3963 (1);
  n3967_o <= gen5_n12_cnot5_j_n3963 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3968_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3969_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3970_o <= n3968_o & n3969_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n3971 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n3970_o,
    o => gen5_n13_cnot5_j_o);
  n3974_o <= gen5_n13_cnot5_j_n3971 (1);
  n3975_o <= gen5_n13_cnot5_j_n3971 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3976_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3977_o <= s4_a (15);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3978_o <= n3976_o & n3977_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n14_cnot5_j_n3979 <= gen5_n14_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n14_cnot5_j : entity work.cnot port map (
    i => n3978_o,
    o => gen5_n14_cnot5_j_o);
  n3982_o <= gen5_n14_cnot5_j_n3979 (1);
  n3983_o <= gen5_n14_cnot5_j_n3979 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3984_o <= s5_mid (15);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3985_o <= s4_a (16);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3986_o <= n3984_o & n3985_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n15_cnot5_j_n3987 <= gen5_n15_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n15_cnot5_j : entity work.cnot port map (
    i => n3986_o,
    o => gen5_n15_cnot5_j_o);
  n3990_o <= gen5_n15_cnot5_j_n3987 (1);
  n3991_o <= gen5_n15_cnot5_j_n3987 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n3992_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n3993_o <= s5_mid (16);
  -- vhdl_source/add_in_place.vhdl:142:23
  n3994_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n3995_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3996_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3997_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3998_o <= n3996_o & n3997_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n3999 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n3998_o,
    o => gen6_n1_cnot1_j_o);
  n4002_o <= gen6_n1_cnot1_j_n3999 (1);
  n4003_o <= gen6_n1_cnot1_j_n3999 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4004_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4005_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4006_o <= n4004_o & n4005_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n4007 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n4006_o,
    o => gen6_n2_cnot1_j_o);
  n4010_o <= gen6_n2_cnot1_j_n4007 (1);
  n4011_o <= gen6_n2_cnot1_j_n4007 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4012_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4013_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4014_o <= n4012_o & n4013_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n4015 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n4014_o,
    o => gen6_n3_cnot1_j_o);
  n4018_o <= gen6_n3_cnot1_j_n4015 (1);
  n4019_o <= gen6_n3_cnot1_j_n4015 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4020_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4021_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4022_o <= n4020_o & n4021_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n4023 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n4022_o,
    o => gen6_n4_cnot1_j_o);
  n4026_o <= gen6_n4_cnot1_j_n4023 (1);
  n4027_o <= gen6_n4_cnot1_j_n4023 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4028_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4029_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4030_o <= n4028_o & n4029_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n4031 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n4030_o,
    o => gen6_n5_cnot1_j_o);
  n4034_o <= gen6_n5_cnot1_j_n4031 (1);
  n4035_o <= gen6_n5_cnot1_j_n4031 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4036_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4037_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4038_o <= n4036_o & n4037_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n4039 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n4038_o,
    o => gen6_n6_cnot1_j_o);
  n4042_o <= gen6_n6_cnot1_j_n4039 (1);
  n4043_o <= gen6_n6_cnot1_j_n4039 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4044_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4045_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4046_o <= n4044_o & n4045_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n4047 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n4046_o,
    o => gen6_n7_cnot1_j_o);
  n4050_o <= gen6_n7_cnot1_j_n4047 (1);
  n4051_o <= gen6_n7_cnot1_j_n4047 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4052_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4053_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4054_o <= n4052_o & n4053_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n4055 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n4054_o,
    o => gen6_n8_cnot1_j_o);
  n4058_o <= gen6_n8_cnot1_j_n4055 (1);
  n4059_o <= gen6_n8_cnot1_j_n4055 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4060_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4061_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4062_o <= n4060_o & n4061_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n4063 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n4062_o,
    o => gen6_n9_cnot1_j_o);
  n4066_o <= gen6_n9_cnot1_j_n4063 (1);
  n4067_o <= gen6_n9_cnot1_j_n4063 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4068_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4069_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4070_o <= n4068_o & n4069_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n4071 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n4070_o,
    o => gen6_n10_cnot1_j_o);
  n4074_o <= gen6_n10_cnot1_j_n4071 (1);
  n4075_o <= gen6_n10_cnot1_j_n4071 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4076_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4077_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4078_o <= n4076_o & n4077_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n4079 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n4078_o,
    o => gen6_n11_cnot1_j_o);
  n4082_o <= gen6_n11_cnot1_j_n4079 (1);
  n4083_o <= gen6_n11_cnot1_j_n4079 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4084_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4085_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4086_o <= n4084_o & n4085_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n4087 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n4086_o,
    o => gen6_n12_cnot1_j_o);
  n4090_o <= gen6_n12_cnot1_j_n4087 (1);
  n4091_o <= gen6_n12_cnot1_j_n4087 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4092_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4093_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4094_o <= n4092_o & n4093_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n4095 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n4094_o,
    o => gen6_n13_cnot1_j_o);
  n4098_o <= gen6_n13_cnot1_j_n4095 (1);
  n4099_o <= gen6_n13_cnot1_j_n4095 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4100_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4101_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4102_o <= n4100_o & n4101_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n4103 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n4102_o,
    o => gen6_n14_cnot1_j_o);
  n4106_o <= gen6_n14_cnot1_j_n4103 (1);
  n4107_o <= gen6_n14_cnot1_j_n4103 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4108_o <= s5_a (15);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4109_o <= s5_b (15);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4110_o <= n4108_o & n4109_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n15_cnot1_j_n4111 <= gen6_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n15_cnot1_j : entity work.cnot port map (
    i => n4110_o,
    o => gen6_n15_cnot1_j_o);
  n4114_o <= gen6_n15_cnot1_j_n4111 (1);
  n4115_o <= gen6_n15_cnot1_j_n4111 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4116_o <= s5_a (16);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4117_o <= s5_b (16);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4118_o <= n4116_o & n4117_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n16_cnot1_j_n4119 <= gen6_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n16_cnot1_j : entity work.cnot port map (
    i => n4118_o,
    o => gen6_n16_cnot1_j_o);
  n4122_o <= gen6_n16_cnot1_j_n4119 (1);
  n4123_o <= gen6_n16_cnot1_j_n4119 (0);
  n4124_o <= n3380_o & n3372_o & n3364_o & n3356_o & n3348_o & n3340_o & n3332_o & n3324_o & n3316_o & n3308_o & n3300_o & n3292_o & n3284_o & n3276_o & n3268_o & n3260_o & n3382_o;
  n4125_o <= n3381_o & n3373_o & n3365_o & n3357_o & n3349_o & n3341_o & n3333_o & n3325_o & n3317_o & n3309_o & n3301_o & n3293_o & n3285_o & n3277_o & n3269_o & n3261_o & n3383_o;
  n4126_o <= n3385_o & n3392_o & n3400_o & n3408_o & n3416_o & n3424_o & n3432_o & n3440_o & n3448_o & n3456_o & n3464_o & n3472_o & n3480_o & n3488_o & n3496_o & n3504_o & n3384_o;
  n4127_o <= n3393_o & n3401_o & n3409_o & n3417_o & n3425_o & n3433_o & n3441_o & n3449_o & n3457_o & n3465_o & n3473_o & n3481_o & n3489_o & n3497_o & n3505_o & n3506_o;
  n4128_o <= n3683_o & n3672_o & n3661_o & n3650_o & n3639_o & n3628_o & n3617_o & n3606_o & n3595_o & n3584_o & n3573_o & n3562_o & n3551_o & n3540_o & n3529_o & n3518_o & n3507_o;
  n4129_o <= n3684_o & n3682_o & n3671_o & n3660_o & n3649_o & n3638_o & n3627_o & n3616_o & n3605_o & n3594_o & n3583_o & n3572_o & n3561_o & n3550_o & n3539_o & n3528_o & n3517_o;
  n4130_o <= n3685_o & n3681_o & n3670_o & n3659_o & n3648_o & n3637_o & n3626_o & n3615_o & n3604_o & n3593_o & n3582_o & n3571_o & n3560_o & n3549_o & n3538_o & n3527_o & n3516_o;
  n4131_o <= n3692_o & n3702_o & n3713_o & n3724_o & n3735_o & n3746_o & n3757_o & n3768_o & n3779_o & n3790_o & n3801_o & n3812_o & n3823_o & n3834_o & n3845_o & n3856_o & n3867_o;
  n4132_o <= n3704_o & n3715_o & n3726_o & n3737_o & n3748_o & n3759_o & n3770_o & n3781_o & n3792_o & n3803_o & n3814_o & n3825_o & n3836_o & n3847_o & n3858_o & n3869_o & n3870_o;
  n4133_o <= n3693_o & n3703_o & n3714_o & n3725_o & n3736_o & n3747_o & n3758_o & n3769_o & n3780_o & n3791_o & n3802_o & n3813_o & n3824_o & n3835_o & n3846_o & n3857_o & n3868_o;
  n4134_o <= n3991_o & n3983_o & n3975_o & n3967_o & n3959_o & n3951_o & n3943_o & n3935_o & n3927_o & n3919_o & n3911_o & n3903_o & n3895_o & n3887_o & n3879_o & n3871_o;
  n4135_o <= n3993_o & n3990_o & n3982_o & n3974_o & n3966_o & n3958_o & n3950_o & n3942_o & n3934_o & n3926_o & n3918_o & n3910_o & n3902_o & n3894_o & n3886_o & n3878_o & n3992_o;
  n4136_o <= n4122_o & n4114_o & n4106_o & n4098_o & n4090_o & n4082_o & n4074_o & n4066_o & n4058_o & n4050_o & n4042_o & n4034_o & n4026_o & n4018_o & n4010_o & n4002_o & n3994_o;
  n4137_o <= n4123_o & n4115_o & n4107_o & n4099_o & n4091_o & n4083_o & n4075_o & n4067_o & n4059_o & n4051_o & n4043_o & n4035_o & n4027_o & n4019_o & n4011_o & n4003_o & n3995_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ccnot is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity ccnot;

architecture rtl of ccnot is
  signal n3245_o : std_logic_vector (1 downto 0);
  signal n3246_o : std_logic;
  signal n3247_o : std_logic;
  signal n3248_o : std_logic;
  signal n3249_o : std_logic;
  signal n3250_o : std_logic;
  signal n3251_o : std_logic_vector (2 downto 0);
begin
  o <= n3251_o;
  -- vhdl_source/ccnot.vhdl:14:28
  n3245_o <= i (2 downto 1);
  -- vhdl_source/ccnot.vhdl:16:17
  n3246_o <= i (0);
  -- vhdl_source/ccnot.vhdl:16:27
  n3247_o <= i (2);
  -- vhdl_source/ccnot.vhdl:16:36
  n3248_o <= i (1);
  -- vhdl_source/ccnot.vhdl:16:31
  n3249_o <= n3247_o and n3248_o;
  -- vhdl_source/ccnot.vhdl:16:21
  n3250_o <= n3246_o xor n3249_o;
  n3251_o <= n3245_o & n3250_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_6 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_6;

architecture rtl of angle_lookup_15_6 is
  signal n3225_o : std_logic;
  signal n3226_o : std_logic;
  signal n3227_o : std_logic;
  signal n3228_o : std_logic;
  signal n3229_o : std_logic;
  signal n3230_o : std_logic;
  signal n3231_o : std_logic;
  signal n3232_o : std_logic;
  signal n3233_o : std_logic;
  signal n3234_o : std_logic;
  signal n3235_o : std_logic;
  signal n3236_o : std_logic;
  signal n3237_o : std_logic;
  signal n3238_o : std_logic;
  signal n3239_o : std_logic;
  signal n3240_o : std_logic;
  signal n3241_o : std_logic;
  signal n3242_o : std_logic;
  signal n3243_o : std_logic_vector (14 downto 0);
begin
  o <= n3243_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3225_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3226_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3227_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3228_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3229_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3230_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3231_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3232_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3233_o <= not n3232_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3234_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3235_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3236_o <= not n3235_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3237_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3238_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3239_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3240_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3241_o <= not n3240_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3242_o <= i (0);
  n3243_o <= n3225_o & n3226_o & n3227_o & n3228_o & n3229_o & n3230_o & n3231_o & n3233_o & n3234_o & n3236_o & n3237_o & n3238_o & n3239_o & n3241_o & n3242_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_6 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (5 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (5 downto 0));
end entity cnot_reg_6;

architecture rtl of cnot_reg_6 is
  signal ctrl_prop : std_logic_vector (6 downto 0);
  signal n3173_o : std_logic;
  signal n3174_o : std_logic;
  signal n3175_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3176 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3179_o : std_logic;
  signal n3180_o : std_logic;
  signal n3181_o : std_logic;
  signal n3182_o : std_logic;
  signal n3183_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3184 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3187_o : std_logic;
  signal n3188_o : std_logic;
  signal n3189_o : std_logic;
  signal n3190_o : std_logic;
  signal n3191_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3192 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3195_o : std_logic;
  signal n3196_o : std_logic;
  signal n3197_o : std_logic;
  signal n3198_o : std_logic;
  signal n3199_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3200 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3203_o : std_logic;
  signal n3204_o : std_logic;
  signal n3205_o : std_logic;
  signal n3206_o : std_logic;
  signal n3207_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3208 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3211_o : std_logic;
  signal n3212_o : std_logic;
  signal n3213_o : std_logic;
  signal n3214_o : std_logic;
  signal n3215_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3216 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3219_o : std_logic;
  signal n3220_o : std_logic;
  signal n3221_o : std_logic;
  signal n3222_o : std_logic_vector (5 downto 0);
  signal n3223_o : std_logic_vector (6 downto 0);
begin
  ctrl_out <= n3221_o;
  o <= n3222_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3223_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3173_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3174_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3175_o <= n3173_o & n3174_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3176 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3175_o,
    o => gen1_n0_cnot0_o);
  n3179_o <= gen1_n0_cnot0_n3176 (1);
  n3180_o <= gen1_n0_cnot0_n3176 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3181_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3182_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3183_o <= n3181_o & n3182_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3184 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3183_o,
    o => gen1_n1_cnot0_o);
  n3187_o <= gen1_n1_cnot0_n3184 (1);
  n3188_o <= gen1_n1_cnot0_n3184 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3189_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3190_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3191_o <= n3189_o & n3190_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3192 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3191_o,
    o => gen1_n2_cnot0_o);
  n3195_o <= gen1_n2_cnot0_n3192 (1);
  n3196_o <= gen1_n2_cnot0_n3192 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3197_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3198_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3199_o <= n3197_o & n3198_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3200 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3199_o,
    o => gen1_n3_cnot0_o);
  n3203_o <= gen1_n3_cnot0_n3200 (1);
  n3204_o <= gen1_n3_cnot0_n3200 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3205_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3206_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3207_o <= n3205_o & n3206_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3208 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3207_o,
    o => gen1_n4_cnot0_o);
  n3211_o <= gen1_n4_cnot0_n3208 (1);
  n3212_o <= gen1_n4_cnot0_n3208 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3213_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3214_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3215_o <= n3213_o & n3214_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3216 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3215_o,
    o => gen1_n5_cnot0_o);
  n3219_o <= gen1_n5_cnot0_n3216 (1);
  n3220_o <= gen1_n5_cnot0_n3216 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3221_o <= ctrl_prop (6);
  n3222_o <= n3220_o & n3212_o & n3204_o & n3196_o & n3188_o & n3180_o;
  n3223_o <= n3219_o & n3211_o & n3203_o & n3195_o & n3187_o & n3179_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_5 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_5;

architecture rtl of angle_lookup_15_5 is
  signal n3151_o : std_logic;
  signal n3152_o : std_logic;
  signal n3153_o : std_logic;
  signal n3154_o : std_logic;
  signal n3155_o : std_logic;
  signal n3156_o : std_logic;
  signal n3157_o : std_logic;
  signal n3158_o : std_logic;
  signal n3159_o : std_logic;
  signal n3160_o : std_logic;
  signal n3161_o : std_logic;
  signal n3162_o : std_logic;
  signal n3163_o : std_logic;
  signal n3164_o : std_logic;
  signal n3165_o : std_logic;
  signal n3166_o : std_logic;
  signal n3167_o : std_logic;
  signal n3168_o : std_logic;
  signal n3169_o : std_logic;
  signal n3170_o : std_logic_vector (14 downto 0);
begin
  o <= n3170_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3151_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3152_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3153_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3154_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3155_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3156_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3157_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3158_o <= not n3157_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3159_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3160_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3161_o <= not n3160_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3162_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3163_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3164_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3165_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3166_o <= not n3165_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3167_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3168_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3169_o <= not n3168_o;
  n3170_o <= n3151_o & n3152_o & n3153_o & n3154_o & n3155_o & n3156_o & n3158_o & n3159_o & n3161_o & n3162_o & n3163_o & n3164_o & n3166_o & n3167_o & n3169_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_5 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (4 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (4 downto 0));
end entity cnot_reg_5;

architecture rtl of cnot_reg_5 is
  signal ctrl_prop : std_logic_vector (5 downto 0);
  signal n3107_o : std_logic;
  signal n3108_o : std_logic;
  signal n3109_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3110 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3113_o : std_logic;
  signal n3114_o : std_logic;
  signal n3115_o : std_logic;
  signal n3116_o : std_logic;
  signal n3117_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3118 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3121_o : std_logic;
  signal n3122_o : std_logic;
  signal n3123_o : std_logic;
  signal n3124_o : std_logic;
  signal n3125_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3126 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3129_o : std_logic;
  signal n3130_o : std_logic;
  signal n3131_o : std_logic;
  signal n3132_o : std_logic;
  signal n3133_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3134 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3137_o : std_logic;
  signal n3138_o : std_logic;
  signal n3139_o : std_logic;
  signal n3140_o : std_logic;
  signal n3141_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3142 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3145_o : std_logic;
  signal n3146_o : std_logic;
  signal n3147_o : std_logic;
  signal n3148_o : std_logic_vector (4 downto 0);
  signal n3149_o : std_logic_vector (5 downto 0);
begin
  ctrl_out <= n3147_o;
  o <= n3148_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3149_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3107_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3108_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3109_o <= n3107_o & n3108_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3110 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3109_o,
    o => gen1_n0_cnot0_o);
  n3113_o <= gen1_n0_cnot0_n3110 (1);
  n3114_o <= gen1_n0_cnot0_n3110 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3115_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3116_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3117_o <= n3115_o & n3116_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3118 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3117_o,
    o => gen1_n1_cnot0_o);
  n3121_o <= gen1_n1_cnot0_n3118 (1);
  n3122_o <= gen1_n1_cnot0_n3118 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3123_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3124_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3125_o <= n3123_o & n3124_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3126 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3125_o,
    o => gen1_n2_cnot0_o);
  n3129_o <= gen1_n2_cnot0_n3126 (1);
  n3130_o <= gen1_n2_cnot0_n3126 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3131_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3132_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3133_o <= n3131_o & n3132_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3134 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3133_o,
    o => gen1_n3_cnot0_o);
  n3137_o <= gen1_n3_cnot0_n3134 (1);
  n3138_o <= gen1_n3_cnot0_n3134 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3139_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3140_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3141_o <= n3139_o & n3140_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3142 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3141_o,
    o => gen1_n4_cnot0_o);
  n3145_o <= gen1_n4_cnot0_n3142 (1);
  n3146_o <= gen1_n4_cnot0_n3142 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3147_o <= ctrl_prop (5);
  n3148_o <= n3146_o & n3138_o & n3130_o & n3122_o & n3114_o;
  n3149_o <= n3145_o & n3137_o & n3129_o & n3121_o & n3113_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_4 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_4;

architecture rtl of angle_lookup_15_4 is
  signal n3084_o : std_logic;
  signal n3085_o : std_logic;
  signal n3086_o : std_logic;
  signal n3087_o : std_logic;
  signal n3088_o : std_logic;
  signal n3089_o : std_logic;
  signal n3090_o : std_logic;
  signal n3091_o : std_logic;
  signal n3092_o : std_logic;
  signal n3093_o : std_logic;
  signal n3094_o : std_logic;
  signal n3095_o : std_logic;
  signal n3096_o : std_logic;
  signal n3097_o : std_logic;
  signal n3098_o : std_logic;
  signal n3099_o : std_logic;
  signal n3100_o : std_logic;
  signal n3101_o : std_logic;
  signal n3102_o : std_logic;
  signal n3103_o : std_logic;
  signal n3104_o : std_logic_vector (14 downto 0);
begin
  o <= n3104_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3084_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3085_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3086_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3087_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3088_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3089_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3090_o <= not n3089_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3091_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3092_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3093_o <= not n3092_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3094_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3095_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3096_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3097_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3098_o <= not n3097_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3099_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3100_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3101_o <= not n3100_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3102_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3103_o <= not n3102_o;
  n3104_o <= n3084_o & n3085_o & n3086_o & n3087_o & n3088_o & n3090_o & n3091_o & n3093_o & n3094_o & n3095_o & n3096_o & n3098_o & n3099_o & n3101_o & n3103_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_4 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (3 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (3 downto 0));
end entity cnot_reg_4;

architecture rtl of cnot_reg_4 is
  signal ctrl_prop : std_logic_vector (4 downto 0);
  signal n3048_o : std_logic;
  signal n3049_o : std_logic;
  signal n3050_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3051 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3054_o : std_logic;
  signal n3055_o : std_logic;
  signal n3056_o : std_logic;
  signal n3057_o : std_logic;
  signal n3058_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3059 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3062_o : std_logic;
  signal n3063_o : std_logic;
  signal n3064_o : std_logic;
  signal n3065_o : std_logic;
  signal n3066_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3067 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3070_o : std_logic;
  signal n3071_o : std_logic;
  signal n3072_o : std_logic;
  signal n3073_o : std_logic;
  signal n3074_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3075 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3078_o : std_logic;
  signal n3079_o : std_logic;
  signal n3080_o : std_logic;
  signal n3081_o : std_logic_vector (3 downto 0);
  signal n3082_o : std_logic_vector (4 downto 0);
begin
  ctrl_out <= n3080_o;
  o <= n3081_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3082_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3048_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3049_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3050_o <= n3048_o & n3049_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3051 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3050_o,
    o => gen1_n0_cnot0_o);
  n3054_o <= gen1_n0_cnot0_n3051 (1);
  n3055_o <= gen1_n0_cnot0_n3051 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3056_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3057_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3058_o <= n3056_o & n3057_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3059 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3058_o,
    o => gen1_n1_cnot0_o);
  n3062_o <= gen1_n1_cnot0_n3059 (1);
  n3063_o <= gen1_n1_cnot0_n3059 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3064_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3065_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3066_o <= n3064_o & n3065_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3067 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3066_o,
    o => gen1_n2_cnot0_o);
  n3070_o <= gen1_n2_cnot0_n3067 (1);
  n3071_o <= gen1_n2_cnot0_n3067 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3072_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3073_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3074_o <= n3072_o & n3073_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3075 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3074_o,
    o => gen1_n3_cnot0_o);
  n3078_o <= gen1_n3_cnot0_n3075 (1);
  n3079_o <= gen1_n3_cnot0_n3075 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3080_o <= ctrl_prop (4);
  n3081_o <= n3079_o & n3071_o & n3063_o & n3055_o;
  n3082_o <= n3078_o & n3070_o & n3062_o & n3054_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_3 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_3;

architecture rtl of angle_lookup_15_3 is
  signal n3026_o : std_logic;
  signal n3027_o : std_logic;
  signal n3028_o : std_logic;
  signal n3029_o : std_logic;
  signal n3030_o : std_logic;
  signal n3031_o : std_logic;
  signal n3032_o : std_logic;
  signal n3033_o : std_logic;
  signal n3034_o : std_logic;
  signal n3035_o : std_logic;
  signal n3036_o : std_logic;
  signal n3037_o : std_logic;
  signal n3038_o : std_logic;
  signal n3039_o : std_logic;
  signal n3040_o : std_logic;
  signal n3041_o : std_logic;
  signal n3042_o : std_logic;
  signal n3043_o : std_logic;
  signal n3044_o : std_logic;
  signal n3045_o : std_logic_vector (14 downto 0);
begin
  o <= n3045_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3026_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3027_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3028_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3029_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3030_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3031_o <= not n3030_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3032_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3033_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3034_o <= not n3033_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3035_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3036_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3037_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3038_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3039_o <= not n3038_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3040_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3041_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3042_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3043_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3044_o <= not n3043_o;
  n3045_o <= n3026_o & n3027_o & n3028_o & n3029_o & n3031_o & n3032_o & n3034_o & n3035_o & n3036_o & n3037_o & n3039_o & n3040_o & n3041_o & n3042_o & n3044_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_3 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (2 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (2 downto 0));
end entity cnot_reg_3;

architecture rtl of cnot_reg_3 is
  signal ctrl_prop : std_logic_vector (3 downto 0);
  signal n2998_o : std_logic;
  signal n2999_o : std_logic;
  signal n3000_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3001 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3004_o : std_logic;
  signal n3005_o : std_logic;
  signal n3006_o : std_logic;
  signal n3007_o : std_logic;
  signal n3008_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3009 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3012_o : std_logic;
  signal n3013_o : std_logic;
  signal n3014_o : std_logic;
  signal n3015_o : std_logic;
  signal n3016_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3017 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3020_o : std_logic;
  signal n3021_o : std_logic;
  signal n3022_o : std_logic;
  signal n3023_o : std_logic_vector (2 downto 0);
  signal n3024_o : std_logic_vector (3 downto 0);
begin
  ctrl_out <= n3022_o;
  o <= n3023_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3024_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2998_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2999_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3000_o <= n2998_o & n2999_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3001 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3000_o,
    o => gen1_n0_cnot0_o);
  n3004_o <= gen1_n0_cnot0_n3001 (1);
  n3005_o <= gen1_n0_cnot0_n3001 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3006_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3007_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3008_o <= n3006_o & n3007_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3009 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3008_o,
    o => gen1_n1_cnot0_o);
  n3012_o <= gen1_n1_cnot0_n3009 (1);
  n3013_o <= gen1_n1_cnot0_n3009 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3014_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3015_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3016_o <= n3014_o & n3015_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3017 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3016_o,
    o => gen1_n2_cnot0_o);
  n3020_o <= gen1_n2_cnot0_n3017 (1);
  n3021_o <= gen1_n2_cnot0_n3017 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3022_o <= ctrl_prop (3);
  n3023_o <= n3021_o & n3013_o & n3005_o;
  n3024_o <= n3020_o & n3012_o & n3004_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_2 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_2;

architecture rtl of angle_lookup_15_2 is
  signal n2971_o : std_logic;
  signal n2972_o : std_logic;
  signal n2973_o : std_logic;
  signal n2974_o : std_logic;
  signal n2975_o : std_logic;
  signal n2976_o : std_logic;
  signal n2977_o : std_logic;
  signal n2978_o : std_logic;
  signal n2979_o : std_logic;
  signal n2980_o : std_logic;
  signal n2981_o : std_logic;
  signal n2982_o : std_logic;
  signal n2983_o : std_logic;
  signal n2984_o : std_logic;
  signal n2985_o : std_logic;
  signal n2986_o : std_logic;
  signal n2987_o : std_logic;
  signal n2988_o : std_logic;
  signal n2989_o : std_logic;
  signal n2990_o : std_logic;
  signal n2991_o : std_logic;
  signal n2992_o : std_logic;
  signal n2993_o : std_logic;
  signal n2994_o : std_logic;
  signal n2995_o : std_logic_vector (14 downto 0);
begin
  o <= n2995_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2971_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2972_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2973_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2974_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2975_o <= not n2974_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2976_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2977_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2978_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2979_o <= not n2978_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2980_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2981_o <= not n2980_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2982_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2983_o <= not n2982_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2984_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2985_o <= not n2984_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2986_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2987_o <= not n2986_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2988_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2989_o <= not n2988_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2990_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2991_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2992_o <= not n2991_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2993_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2994_o <= not n2993_o;
  n2995_o <= n2971_o & n2972_o & n2973_o & n2975_o & n2976_o & n2977_o & n2979_o & n2981_o & n2983_o & n2985_o & n2987_o & n2989_o & n2990_o & n2992_o & n2994_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_2 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (1 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (1 downto 0));
end entity cnot_reg_2;

architecture rtl of cnot_reg_2 is
  signal ctrl_prop : std_logic_vector (2 downto 0);
  signal n2951_o : std_logic;
  signal n2952_o : std_logic;
  signal n2953_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2954 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2957_o : std_logic;
  signal n2958_o : std_logic;
  signal n2959_o : std_logic;
  signal n2960_o : std_logic;
  signal n2961_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2962 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2965_o : std_logic;
  signal n2966_o : std_logic;
  signal n2967_o : std_logic;
  signal n2968_o : std_logic_vector (1 downto 0);
  signal n2969_o : std_logic_vector (2 downto 0);
begin
  ctrl_out <= n2967_o;
  o <= n2968_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2969_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2951_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2952_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2953_o <= n2951_o & n2952_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2954 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2953_o,
    o => gen1_n0_cnot0_o);
  n2957_o <= gen1_n0_cnot0_n2954 (1);
  n2958_o <= gen1_n0_cnot0_n2954 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2959_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2960_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2961_o <= n2959_o & n2960_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2962 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2961_o,
    o => gen1_n1_cnot0_o);
  n2965_o <= gen1_n1_cnot0_n2962 (1);
  n2966_o <= gen1_n1_cnot0_n2962 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2967_o <= ctrl_prop (2);
  n2968_o <= n2966_o & n2958_o;
  n2969_o <= n2965_o & n2957_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_1 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_1;

architecture rtl of angle_lookup_15_1 is
  signal n2927_o : std_logic;
  signal n2928_o : std_logic;
  signal n2929_o : std_logic;
  signal n2930_o : std_logic;
  signal n2931_o : std_logic;
  signal n2932_o : std_logic;
  signal n2933_o : std_logic;
  signal n2934_o : std_logic;
  signal n2935_o : std_logic;
  signal n2936_o : std_logic;
  signal n2937_o : std_logic;
  signal n2938_o : std_logic;
  signal n2939_o : std_logic;
  signal n2940_o : std_logic;
  signal n2941_o : std_logic;
  signal n2942_o : std_logic;
  signal n2943_o : std_logic;
  signal n2944_o : std_logic;
  signal n2945_o : std_logic;
  signal n2946_o : std_logic;
  signal n2947_o : std_logic;
  signal n2948_o : std_logic_vector (14 downto 0);
begin
  o <= n2948_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2927_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2928_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2929_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2930_o <= not n2929_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2931_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2932_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2933_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2934_o <= not n2933_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2935_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2936_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2937_o <= not n2936_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2938_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2939_o <= not n2938_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2940_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2941_o <= not n2940_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2942_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2943_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2944_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2945_o <= not n2944_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2946_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2947_o <= i (0);
  n2948_o <= n2927_o & n2928_o & n2930_o & n2931_o & n2932_o & n2934_o & n2935_o & n2937_o & n2939_o & n2941_o & n2942_o & n2943_o & n2945_o & n2946_o & n2947_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_1 is
  port (
    ctrl : in std_logic;
    i : in std_logic;
    ctrl_out : out std_logic;
    o : out std_logic);
end entity cnot_reg_1;

architecture rtl of cnot_reg_1 is
  signal ctrl_prop : std_logic_vector (1 downto 0);
  signal n2917_o : std_logic;
  signal n2918_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2919 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2922_o : std_logic;
  signal n2923_o : std_logic;
  signal n2924_o : std_logic;
  signal n2925_o : std_logic_vector (1 downto 0);
begin
  ctrl_out <= n2924_o;
  o <= n2923_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2925_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2917_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2918_o <= n2917_o & i;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2919 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2918_o,
    o => gen1_n0_cnot0_o);
  n2922_o <= gen1_n0_cnot0_n2919 (1);
  n2923_o <= gen1_n0_cnot0_n2919 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2924_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:14:16
  n2925_o <= n2922_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_0 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_0;

architecture rtl of angle_lookup_15_0 is
  signal n2898_o : std_logic;
  signal n2899_o : std_logic;
  signal n2900_o : std_logic;
  signal n2901_o : std_logic;
  signal n2902_o : std_logic;
  signal n2903_o : std_logic;
  signal n2904_o : std_logic;
  signal n2905_o : std_logic;
  signal n2906_o : std_logic;
  signal n2907_o : std_logic;
  signal n2908_o : std_logic;
  signal n2909_o : std_logic;
  signal n2910_o : std_logic;
  signal n2911_o : std_logic;
  signal n2912_o : std_logic;
  signal n2913_o : std_logic;
  signal n2914_o : std_logic_vector (14 downto 0);
begin
  o <= n2914_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2898_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2899_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2900_o <= not n2899_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2901_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2902_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2903_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2904_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2905_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2906_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2907_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2908_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2909_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2910_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2911_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2912_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2913_o <= i (0);
  n2914_o <= n2898_o & n2900_o & n2901_o & n2902_o & n2903_o & n2904_o & n2905_o & n2906_o & n2907_o & n2908_o & n2909_o & n2910_o & n2911_o & n2912_o & n2913_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_15 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (14 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (14 downto 0));
end entity cnot_reg_15;

architecture rtl of cnot_reg_15 is
  signal ctrl_prop : std_logic_vector (15 downto 0);
  signal n2774_o : std_logic;
  signal n2775_o : std_logic;
  signal n2776_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2777 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2780_o : std_logic;
  signal n2781_o : std_logic;
  signal n2782_o : std_logic;
  signal n2783_o : std_logic;
  signal n2784_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2785 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2788_o : std_logic;
  signal n2789_o : std_logic;
  signal n2790_o : std_logic;
  signal n2791_o : std_logic;
  signal n2792_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2793 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2796_o : std_logic;
  signal n2797_o : std_logic;
  signal n2798_o : std_logic;
  signal n2799_o : std_logic;
  signal n2800_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2801 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2804_o : std_logic;
  signal n2805_o : std_logic;
  signal n2806_o : std_logic;
  signal n2807_o : std_logic;
  signal n2808_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2809 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2812_o : std_logic;
  signal n2813_o : std_logic;
  signal n2814_o : std_logic;
  signal n2815_o : std_logic;
  signal n2816_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n2817 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n2820_o : std_logic;
  signal n2821_o : std_logic;
  signal n2822_o : std_logic;
  signal n2823_o : std_logic;
  signal n2824_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n2825 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n2828_o : std_logic;
  signal n2829_o : std_logic;
  signal n2830_o : std_logic;
  signal n2831_o : std_logic;
  signal n2832_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n2833 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n2836_o : std_logic;
  signal n2837_o : std_logic;
  signal n2838_o : std_logic;
  signal n2839_o : std_logic;
  signal n2840_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n2841 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n2844_o : std_logic;
  signal n2845_o : std_logic;
  signal n2846_o : std_logic;
  signal n2847_o : std_logic;
  signal n2848_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n2849 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n2852_o : std_logic;
  signal n2853_o : std_logic;
  signal n2854_o : std_logic;
  signal n2855_o : std_logic;
  signal n2856_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n2857 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n2860_o : std_logic;
  signal n2861_o : std_logic;
  signal n2862_o : std_logic;
  signal n2863_o : std_logic;
  signal n2864_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n2865 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n2868_o : std_logic;
  signal n2869_o : std_logic;
  signal n2870_o : std_logic;
  signal n2871_o : std_logic;
  signal n2872_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n2873 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n2876_o : std_logic;
  signal n2877_o : std_logic;
  signal n2878_o : std_logic;
  signal n2879_o : std_logic;
  signal n2880_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n2881 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n2884_o : std_logic;
  signal n2885_o : std_logic;
  signal n2886_o : std_logic;
  signal n2887_o : std_logic;
  signal n2888_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n2889 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n2892_o : std_logic;
  signal n2893_o : std_logic;
  signal n2894_o : std_logic;
  signal n2895_o : std_logic_vector (14 downto 0);
  signal n2896_o : std_logic_vector (15 downto 0);
begin
  ctrl_out <= n2894_o;
  o <= n2895_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2896_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2774_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2775_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2776_o <= n2774_o & n2775_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2777 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2776_o,
    o => gen1_n0_cnot0_o);
  n2780_o <= gen1_n0_cnot0_n2777 (1);
  n2781_o <= gen1_n0_cnot0_n2777 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2782_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2783_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2784_o <= n2782_o & n2783_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2785 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2784_o,
    o => gen1_n1_cnot0_o);
  n2788_o <= gen1_n1_cnot0_n2785 (1);
  n2789_o <= gen1_n1_cnot0_n2785 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2790_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2791_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2792_o <= n2790_o & n2791_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2793 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2792_o,
    o => gen1_n2_cnot0_o);
  n2796_o <= gen1_n2_cnot0_n2793 (1);
  n2797_o <= gen1_n2_cnot0_n2793 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2798_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2799_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2800_o <= n2798_o & n2799_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2801 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2800_o,
    o => gen1_n3_cnot0_o);
  n2804_o <= gen1_n3_cnot0_n2801 (1);
  n2805_o <= gen1_n3_cnot0_n2801 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2806_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2807_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2808_o <= n2806_o & n2807_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2809 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2808_o,
    o => gen1_n4_cnot0_o);
  n2812_o <= gen1_n4_cnot0_n2809 (1);
  n2813_o <= gen1_n4_cnot0_n2809 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2814_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2815_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2816_o <= n2814_o & n2815_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n2817 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n2816_o,
    o => gen1_n5_cnot0_o);
  n2820_o <= gen1_n5_cnot0_n2817 (1);
  n2821_o <= gen1_n5_cnot0_n2817 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2822_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2823_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2824_o <= n2822_o & n2823_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n2825 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n2824_o,
    o => gen1_n6_cnot0_o);
  n2828_o <= gen1_n6_cnot0_n2825 (1);
  n2829_o <= gen1_n6_cnot0_n2825 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2830_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2831_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2832_o <= n2830_o & n2831_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n2833 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n2832_o,
    o => gen1_n7_cnot0_o);
  n2836_o <= gen1_n7_cnot0_n2833 (1);
  n2837_o <= gen1_n7_cnot0_n2833 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2838_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2839_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2840_o <= n2838_o & n2839_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n2841 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n2840_o,
    o => gen1_n8_cnot0_o);
  n2844_o <= gen1_n8_cnot0_n2841 (1);
  n2845_o <= gen1_n8_cnot0_n2841 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2846_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2847_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2848_o <= n2846_o & n2847_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n2849 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n2848_o,
    o => gen1_n9_cnot0_o);
  n2852_o <= gen1_n9_cnot0_n2849 (1);
  n2853_o <= gen1_n9_cnot0_n2849 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2854_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2855_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2856_o <= n2854_o & n2855_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n2857 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n2856_o,
    o => gen1_n10_cnot0_o);
  n2860_o <= gen1_n10_cnot0_n2857 (1);
  n2861_o <= gen1_n10_cnot0_n2857 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2862_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2863_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2864_o <= n2862_o & n2863_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n2865 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n2864_o,
    o => gen1_n11_cnot0_o);
  n2868_o <= gen1_n11_cnot0_n2865 (1);
  n2869_o <= gen1_n11_cnot0_n2865 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2870_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2871_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2872_o <= n2870_o & n2871_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n2873 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n2872_o,
    o => gen1_n12_cnot0_o);
  n2876_o <= gen1_n12_cnot0_n2873 (1);
  n2877_o <= gen1_n12_cnot0_n2873 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2878_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2879_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2880_o <= n2878_o & n2879_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n2881 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n2880_o,
    o => gen1_n13_cnot0_o);
  n2884_o <= gen1_n13_cnot0_n2881 (1);
  n2885_o <= gen1_n13_cnot0_n2881 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2886_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2887_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2888_o <= n2886_o & n2887_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n2889 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n2888_o,
    o => gen1_n14_cnot0_o);
  n2892_o <= gen1_n14_cnot0_n2889 (1);
  n2893_o <= gen1_n14_cnot0_n2889 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2894_o <= ctrl_prop (15);
  n2895_o <= n2893_o & n2885_o & n2877_o & n2869_o & n2861_o & n2853_o & n2845_o & n2837_o & n2829_o & n2821_o & n2813_o & n2805_o & n2797_o & n2789_o & n2781_o;
  n2896_o <= n2892_o & n2884_o & n2876_o & n2868_o & n2860_o & n2852_o & n2844_o & n2836_o & n2828_o & n2820_o & n2812_o & n2804_o & n2796_o & n2788_o & n2780_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_15 is
  port (
    a : in std_logic_vector (14 downto 0);
    b : in std_logic_vector (14 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    s : out std_logic_vector (14 downto 0));
end entity add_in_place_15;

architecture rtl of add_in_place_15 is
  signal s1_a : std_logic_vector (14 downto 0);
  signal s1_b : std_logic_vector (14 downto 0);
  signal s2_mid : std_logic_vector (14 downto 0);
  signal s2_a : std_logic_vector (14 downto 0);
  signal s2_b : std_logic_vector (14 downto 0);
  signal s3_mid : std_logic_vector (14 downto 0);
  signal s3_a : std_logic_vector (14 downto 0);
  signal s3_b : std_logic_vector (14 downto 0);
  signal s4_mid : std_logic_vector (14 downto 0);
  signal s4_a : std_logic_vector (14 downto 0);
  signal s4_b : std_logic_vector (14 downto 0);
  signal s5_mid : std_logic_vector (14 downto 0);
  signal s5_a : std_logic_vector (14 downto 0);
  signal s5_b : std_logic_vector (14 downto 0);
  signal s6_a : std_logic_vector (14 downto 0);
  signal s6_b : std_logic_vector (14 downto 0);
  signal n1996_o : std_logic;
  signal n1997_o : std_logic;
  signal n1998_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n1999 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2002_o : std_logic;
  signal n2003_o : std_logic;
  signal n2004_o : std_logic;
  signal n2005_o : std_logic;
  signal n2006_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n2007 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2010_o : std_logic;
  signal n2011_o : std_logic;
  signal n2012_o : std_logic;
  signal n2013_o : std_logic;
  signal n2014_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n2015 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2018_o : std_logic;
  signal n2019_o : std_logic;
  signal n2020_o : std_logic;
  signal n2021_o : std_logic;
  signal n2022_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n2023 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2026_o : std_logic;
  signal n2027_o : std_logic;
  signal n2028_o : std_logic;
  signal n2029_o : std_logic;
  signal n2030_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n2031 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2034_o : std_logic;
  signal n2035_o : std_logic;
  signal n2036_o : std_logic;
  signal n2037_o : std_logic;
  signal n2038_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n2039 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2042_o : std_logic;
  signal n2043_o : std_logic;
  signal n2044_o : std_logic;
  signal n2045_o : std_logic;
  signal n2046_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n2047 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2050_o : std_logic;
  signal n2051_o : std_logic;
  signal n2052_o : std_logic;
  signal n2053_o : std_logic;
  signal n2054_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n2055 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2058_o : std_logic;
  signal n2059_o : std_logic;
  signal n2060_o : std_logic;
  signal n2061_o : std_logic;
  signal n2062_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n2063 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2066_o : std_logic;
  signal n2067_o : std_logic;
  signal n2068_o : std_logic;
  signal n2069_o : std_logic;
  signal n2070_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n2071 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2074_o : std_logic;
  signal n2075_o : std_logic;
  signal n2076_o : std_logic;
  signal n2077_o : std_logic;
  signal n2078_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n2079 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2082_o : std_logic;
  signal n2083_o : std_logic;
  signal n2084_o : std_logic;
  signal n2085_o : std_logic;
  signal n2086_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n2087 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2090_o : std_logic;
  signal n2091_o : std_logic;
  signal n2092_o : std_logic;
  signal n2093_o : std_logic;
  signal n2094_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n2095 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2098_o : std_logic;
  signal n2099_o : std_logic;
  signal n2100_o : std_logic;
  signal n2101_o : std_logic;
  signal n2102_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n2103 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2106_o : std_logic;
  signal n2107_o : std_logic;
  signal n2108_o : std_logic;
  signal n2109_o : std_logic;
  signal n2110_o : std_logic;
  signal n2111_o : std_logic;
  signal n2112_o : std_logic;
  signal n2113_o : std_logic;
  signal n2114_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n2115 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2118_o : std_logic;
  signal n2119_o : std_logic;
  signal n2120_o : std_logic;
  signal n2121_o : std_logic;
  signal n2122_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n2123 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2126_o : std_logic;
  signal n2127_o : std_logic;
  signal n2128_o : std_logic;
  signal n2129_o : std_logic;
  signal n2130_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n2131 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2134_o : std_logic;
  signal n2135_o : std_logic;
  signal n2136_o : std_logic;
  signal n2137_o : std_logic;
  signal n2138_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n2139 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2142_o : std_logic;
  signal n2143_o : std_logic;
  signal n2144_o : std_logic;
  signal n2145_o : std_logic;
  signal n2146_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n2147 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2150_o : std_logic;
  signal n2151_o : std_logic;
  signal n2152_o : std_logic;
  signal n2153_o : std_logic;
  signal n2154_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n2155 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2158_o : std_logic;
  signal n2159_o : std_logic;
  signal n2160_o : std_logic;
  signal n2161_o : std_logic;
  signal n2162_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n2163 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2166_o : std_logic;
  signal n2167_o : std_logic;
  signal n2168_o : std_logic;
  signal n2169_o : std_logic;
  signal n2170_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n2171 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2174_o : std_logic;
  signal n2175_o : std_logic;
  signal n2176_o : std_logic;
  signal n2177_o : std_logic;
  signal n2178_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n2179 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2182_o : std_logic;
  signal n2183_o : std_logic;
  signal n2184_o : std_logic;
  signal n2185_o : std_logic;
  signal n2186_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n2187 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2190_o : std_logic;
  signal n2191_o : std_logic;
  signal n2192_o : std_logic;
  signal n2193_o : std_logic;
  signal n2194_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n2195 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2198_o : std_logic;
  signal n2199_o : std_logic;
  signal n2200_o : std_logic;
  signal n2201_o : std_logic;
  signal n2202_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n2203 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2206_o : std_logic;
  signal n2207_o : std_logic;
  signal n2208_o : std_logic;
  signal n2209_o : std_logic;
  signal n2210_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n2211 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2214_o : std_logic;
  signal n2215_o : std_logic;
  signal n2216_o : std_logic_vector (1 downto 0);
  signal n2217_o : std_logic;
  signal n2218_o : std_logic;
  signal n2219_o : std_logic;
  signal n2220_o : std_logic_vector (1 downto 0);
  signal n2221_o : std_logic;
  signal n2222_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n2223 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2226_o : std_logic;
  signal n2227_o : std_logic;
  signal n2228_o : std_logic;
  signal n2229_o : std_logic;
  signal n2230_o : std_logic;
  signal n2231_o : std_logic_vector (1 downto 0);
  signal n2232_o : std_logic;
  signal n2233_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n2234 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2237_o : std_logic;
  signal n2238_o : std_logic;
  signal n2239_o : std_logic;
  signal n2240_o : std_logic;
  signal n2241_o : std_logic;
  signal n2242_o : std_logic_vector (1 downto 0);
  signal n2243_o : std_logic;
  signal n2244_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n2245 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2248_o : std_logic;
  signal n2249_o : std_logic;
  signal n2250_o : std_logic;
  signal n2251_o : std_logic;
  signal n2252_o : std_logic;
  signal n2253_o : std_logic_vector (1 downto 0);
  signal n2254_o : std_logic;
  signal n2255_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n2256 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2259_o : std_logic;
  signal n2260_o : std_logic;
  signal n2261_o : std_logic;
  signal n2262_o : std_logic;
  signal n2263_o : std_logic;
  signal n2264_o : std_logic_vector (1 downto 0);
  signal n2265_o : std_logic;
  signal n2266_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n2267 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2270_o : std_logic;
  signal n2271_o : std_logic;
  signal n2272_o : std_logic;
  signal n2273_o : std_logic;
  signal n2274_o : std_logic;
  signal n2275_o : std_logic_vector (1 downto 0);
  signal n2276_o : std_logic;
  signal n2277_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n2278 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2281_o : std_logic;
  signal n2282_o : std_logic;
  signal n2283_o : std_logic;
  signal n2284_o : std_logic;
  signal n2285_o : std_logic;
  signal n2286_o : std_logic_vector (1 downto 0);
  signal n2287_o : std_logic;
  signal n2288_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n2289 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2292_o : std_logic;
  signal n2293_o : std_logic;
  signal n2294_o : std_logic;
  signal n2295_o : std_logic;
  signal n2296_o : std_logic;
  signal n2297_o : std_logic_vector (1 downto 0);
  signal n2298_o : std_logic;
  signal n2299_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n2300 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2303_o : std_logic;
  signal n2304_o : std_logic;
  signal n2305_o : std_logic;
  signal n2306_o : std_logic;
  signal n2307_o : std_logic;
  signal n2308_o : std_logic_vector (1 downto 0);
  signal n2309_o : std_logic;
  signal n2310_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n2311 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2314_o : std_logic;
  signal n2315_o : std_logic;
  signal n2316_o : std_logic;
  signal n2317_o : std_logic;
  signal n2318_o : std_logic;
  signal n2319_o : std_logic_vector (1 downto 0);
  signal n2320_o : std_logic;
  signal n2321_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n2322 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2325_o : std_logic;
  signal n2326_o : std_logic;
  signal n2327_o : std_logic;
  signal n2328_o : std_logic;
  signal n2329_o : std_logic;
  signal n2330_o : std_logic_vector (1 downto 0);
  signal n2331_o : std_logic;
  signal n2332_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n2333 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2336_o : std_logic;
  signal n2337_o : std_logic;
  signal n2338_o : std_logic;
  signal n2339_o : std_logic;
  signal n2340_o : std_logic;
  signal n2341_o : std_logic_vector (1 downto 0);
  signal n2342_o : std_logic;
  signal n2343_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n2344 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2347_o : std_logic;
  signal n2348_o : std_logic;
  signal n2349_o : std_logic;
  signal n2350_o : std_logic;
  signal n2351_o : std_logic;
  signal n2352_o : std_logic_vector (1 downto 0);
  signal n2353_o : std_logic;
  signal n2354_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n2355 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2358_o : std_logic;
  signal n2359_o : std_logic;
  signal n2360_o : std_logic;
  signal n2361_o : std_logic;
  signal n2362_o : std_logic;
  signal n2363_o : std_logic_vector (1 downto 0);
  signal n2364_o : std_logic;
  signal n2365_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n2366 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2369_o : std_logic;
  signal n2370_o : std_logic;
  signal n2371_o : std_logic;
  signal n2372_o : std_logic;
  signal n2373_o : std_logic;
  signal n2374_o : std_logic;
  signal n2375_o : std_logic;
  signal n2376_o : std_logic_vector (1 downto 0);
  signal cnot_4_n2377 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n2380_o : std_logic;
  signal n2381_o : std_logic;
  signal n2382_o : std_logic;
  signal n2383_o : std_logic;
  signal n2384_o : std_logic_vector (1 downto 0);
  signal n2385_o : std_logic;
  signal n2386_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n2387 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2390_o : std_logic;
  signal n2391_o : std_logic;
  signal n2392_o : std_logic;
  signal n2393_o : std_logic;
  signal n2394_o : std_logic;
  signal n2395_o : std_logic_vector (1 downto 0);
  signal n2396_o : std_logic;
  signal n2397_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n2398 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2401_o : std_logic;
  signal n2402_o : std_logic;
  signal n2403_o : std_logic;
  signal n2404_o : std_logic;
  signal n2405_o : std_logic;
  signal n2406_o : std_logic_vector (1 downto 0);
  signal n2407_o : std_logic;
  signal n2408_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n2409 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2412_o : std_logic;
  signal n2413_o : std_logic;
  signal n2414_o : std_logic;
  signal n2415_o : std_logic;
  signal n2416_o : std_logic;
  signal n2417_o : std_logic_vector (1 downto 0);
  signal n2418_o : std_logic;
  signal n2419_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n2420 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2423_o : std_logic;
  signal n2424_o : std_logic;
  signal n2425_o : std_logic;
  signal n2426_o : std_logic;
  signal n2427_o : std_logic;
  signal n2428_o : std_logic_vector (1 downto 0);
  signal n2429_o : std_logic;
  signal n2430_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n2431 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2434_o : std_logic;
  signal n2435_o : std_logic;
  signal n2436_o : std_logic;
  signal n2437_o : std_logic;
  signal n2438_o : std_logic;
  signal n2439_o : std_logic_vector (1 downto 0);
  signal n2440_o : std_logic;
  signal n2441_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n2442 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2445_o : std_logic;
  signal n2446_o : std_logic;
  signal n2447_o : std_logic;
  signal n2448_o : std_logic;
  signal n2449_o : std_logic;
  signal n2450_o : std_logic_vector (1 downto 0);
  signal n2451_o : std_logic;
  signal n2452_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n2453 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2456_o : std_logic;
  signal n2457_o : std_logic;
  signal n2458_o : std_logic;
  signal n2459_o : std_logic;
  signal n2460_o : std_logic;
  signal n2461_o : std_logic_vector (1 downto 0);
  signal n2462_o : std_logic;
  signal n2463_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n2464 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2467_o : std_logic;
  signal n2468_o : std_logic;
  signal n2469_o : std_logic;
  signal n2470_o : std_logic;
  signal n2471_o : std_logic;
  signal n2472_o : std_logic_vector (1 downto 0);
  signal n2473_o : std_logic;
  signal n2474_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n2475 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2478_o : std_logic;
  signal n2479_o : std_logic;
  signal n2480_o : std_logic;
  signal n2481_o : std_logic;
  signal n2482_o : std_logic;
  signal n2483_o : std_logic_vector (1 downto 0);
  signal n2484_o : std_logic;
  signal n2485_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n2486 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2489_o : std_logic;
  signal n2490_o : std_logic;
  signal n2491_o : std_logic;
  signal n2492_o : std_logic;
  signal n2493_o : std_logic;
  signal n2494_o : std_logic_vector (1 downto 0);
  signal n2495_o : std_logic;
  signal n2496_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n2497 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2500_o : std_logic;
  signal n2501_o : std_logic;
  signal n2502_o : std_logic;
  signal n2503_o : std_logic;
  signal n2504_o : std_logic;
  signal n2505_o : std_logic_vector (1 downto 0);
  signal n2506_o : std_logic;
  signal n2507_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n2508 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2511_o : std_logic;
  signal n2512_o : std_logic;
  signal n2513_o : std_logic;
  signal n2514_o : std_logic;
  signal n2515_o : std_logic;
  signal n2516_o : std_logic_vector (1 downto 0);
  signal n2517_o : std_logic;
  signal n2518_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n2519 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2522_o : std_logic;
  signal n2523_o : std_logic;
  signal n2524_o : std_logic;
  signal n2525_o : std_logic;
  signal n2526_o : std_logic;
  signal n2527_o : std_logic_vector (1 downto 0);
  signal n2528_o : std_logic;
  signal n2529_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n2530 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2533_o : std_logic;
  signal n2534_o : std_logic;
  signal n2535_o : std_logic;
  signal n2536_o : std_logic;
  signal n2537_o : std_logic_vector (1 downto 0);
  signal n2538_o : std_logic;
  signal n2539_o : std_logic;
  signal n2540_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n2541 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2544_o : std_logic;
  signal n2545_o : std_logic;
  signal n2546_o : std_logic;
  signal n2547_o : std_logic;
  signal n2548_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n2549 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2552_o : std_logic;
  signal n2553_o : std_logic;
  signal n2554_o : std_logic;
  signal n2555_o : std_logic;
  signal n2556_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n2557 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2560_o : std_logic;
  signal n2561_o : std_logic;
  signal n2562_o : std_logic;
  signal n2563_o : std_logic;
  signal n2564_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n2565 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2568_o : std_logic;
  signal n2569_o : std_logic;
  signal n2570_o : std_logic;
  signal n2571_o : std_logic;
  signal n2572_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n2573 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2576_o : std_logic;
  signal n2577_o : std_logic;
  signal n2578_o : std_logic;
  signal n2579_o : std_logic;
  signal n2580_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n2581 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2584_o : std_logic;
  signal n2585_o : std_logic;
  signal n2586_o : std_logic;
  signal n2587_o : std_logic;
  signal n2588_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n2589 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2592_o : std_logic;
  signal n2593_o : std_logic;
  signal n2594_o : std_logic;
  signal n2595_o : std_logic;
  signal n2596_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n2597 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2600_o : std_logic;
  signal n2601_o : std_logic;
  signal n2602_o : std_logic;
  signal n2603_o : std_logic;
  signal n2604_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n2605 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2608_o : std_logic;
  signal n2609_o : std_logic;
  signal n2610_o : std_logic;
  signal n2611_o : std_logic;
  signal n2612_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n2613 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2616_o : std_logic;
  signal n2617_o : std_logic;
  signal n2618_o : std_logic;
  signal n2619_o : std_logic;
  signal n2620_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n2621 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2624_o : std_logic;
  signal n2625_o : std_logic;
  signal n2626_o : std_logic;
  signal n2627_o : std_logic;
  signal n2628_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n2629 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2632_o : std_logic;
  signal n2633_o : std_logic;
  signal n2634_o : std_logic;
  signal n2635_o : std_logic;
  signal n2636_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n2637 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2640_o : std_logic;
  signal n2641_o : std_logic;
  signal n2642_o : std_logic;
  signal n2643_o : std_logic;
  signal n2644_o : std_logic;
  signal n2645_o : std_logic;
  signal n2646_o : std_logic;
  signal n2647_o : std_logic;
  signal n2648_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n2649 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2652_o : std_logic;
  signal n2653_o : std_logic;
  signal n2654_o : std_logic;
  signal n2655_o : std_logic;
  signal n2656_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n2657 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2660_o : std_logic;
  signal n2661_o : std_logic;
  signal n2662_o : std_logic;
  signal n2663_o : std_logic;
  signal n2664_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n2665 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2668_o : std_logic;
  signal n2669_o : std_logic;
  signal n2670_o : std_logic;
  signal n2671_o : std_logic;
  signal n2672_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n2673 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2676_o : std_logic;
  signal n2677_o : std_logic;
  signal n2678_o : std_logic;
  signal n2679_o : std_logic;
  signal n2680_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n2681 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2684_o : std_logic;
  signal n2685_o : std_logic;
  signal n2686_o : std_logic;
  signal n2687_o : std_logic;
  signal n2688_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n2689 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2692_o : std_logic;
  signal n2693_o : std_logic;
  signal n2694_o : std_logic;
  signal n2695_o : std_logic;
  signal n2696_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n2697 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2700_o : std_logic;
  signal n2701_o : std_logic;
  signal n2702_o : std_logic;
  signal n2703_o : std_logic;
  signal n2704_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n2705 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2708_o : std_logic;
  signal n2709_o : std_logic;
  signal n2710_o : std_logic;
  signal n2711_o : std_logic;
  signal n2712_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n2713 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2716_o : std_logic;
  signal n2717_o : std_logic;
  signal n2718_o : std_logic;
  signal n2719_o : std_logic;
  signal n2720_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n2721 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2724_o : std_logic;
  signal n2725_o : std_logic;
  signal n2726_o : std_logic;
  signal n2727_o : std_logic;
  signal n2728_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n2729 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2732_o : std_logic;
  signal n2733_o : std_logic;
  signal n2734_o : std_logic;
  signal n2735_o : std_logic;
  signal n2736_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n2737 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2740_o : std_logic;
  signal n2741_o : std_logic;
  signal n2742_o : std_logic;
  signal n2743_o : std_logic;
  signal n2744_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n2745 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2748_o : std_logic;
  signal n2749_o : std_logic;
  signal n2750_o : std_logic;
  signal n2751_o : std_logic;
  signal n2752_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n2753 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2756_o : std_logic;
  signal n2757_o : std_logic;
  signal n2758_o : std_logic_vector (14 downto 0);
  signal n2759_o : std_logic_vector (14 downto 0);
  signal n2760_o : std_logic_vector (14 downto 0);
  signal n2761_o : std_logic_vector (14 downto 0);
  signal n2762_o : std_logic_vector (14 downto 0);
  signal n2763_o : std_logic_vector (14 downto 0);
  signal n2764_o : std_logic_vector (14 downto 0);
  signal n2765_o : std_logic_vector (14 downto 0);
  signal n2766_o : std_logic_vector (14 downto 0);
  signal n2767_o : std_logic_vector (14 downto 0);
  signal n2768_o : std_logic_vector (14 downto 0);
  signal n2769_o : std_logic_vector (14 downto 0);
  signal n2770_o : std_logic_vector (14 downto 0);
  signal n2771_o : std_logic_vector (14 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n2758_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n2759_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n2760_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n2761_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n2762_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n2763_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n2764_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n2765_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n2766_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n2767_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n2768_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n2769_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n2770_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n2771_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n1996_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1997_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1998_o <= n1996_o & n1997_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n1999 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n1998_o,
    o => gen1_n1_cnot1_j_o);
  n2002_o <= gen1_n1_cnot1_j_n1999 (1);
  n2003_o <= gen1_n1_cnot1_j_n1999 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2004_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2005_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2006_o <= n2004_o & n2005_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n2007 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n2006_o,
    o => gen1_n2_cnot1_j_o);
  n2010_o <= gen1_n2_cnot1_j_n2007 (1);
  n2011_o <= gen1_n2_cnot1_j_n2007 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2012_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2013_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2014_o <= n2012_o & n2013_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n2015 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n2014_o,
    o => gen1_n3_cnot1_j_o);
  n2018_o <= gen1_n3_cnot1_j_n2015 (1);
  n2019_o <= gen1_n3_cnot1_j_n2015 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2020_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2021_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2022_o <= n2020_o & n2021_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n2023 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n2022_o,
    o => gen1_n4_cnot1_j_o);
  n2026_o <= gen1_n4_cnot1_j_n2023 (1);
  n2027_o <= gen1_n4_cnot1_j_n2023 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2028_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2029_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2030_o <= n2028_o & n2029_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n2031 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n2030_o,
    o => gen1_n5_cnot1_j_o);
  n2034_o <= gen1_n5_cnot1_j_n2031 (1);
  n2035_o <= gen1_n5_cnot1_j_n2031 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2036_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2037_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2038_o <= n2036_o & n2037_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n2039 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n2038_o,
    o => gen1_n6_cnot1_j_o);
  n2042_o <= gen1_n6_cnot1_j_n2039 (1);
  n2043_o <= gen1_n6_cnot1_j_n2039 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2044_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2045_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2046_o <= n2044_o & n2045_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n2047 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n2046_o,
    o => gen1_n7_cnot1_j_o);
  n2050_o <= gen1_n7_cnot1_j_n2047 (1);
  n2051_o <= gen1_n7_cnot1_j_n2047 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2052_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2053_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2054_o <= n2052_o & n2053_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n2055 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n2054_o,
    o => gen1_n8_cnot1_j_o);
  n2058_o <= gen1_n8_cnot1_j_n2055 (1);
  n2059_o <= gen1_n8_cnot1_j_n2055 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2060_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2061_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2062_o <= n2060_o & n2061_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n2063 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n2062_o,
    o => gen1_n9_cnot1_j_o);
  n2066_o <= gen1_n9_cnot1_j_n2063 (1);
  n2067_o <= gen1_n9_cnot1_j_n2063 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2068_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2069_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2070_o <= n2068_o & n2069_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n2071 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n2070_o,
    o => gen1_n10_cnot1_j_o);
  n2074_o <= gen1_n10_cnot1_j_n2071 (1);
  n2075_o <= gen1_n10_cnot1_j_n2071 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2076_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2077_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2078_o <= n2076_o & n2077_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n2079 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n2078_o,
    o => gen1_n11_cnot1_j_o);
  n2082_o <= gen1_n11_cnot1_j_n2079 (1);
  -- vhdl_source/cordic_stage.vhdl:15:23
  n2083_o <= gen1_n11_cnot1_j_n2079 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2084_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2085_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2086_o <= n2084_o & n2085_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n2087 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n2086_o,
    o => gen1_n12_cnot1_j_o);
  n2090_o <= gen1_n12_cnot1_j_n2087 (1);
  n2091_o <= gen1_n12_cnot1_j_n2087 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2092_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2093_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2094_o <= n2092_o & n2093_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n2095 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n2094_o,
    o => gen1_n13_cnot1_j_o);
  n2098_o <= gen1_n13_cnot1_j_n2095 (1);
  n2099_o <= gen1_n13_cnot1_j_n2095 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2100_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2101_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2102_o <= n2100_o & n2101_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n2103 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n2102_o,
    o => gen1_n14_cnot1_j_o);
  n2106_o <= gen1_n14_cnot1_j_n2103 (1);
  n2107_o <= gen1_n14_cnot1_j_n2103 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n2108_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n2109_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n2110_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n2111_o <= s1_a (14);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2112_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2113_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2114_o <= n2112_o & n2113_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n2115 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n2114_o,
    o => gen2_n14_cnot2_j_o);
  n2118_o <= gen2_n14_cnot2_j_n2115 (1);
  n2119_o <= gen2_n14_cnot2_j_n2115 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2120_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2121_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2122_o <= n2120_o & n2121_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n2123 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n2122_o,
    o => gen2_n13_cnot2_j_o);
  n2126_o <= gen2_n13_cnot2_j_n2123 (1);
  n2127_o <= gen2_n13_cnot2_j_n2123 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2128_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2129_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2130_o <= n2128_o & n2129_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n2131 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n2130_o,
    o => gen2_n12_cnot2_j_o);
  n2134_o <= gen2_n12_cnot2_j_n2131 (1);
  n2135_o <= gen2_n12_cnot2_j_n2131 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2136_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2137_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2138_o <= n2136_o & n2137_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n2139 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n2138_o,
    o => gen2_n11_cnot2_j_o);
  n2142_o <= gen2_n11_cnot2_j_n2139 (1);
  n2143_o <= gen2_n11_cnot2_j_n2139 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2144_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2145_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2146_o <= n2144_o & n2145_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n2147 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n2146_o,
    o => gen2_n10_cnot2_j_o);
  n2150_o <= gen2_n10_cnot2_j_n2147 (1);
  n2151_o <= gen2_n10_cnot2_j_n2147 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2152_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2153_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2154_o <= n2152_o & n2153_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n2155 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n2154_o,
    o => gen2_n9_cnot2_j_o);
  n2158_o <= gen2_n9_cnot2_j_n2155 (1);
  n2159_o <= gen2_n9_cnot2_j_n2155 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2160_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2161_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2162_o <= n2160_o & n2161_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n2163 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n2162_o,
    o => gen2_n8_cnot2_j_o);
  n2166_o <= gen2_n8_cnot2_j_n2163 (1);
  n2167_o <= gen2_n8_cnot2_j_n2163 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2168_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2169_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2170_o <= n2168_o & n2169_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n2171 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n2170_o,
    o => gen2_n7_cnot2_j_o);
  n2174_o <= gen2_n7_cnot2_j_n2171 (1);
  n2175_o <= gen2_n7_cnot2_j_n2171 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2176_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2177_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2178_o <= n2176_o & n2177_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n2179 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n2178_o,
    o => gen2_n6_cnot2_j_o);
  n2182_o <= gen2_n6_cnot2_j_n2179 (1);
  n2183_o <= gen2_n6_cnot2_j_n2179 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2184_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2185_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2186_o <= n2184_o & n2185_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n2187 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n2186_o,
    o => gen2_n5_cnot2_j_o);
  n2190_o <= gen2_n5_cnot2_j_n2187 (1);
  n2191_o <= gen2_n5_cnot2_j_n2187 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2192_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2193_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2194_o <= n2192_o & n2193_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n2195 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n2194_o,
    o => gen2_n4_cnot2_j_o);
  n2198_o <= gen2_n4_cnot2_j_n2195 (1);
  n2199_o <= gen2_n4_cnot2_j_n2195 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2200_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2201_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2202_o <= n2200_o & n2201_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n2203 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n2202_o,
    o => gen2_n3_cnot2_j_o);
  n2206_o <= gen2_n3_cnot2_j_n2203 (1);
  n2207_o <= gen2_n3_cnot2_j_n2203 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2208_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2209_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2210_o <= n2208_o & n2209_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n2211 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n2210_o,
    o => gen2_n2_cnot2_j_o);
  n2214_o <= gen2_n2_cnot2_j_n2211 (1);
  n2215_o <= gen2_n2_cnot2_j_n2211 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n2216_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n2217_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2218_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2219_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2220_o <= n2218_o & n2219_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2221_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2222_o <= n2220_o & n2221_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n2223 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n2222_o,
    o => gen3_n1_ccnot3_j_o);
  n2226_o <= gen3_n1_ccnot3_j_n2223 (2);
  n2227_o <= gen3_n1_ccnot3_j_n2223 (1);
  n2228_o <= gen3_n1_ccnot3_j_n2223 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2229_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2230_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2231_o <= n2229_o & n2230_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2232_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2233_o <= n2231_o & n2232_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n2234 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n2233_o,
    o => gen3_n2_ccnot3_j_o);
  n2237_o <= gen3_n2_ccnot3_j_n2234 (2);
  n2238_o <= gen3_n2_ccnot3_j_n2234 (1);
  n2239_o <= gen3_n2_ccnot3_j_n2234 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2240_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2241_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2242_o <= n2240_o & n2241_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2243_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2244_o <= n2242_o & n2243_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n2245 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n2244_o,
    o => gen3_n3_ccnot3_j_o);
  n2248_o <= gen3_n3_ccnot3_j_n2245 (2);
  n2249_o <= gen3_n3_ccnot3_j_n2245 (1);
  n2250_o <= gen3_n3_ccnot3_j_n2245 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2251_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2252_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2253_o <= n2251_o & n2252_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2254_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2255_o <= n2253_o & n2254_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n2256 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n2255_o,
    o => gen3_n4_ccnot3_j_o);
  n2259_o <= gen3_n4_ccnot3_j_n2256 (2);
  n2260_o <= gen3_n4_ccnot3_j_n2256 (1);
  n2261_o <= gen3_n4_ccnot3_j_n2256 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2262_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2263_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2264_o <= n2262_o & n2263_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2265_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2266_o <= n2264_o & n2265_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n2267 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n2266_o,
    o => gen3_n5_ccnot3_j_o);
  n2270_o <= gen3_n5_ccnot3_j_n2267 (2);
  n2271_o <= gen3_n5_ccnot3_j_n2267 (1);
  n2272_o <= gen3_n5_ccnot3_j_n2267 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2273_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2274_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2275_o <= n2273_o & n2274_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2276_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2277_o <= n2275_o & n2276_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n2278 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n2277_o,
    o => gen3_n6_ccnot3_j_o);
  n2281_o <= gen3_n6_ccnot3_j_n2278 (2);
  n2282_o <= gen3_n6_ccnot3_j_n2278 (1);
  n2283_o <= gen3_n6_ccnot3_j_n2278 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2284_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2285_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2286_o <= n2284_o & n2285_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2287_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2288_o <= n2286_o & n2287_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n2289 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n2288_o,
    o => gen3_n7_ccnot3_j_o);
  n2292_o <= gen3_n7_ccnot3_j_n2289 (2);
  n2293_o <= gen3_n7_ccnot3_j_n2289 (1);
  n2294_o <= gen3_n7_ccnot3_j_n2289 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2295_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2296_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2297_o <= n2295_o & n2296_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2298_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2299_o <= n2297_o & n2298_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n2300 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n2299_o,
    o => gen3_n8_ccnot3_j_o);
  n2303_o <= gen3_n8_ccnot3_j_n2300 (2);
  n2304_o <= gen3_n8_ccnot3_j_n2300 (1);
  n2305_o <= gen3_n8_ccnot3_j_n2300 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2306_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2307_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2308_o <= n2306_o & n2307_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2309_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2310_o <= n2308_o & n2309_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n2311 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n2310_o,
    o => gen3_n9_ccnot3_j_o);
  n2314_o <= gen3_n9_ccnot3_j_n2311 (2);
  n2315_o <= gen3_n9_ccnot3_j_n2311 (1);
  n2316_o <= gen3_n9_ccnot3_j_n2311 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2317_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2318_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2319_o <= n2317_o & n2318_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2320_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2321_o <= n2319_o & n2320_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n2322 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n2321_o,
    o => gen3_n10_ccnot3_j_o);
  n2325_o <= gen3_n10_ccnot3_j_n2322 (2);
  n2326_o <= gen3_n10_ccnot3_j_n2322 (1);
  n2327_o <= gen3_n10_ccnot3_j_n2322 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2328_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2329_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2330_o <= n2328_o & n2329_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2331_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2332_o <= n2330_o & n2331_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n2333 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n2332_o,
    o => gen3_n11_ccnot3_j_o);
  n2336_o <= gen3_n11_ccnot3_j_n2333 (2);
  n2337_o <= gen3_n11_ccnot3_j_n2333 (1);
  n2338_o <= gen3_n11_ccnot3_j_n2333 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2339_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2340_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2341_o <= n2339_o & n2340_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2342_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2343_o <= n2341_o & n2342_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n2344 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n2343_o,
    o => gen3_n12_ccnot3_j_o);
  n2347_o <= gen3_n12_ccnot3_j_n2344 (2);
  n2348_o <= gen3_n12_ccnot3_j_n2344 (1);
  n2349_o <= gen3_n12_ccnot3_j_n2344 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2350_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2351_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2352_o <= n2350_o & n2351_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2353_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2354_o <= n2352_o & n2353_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n2355 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n2354_o,
    o => gen3_n13_ccnot3_j_o);
  n2358_o <= gen3_n13_ccnot3_j_n2355 (2);
  n2359_o <= gen3_n13_ccnot3_j_n2355 (1);
  n2360_o <= gen3_n13_ccnot3_j_n2355 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2361_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2362_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2363_o <= n2361_o & n2362_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2364_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2365_o <= n2363_o & n2364_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n2366 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n2365_o,
    o => gen3_n14_ccnot3_j_o);
  n2369_o <= gen3_n14_ccnot3_j_n2366 (2);
  n2370_o <= gen3_n14_ccnot3_j_n2366 (1);
  n2371_o <= gen3_n14_ccnot3_j_n2366 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n2372_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:116:25
  n2373_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:119:41
  n2374_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:119:53
  n2375_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:119:47
  n2376_o <= n2374_o & n2375_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n2377 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n2376_o,
    o => cnot_4_o);
  n2380_o <= cnot_4_n2377 (1);
  n2381_o <= cnot_4_n2377 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2382_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2383_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2384_o <= n2382_o & n2383_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2385_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2386_o <= n2384_o & n2385_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n2387 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n2386_o,
    o => gen4_n13_peres4_j_o);
  n2390_o <= gen4_n13_peres4_j_n2387 (2);
  n2391_o <= gen4_n13_peres4_j_n2387 (1);
  n2392_o <= gen4_n13_peres4_j_n2387 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2393_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2394_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2395_o <= n2393_o & n2394_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2396_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2397_o <= n2395_o & n2396_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n2398 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n2397_o,
    o => gen4_n12_peres4_j_o);
  n2401_o <= gen4_n12_peres4_j_n2398 (2);
  n2402_o <= gen4_n12_peres4_j_n2398 (1);
  n2403_o <= gen4_n12_peres4_j_n2398 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2404_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2405_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2406_o <= n2404_o & n2405_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2407_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2408_o <= n2406_o & n2407_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n2409 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n2408_o,
    o => gen4_n11_peres4_j_o);
  n2412_o <= gen4_n11_peres4_j_n2409 (2);
  n2413_o <= gen4_n11_peres4_j_n2409 (1);
  n2414_o <= gen4_n11_peres4_j_n2409 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2415_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2416_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2417_o <= n2415_o & n2416_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2418_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2419_o <= n2417_o & n2418_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n2420 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n2419_o,
    o => gen4_n10_peres4_j_o);
  n2423_o <= gen4_n10_peres4_j_n2420 (2);
  n2424_o <= gen4_n10_peres4_j_n2420 (1);
  n2425_o <= gen4_n10_peres4_j_n2420 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2426_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2427_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2428_o <= n2426_o & n2427_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2429_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2430_o <= n2428_o & n2429_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n2431 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n2430_o,
    o => gen4_n9_peres4_j_o);
  n2434_o <= gen4_n9_peres4_j_n2431 (2);
  n2435_o <= gen4_n9_peres4_j_n2431 (1);
  n2436_o <= gen4_n9_peres4_j_n2431 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2437_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2438_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2439_o <= n2437_o & n2438_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2440_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2441_o <= n2439_o & n2440_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n2442 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n2441_o,
    o => gen4_n8_peres4_j_o);
  n2445_o <= gen4_n8_peres4_j_n2442 (2);
  n2446_o <= gen4_n8_peres4_j_n2442 (1);
  n2447_o <= gen4_n8_peres4_j_n2442 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2448_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2449_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2450_o <= n2448_o & n2449_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2451_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2452_o <= n2450_o & n2451_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n2453 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n2452_o,
    o => gen4_n7_peres4_j_o);
  n2456_o <= gen4_n7_peres4_j_n2453 (2);
  n2457_o <= gen4_n7_peres4_j_n2453 (1);
  n2458_o <= gen4_n7_peres4_j_n2453 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2459_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2460_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2461_o <= n2459_o & n2460_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2462_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2463_o <= n2461_o & n2462_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n2464 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n2463_o,
    o => gen4_n6_peres4_j_o);
  n2467_o <= gen4_n6_peres4_j_n2464 (2);
  n2468_o <= gen4_n6_peres4_j_n2464 (1);
  n2469_o <= gen4_n6_peres4_j_n2464 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2470_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2471_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2472_o <= n2470_o & n2471_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2473_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2474_o <= n2472_o & n2473_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n2475 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n2474_o,
    o => gen4_n5_peres4_j_o);
  n2478_o <= gen4_n5_peres4_j_n2475 (2);
  n2479_o <= gen4_n5_peres4_j_n2475 (1);
  n2480_o <= gen4_n5_peres4_j_n2475 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2481_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2482_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2483_o <= n2481_o & n2482_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2484_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2485_o <= n2483_o & n2484_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n2486 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n2485_o,
    o => gen4_n4_peres4_j_o);
  n2489_o <= gen4_n4_peres4_j_n2486 (2);
  n2490_o <= gen4_n4_peres4_j_n2486 (1);
  n2491_o <= gen4_n4_peres4_j_n2486 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2492_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2493_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2494_o <= n2492_o & n2493_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2495_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2496_o <= n2494_o & n2495_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n2497 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n2496_o,
    o => gen4_n3_peres4_j_o);
  n2500_o <= gen4_n3_peres4_j_n2497 (2);
  n2501_o <= gen4_n3_peres4_j_n2497 (1);
  n2502_o <= gen4_n3_peres4_j_n2497 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2503_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2504_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2505_o <= n2503_o & n2504_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2506_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2507_o <= n2505_o & n2506_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n2508 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n2507_o,
    o => gen4_n2_peres4_j_o);
  n2511_o <= gen4_n2_peres4_j_n2508 (2);
  n2512_o <= gen4_n2_peres4_j_n2508 (1);
  n2513_o <= gen4_n2_peres4_j_n2508 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2514_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2515_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2516_o <= n2514_o & n2515_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2517_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2518_o <= n2516_o & n2517_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n2519 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n2518_o,
    o => gen4_n1_peres4_j_o);
  n2522_o <= gen4_n1_peres4_j_n2519 (2);
  n2523_o <= gen4_n1_peres4_j_n2519 (1);
  n2524_o <= gen4_n1_peres4_j_n2519 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2525_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2526_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2527_o <= n2525_o & n2526_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2528_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2529_o <= n2527_o & n2528_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n2530 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n2529_o,
    o => gen4_n0_peres4_j_o);
  n2533_o <= gen4_n0_peres4_j_n2530 (2);
  n2534_o <= gen4_n0_peres4_j_n2530 (1);
  n2535_o <= gen4_n0_peres4_j_n2530 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n2536_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n2537_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2538_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2539_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2540_o <= n2538_o & n2539_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n2541 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n2540_o,
    o => gen5_n1_cnot5_j_o);
  n2544_o <= gen5_n1_cnot5_j_n2541 (1);
  n2545_o <= gen5_n1_cnot5_j_n2541 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2546_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2547_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2548_o <= n2546_o & n2547_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n2549 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n2548_o,
    o => gen5_n2_cnot5_j_o);
  n2552_o <= gen5_n2_cnot5_j_n2549 (1);
  n2553_o <= gen5_n2_cnot5_j_n2549 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2554_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2555_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2556_o <= n2554_o & n2555_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n2557 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n2556_o,
    o => gen5_n3_cnot5_j_o);
  n2560_o <= gen5_n3_cnot5_j_n2557 (1);
  n2561_o <= gen5_n3_cnot5_j_n2557 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2562_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2563_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2564_o <= n2562_o & n2563_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n2565 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n2564_o,
    o => gen5_n4_cnot5_j_o);
  n2568_o <= gen5_n4_cnot5_j_n2565 (1);
  n2569_o <= gen5_n4_cnot5_j_n2565 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2570_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2571_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2572_o <= n2570_o & n2571_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n2573 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n2572_o,
    o => gen5_n5_cnot5_j_o);
  n2576_o <= gen5_n5_cnot5_j_n2573 (1);
  n2577_o <= gen5_n5_cnot5_j_n2573 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2578_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2579_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2580_o <= n2578_o & n2579_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n2581 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n2580_o,
    o => gen5_n6_cnot5_j_o);
  n2584_o <= gen5_n6_cnot5_j_n2581 (1);
  n2585_o <= gen5_n6_cnot5_j_n2581 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2586_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2587_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2588_o <= n2586_o & n2587_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n2589 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n2588_o,
    o => gen5_n7_cnot5_j_o);
  n2592_o <= gen5_n7_cnot5_j_n2589 (1);
  n2593_o <= gen5_n7_cnot5_j_n2589 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2594_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2595_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2596_o <= n2594_o & n2595_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n2597 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n2596_o,
    o => gen5_n8_cnot5_j_o);
  n2600_o <= gen5_n8_cnot5_j_n2597 (1);
  n2601_o <= gen5_n8_cnot5_j_n2597 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2602_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2603_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2604_o <= n2602_o & n2603_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n2605 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n2604_o,
    o => gen5_n9_cnot5_j_o);
  n2608_o <= gen5_n9_cnot5_j_n2605 (1);
  n2609_o <= gen5_n9_cnot5_j_n2605 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2610_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2611_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2612_o <= n2610_o & n2611_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n2613 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n2612_o,
    o => gen5_n10_cnot5_j_o);
  n2616_o <= gen5_n10_cnot5_j_n2613 (1);
  n2617_o <= gen5_n10_cnot5_j_n2613 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2618_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2619_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2620_o <= n2618_o & n2619_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n2621 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n2620_o,
    o => gen5_n11_cnot5_j_o);
  n2624_o <= gen5_n11_cnot5_j_n2621 (1);
  n2625_o <= gen5_n11_cnot5_j_n2621 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2626_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2627_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2628_o <= n2626_o & n2627_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n2629 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n2628_o,
    o => gen5_n12_cnot5_j_o);
  n2632_o <= gen5_n12_cnot5_j_n2629 (1);
  n2633_o <= gen5_n12_cnot5_j_n2629 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2634_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2635_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2636_o <= n2634_o & n2635_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n2637 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n2636_o,
    o => gen5_n13_cnot5_j_o);
  n2640_o <= gen5_n13_cnot5_j_n2637 (1);
  n2641_o <= gen5_n13_cnot5_j_n2637 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n2642_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n2643_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:142:23
  n2644_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n2645_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2646_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2647_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2648_o <= n2646_o & n2647_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n2649 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n2648_o,
    o => gen6_n1_cnot1_j_o);
  n2652_o <= gen6_n1_cnot1_j_n2649 (1);
  n2653_o <= gen6_n1_cnot1_j_n2649 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2654_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2655_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2656_o <= n2654_o & n2655_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n2657 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n2656_o,
    o => gen6_n2_cnot1_j_o);
  n2660_o <= gen6_n2_cnot1_j_n2657 (1);
  n2661_o <= gen6_n2_cnot1_j_n2657 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2662_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2663_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2664_o <= n2662_o & n2663_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n2665 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n2664_o,
    o => gen6_n3_cnot1_j_o);
  n2668_o <= gen6_n3_cnot1_j_n2665 (1);
  n2669_o <= gen6_n3_cnot1_j_n2665 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2670_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2671_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2672_o <= n2670_o & n2671_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n2673 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n2672_o,
    o => gen6_n4_cnot1_j_o);
  n2676_o <= gen6_n4_cnot1_j_n2673 (1);
  n2677_o <= gen6_n4_cnot1_j_n2673 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2678_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2679_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2680_o <= n2678_o & n2679_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n2681 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n2680_o,
    o => gen6_n5_cnot1_j_o);
  n2684_o <= gen6_n5_cnot1_j_n2681 (1);
  n2685_o <= gen6_n5_cnot1_j_n2681 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2686_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2687_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2688_o <= n2686_o & n2687_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n2689 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n2688_o,
    o => gen6_n6_cnot1_j_o);
  n2692_o <= gen6_n6_cnot1_j_n2689 (1);
  n2693_o <= gen6_n6_cnot1_j_n2689 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2694_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2695_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2696_o <= n2694_o & n2695_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n2697 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n2696_o,
    o => gen6_n7_cnot1_j_o);
  n2700_o <= gen6_n7_cnot1_j_n2697 (1);
  n2701_o <= gen6_n7_cnot1_j_n2697 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2702_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2703_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2704_o <= n2702_o & n2703_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n2705 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n2704_o,
    o => gen6_n8_cnot1_j_o);
  n2708_o <= gen6_n8_cnot1_j_n2705 (1);
  n2709_o <= gen6_n8_cnot1_j_n2705 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2710_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2711_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2712_o <= n2710_o & n2711_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n2713 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n2712_o,
    o => gen6_n9_cnot1_j_o);
  n2716_o <= gen6_n9_cnot1_j_n2713 (1);
  n2717_o <= gen6_n9_cnot1_j_n2713 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2718_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2719_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2720_o <= n2718_o & n2719_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n2721 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n2720_o,
    o => gen6_n10_cnot1_j_o);
  n2724_o <= gen6_n10_cnot1_j_n2721 (1);
  n2725_o <= gen6_n10_cnot1_j_n2721 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2726_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2727_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2728_o <= n2726_o & n2727_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n2729 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n2728_o,
    o => gen6_n11_cnot1_j_o);
  n2732_o <= gen6_n11_cnot1_j_n2729 (1);
  n2733_o <= gen6_n11_cnot1_j_n2729 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2734_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2735_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2736_o <= n2734_o & n2735_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n2737 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n2736_o,
    o => gen6_n12_cnot1_j_o);
  n2740_o <= gen6_n12_cnot1_j_n2737 (1);
  n2741_o <= gen6_n12_cnot1_j_n2737 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2742_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2743_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2744_o <= n2742_o & n2743_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n2745 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n2744_o,
    o => gen6_n13_cnot1_j_o);
  n2748_o <= gen6_n13_cnot1_j_n2745 (1);
  n2749_o <= gen6_n13_cnot1_j_n2745 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2750_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2751_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2752_o <= n2750_o & n2751_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n2753 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n2752_o,
    o => gen6_n14_cnot1_j_o);
  n2756_o <= gen6_n14_cnot1_j_n2753 (1);
  n2757_o <= gen6_n14_cnot1_j_n2753 (0);
  n2758_o <= n2106_o & n2098_o & n2090_o & n2082_o & n2074_o & n2066_o & n2058_o & n2050_o & n2042_o & n2034_o & n2026_o & n2018_o & n2010_o & n2002_o & n2108_o;
  n2759_o <= n2107_o & n2099_o & n2091_o & n2083_o & n2075_o & n2067_o & n2059_o & n2051_o & n2043_o & n2035_o & n2027_o & n2019_o & n2011_o & n2003_o & n2109_o;
  n2760_o <= n2111_o & n2118_o & n2126_o & n2134_o & n2142_o & n2150_o & n2158_o & n2166_o & n2174_o & n2182_o & n2190_o & n2198_o & n2206_o & n2214_o & n2110_o;
  n2761_o <= n2119_o & n2127_o & n2135_o & n2143_o & n2151_o & n2159_o & n2167_o & n2175_o & n2183_o & n2191_o & n2199_o & n2207_o & n2215_o & n2216_o;
  n2762_o <= n2371_o & n2360_o & n2349_o & n2338_o & n2327_o & n2316_o & n2305_o & n2294_o & n2283_o & n2272_o & n2261_o & n2250_o & n2239_o & n2228_o & n2217_o;
  n2763_o <= n2372_o & n2370_o & n2359_o & n2348_o & n2337_o & n2326_o & n2315_o & n2304_o & n2293_o & n2282_o & n2271_o & n2260_o & n2249_o & n2238_o & n2227_o;
  n2764_o <= n2373_o & n2369_o & n2358_o & n2347_o & n2336_o & n2325_o & n2314_o & n2303_o & n2292_o & n2281_o & n2270_o & n2259_o & n2248_o & n2237_o & n2226_o;
  n2765_o <= n2380_o & n2390_o & n2401_o & n2412_o & n2423_o & n2434_o & n2445_o & n2456_o & n2467_o & n2478_o & n2489_o & n2500_o & n2511_o & n2522_o & n2533_o;
  n2766_o <= n2392_o & n2403_o & n2414_o & n2425_o & n2436_o & n2447_o & n2458_o & n2469_o & n2480_o & n2491_o & n2502_o & n2513_o & n2524_o & n2535_o & n2536_o;
  n2767_o <= n2381_o & n2391_o & n2402_o & n2413_o & n2424_o & n2435_o & n2446_o & n2457_o & n2468_o & n2479_o & n2490_o & n2501_o & n2512_o & n2523_o & n2534_o;
  n2768_o <= n2641_o & n2633_o & n2625_o & n2617_o & n2609_o & n2601_o & n2593_o & n2585_o & n2577_o & n2569_o & n2561_o & n2553_o & n2545_o & n2537_o;
  n2769_o <= n2643_o & n2640_o & n2632_o & n2624_o & n2616_o & n2608_o & n2600_o & n2592_o & n2584_o & n2576_o & n2568_o & n2560_o & n2552_o & n2544_o & n2642_o;
  n2770_o <= n2756_o & n2748_o & n2740_o & n2732_o & n2724_o & n2716_o & n2708_o & n2700_o & n2692_o & n2684_o & n2676_o & n2668_o & n2660_o & n2652_o & n2644_o;
  n2771_o <= n2757_o & n2749_o & n2741_o & n2733_o & n2725_o & n2717_o & n2709_o & n2701_o & n2693_o & n2685_o & n2677_o & n2669_o & n2661_o & n2653_o & n2645_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_sub_in_place_17 is
  port (
    ctrl : in std_logic;
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    ctrl_out : out std_logic;
    a_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_sub_in_place_17;

architecture rtl of add_sub_in_place_17 is
  signal b_cnot : std_logic_vector (16 downto 0);
  signal cnotr_n1982 : std_logic;
  signal cnotr_n1983 : std_logic_vector (16 downto 0);
  signal cnotr_ctrl_out : std_logic;
  signal cnotr_o : std_logic_vector (16 downto 0);
  signal add_n1988 : std_logic_vector (16 downto 0);
  signal add_n1989 : std_logic_vector (16 downto 0);
  signal add_a_out : std_logic_vector (16 downto 0);
  signal add_s : std_logic_vector (16 downto 0);
begin
  ctrl_out <= cnotr_n1982;
  a_out <= add_n1988;
  s <= add_n1989;
  -- vhdl_source/add_sub_in_place.vhdl:46:15
  b_cnot <= cnotr_n1983; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:76
  cnotr_n1982 <= cnotr_ctrl_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:91
  cnotr_n1983 <= cnotr_o; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:49:8
  cnotr : entity work.cnot_reg_17 port map (
    ctrl => ctrl,
    i => b,
    ctrl_out => cnotr_ctrl_out,
    o => cnotr_o);
  -- vhdl_source/add_sub_in_place.vhdl:55:73
  add_n1988 <= add_a_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:55:85
  add_n1989 <= add_s; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:53:8
  add : entity work.add_in_place_17 port map (
    a => a,
    b => b_cnot,
    a_out => add_a_out,
    s => add_s);
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_scratch_17 is
  port (
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    w : in std_logic_vector (16 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    b_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_scratch_17;

architecture rtl of add_scratch_17 is
  signal a_s : std_logic_vector (15 downto 0);
  signal b_s : std_logic_vector (15 downto 0);
  signal s_s : std_logic_vector (15 downto 0);
  signal c_s : std_logic_vector (15 downto 0);
  signal pre_a : std_logic;
  signal pre_b : std_logic;
  signal pre_s : std_logic;
  signal post_s : std_logic;
  signal n1228_o : std_logic;
  signal n1229_o : std_logic;
  signal n1230_o : std_logic_vector (1 downto 0);
  signal cnota_n1231 : std_logic_vector (1 downto 0);
  signal cnota_o : std_logic_vector (1 downto 0);
  signal n1234_o : std_logic;
  signal n1235_o : std_logic;
  signal n1236_o : std_logic;
  signal n1237_o : std_logic_vector (1 downto 0);
  signal cnotb_n1238 : std_logic_vector (1 downto 0);
  signal cnotb_o : std_logic_vector (1 downto 0);
  signal n1241_o : std_logic;
  signal n1242_o : std_logic;
  signal n1243_o : std_logic_vector (1 downto 0);
  signal n1244_o : std_logic;
  signal n1245_o : std_logic_vector (2 downto 0);
  signal ccnotc_n1246 : std_logic_vector (2 downto 0);
  signal ccnotc_o : std_logic_vector (2 downto 0);
  signal n1249_o : std_logic;
  signal n1250_o : std_logic;
  signal n1251_o : std_logic;
  signal gen1_n1_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid3 : std_logic_vector (3 downto 0);
  signal n1252_o : std_logic;
  signal n1253_o : std_logic;
  signal n1254_o : std_logic_vector (1 downto 0);
  signal n1255_o : std_logic;
  signal n1256_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_n1257 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1260_o : std_logic;
  signal n1261_o : std_logic;
  signal n1262_o : std_logic;
  signal n1263_o : std_logic;
  signal n1264_o : std_logic;
  signal n1265_o : std_logic;
  signal n1266_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_n1267 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_o : std_logic_vector (1 downto 0);
  signal n1270_o : std_logic;
  signal n1271_o : std_logic;
  signal n1272_o : std_logic;
  signal n1273_o : std_logic;
  signal n1274_o : std_logic;
  signal n1275_o : std_logic;
  signal n1276_o : std_logic_vector (1 downto 0);
  signal n1277_o : std_logic;
  signal n1278_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_n1279 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1282_o : std_logic;
  signal n1283_o : std_logic;
  signal n1284_o : std_logic;
  signal n1285_o : std_logic;
  signal n1286_o : std_logic;
  signal n1287_o : std_logic;
  signal n1288_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_n1289 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_o : std_logic_vector (1 downto 0);
  signal n1292_o : std_logic;
  signal n1293_o : std_logic;
  signal n1294_o : std_logic;
  signal n1295_o : std_logic;
  signal gen1_n2_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid3 : std_logic_vector (3 downto 0);
  signal n1296_o : std_logic;
  signal n1297_o : std_logic;
  signal n1298_o : std_logic_vector (1 downto 0);
  signal n1299_o : std_logic;
  signal n1300_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_n1301 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1304_o : std_logic;
  signal n1305_o : std_logic;
  signal n1306_o : std_logic;
  signal n1307_o : std_logic;
  signal n1308_o : std_logic;
  signal n1309_o : std_logic;
  signal n1310_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_n1311 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_o : std_logic_vector (1 downto 0);
  signal n1314_o : std_logic;
  signal n1315_o : std_logic;
  signal n1316_o : std_logic;
  signal n1317_o : std_logic;
  signal n1318_o : std_logic;
  signal n1319_o : std_logic;
  signal n1320_o : std_logic_vector (1 downto 0);
  signal n1321_o : std_logic;
  signal n1322_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_n1323 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1326_o : std_logic;
  signal n1327_o : std_logic;
  signal n1328_o : std_logic;
  signal n1329_o : std_logic;
  signal n1330_o : std_logic;
  signal n1331_o : std_logic;
  signal n1332_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_n1333 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_o : std_logic_vector (1 downto 0);
  signal n1336_o : std_logic;
  signal n1337_o : std_logic;
  signal n1338_o : std_logic;
  signal n1339_o : std_logic;
  signal gen1_n3_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid3 : std_logic_vector (3 downto 0);
  signal n1340_o : std_logic;
  signal n1341_o : std_logic;
  signal n1342_o : std_logic_vector (1 downto 0);
  signal n1343_o : std_logic;
  signal n1344_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_n1345 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1348_o : std_logic;
  signal n1349_o : std_logic;
  signal n1350_o : std_logic;
  signal n1351_o : std_logic;
  signal n1352_o : std_logic;
  signal n1353_o : std_logic;
  signal n1354_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_n1355 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_o : std_logic_vector (1 downto 0);
  signal n1358_o : std_logic;
  signal n1359_o : std_logic;
  signal n1360_o : std_logic;
  signal n1361_o : std_logic;
  signal n1362_o : std_logic;
  signal n1363_o : std_logic;
  signal n1364_o : std_logic_vector (1 downto 0);
  signal n1365_o : std_logic;
  signal n1366_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_n1367 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1370_o : std_logic;
  signal n1371_o : std_logic;
  signal n1372_o : std_logic;
  signal n1373_o : std_logic;
  signal n1374_o : std_logic;
  signal n1375_o : std_logic;
  signal n1376_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_n1377 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_o : std_logic_vector (1 downto 0);
  signal n1380_o : std_logic;
  signal n1381_o : std_logic;
  signal n1382_o : std_logic;
  signal n1383_o : std_logic;
  signal gen1_n4_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid3 : std_logic_vector (3 downto 0);
  signal n1384_o : std_logic;
  signal n1385_o : std_logic;
  signal n1386_o : std_logic_vector (1 downto 0);
  signal n1387_o : std_logic;
  signal n1388_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_n1389 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1392_o : std_logic;
  signal n1393_o : std_logic;
  signal n1394_o : std_logic;
  signal n1395_o : std_logic;
  signal n1396_o : std_logic;
  signal n1397_o : std_logic;
  signal n1398_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_n1399 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_o : std_logic_vector (1 downto 0);
  signal n1402_o : std_logic;
  signal n1403_o : std_logic;
  signal n1404_o : std_logic;
  signal n1405_o : std_logic;
  signal n1406_o : std_logic;
  signal n1407_o : std_logic;
  signal n1408_o : std_logic_vector (1 downto 0);
  signal n1409_o : std_logic;
  signal n1410_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_n1411 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1414_o : std_logic;
  signal n1415_o : std_logic;
  signal n1416_o : std_logic;
  signal n1417_o : std_logic;
  signal n1418_o : std_logic;
  signal n1419_o : std_logic;
  signal n1420_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_n1421 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_o : std_logic_vector (1 downto 0);
  signal n1424_o : std_logic;
  signal n1425_o : std_logic;
  signal n1426_o : std_logic;
  signal n1427_o : std_logic;
  signal gen1_n5_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid3 : std_logic_vector (3 downto 0);
  signal n1428_o : std_logic;
  signal n1429_o : std_logic;
  signal n1430_o : std_logic_vector (1 downto 0);
  signal n1431_o : std_logic;
  signal n1432_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_n1433 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1436_o : std_logic;
  signal n1437_o : std_logic;
  signal n1438_o : std_logic;
  signal n1439_o : std_logic;
  signal n1440_o : std_logic;
  signal n1441_o : std_logic;
  signal n1442_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_n1443 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_o : std_logic_vector (1 downto 0);
  signal n1446_o : std_logic;
  signal n1447_o : std_logic;
  signal n1448_o : std_logic;
  signal n1449_o : std_logic;
  signal n1450_o : std_logic;
  signal n1451_o : std_logic;
  signal n1452_o : std_logic_vector (1 downto 0);
  signal n1453_o : std_logic;
  signal n1454_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_n1455 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1458_o : std_logic;
  signal n1459_o : std_logic;
  signal n1460_o : std_logic;
  signal n1461_o : std_logic;
  signal n1462_o : std_logic;
  signal n1463_o : std_logic;
  signal n1464_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_n1465 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_o : std_logic_vector (1 downto 0);
  signal n1468_o : std_logic;
  signal n1469_o : std_logic;
  signal n1470_o : std_logic;
  signal n1471_o : std_logic;
  signal gen1_n6_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid3 : std_logic_vector (3 downto 0);
  signal n1472_o : std_logic;
  signal n1473_o : std_logic;
  signal n1474_o : std_logic_vector (1 downto 0);
  signal n1475_o : std_logic;
  signal n1476_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_n1477 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1480_o : std_logic;
  signal n1481_o : std_logic;
  signal n1482_o : std_logic;
  signal n1483_o : std_logic;
  signal n1484_o : std_logic;
  signal n1485_o : std_logic;
  signal n1486_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_n1487 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_o : std_logic_vector (1 downto 0);
  signal n1490_o : std_logic;
  signal n1491_o : std_logic;
  signal n1492_o : std_logic;
  signal n1493_o : std_logic;
  signal n1494_o : std_logic;
  signal n1495_o : std_logic;
  signal n1496_o : std_logic_vector (1 downto 0);
  signal n1497_o : std_logic;
  signal n1498_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_n1499 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1502_o : std_logic;
  signal n1503_o : std_logic;
  signal n1504_o : std_logic;
  signal n1505_o : std_logic;
  signal n1506_o : std_logic;
  signal n1507_o : std_logic;
  signal n1508_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_n1509 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_o : std_logic_vector (1 downto 0);
  signal n1512_o : std_logic;
  signal n1513_o : std_logic;
  signal n1514_o : std_logic;
  signal n1515_o : std_logic;
  signal gen1_n7_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid3 : std_logic_vector (3 downto 0);
  signal n1516_o : std_logic;
  signal n1517_o : std_logic;
  signal n1518_o : std_logic_vector (1 downto 0);
  signal n1519_o : std_logic;
  signal n1520_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_n1521 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1524_o : std_logic;
  signal n1525_o : std_logic;
  signal n1526_o : std_logic;
  signal n1527_o : std_logic;
  signal n1528_o : std_logic;
  signal n1529_o : std_logic;
  signal n1530_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_n1531 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_o : std_logic_vector (1 downto 0);
  signal n1534_o : std_logic;
  signal n1535_o : std_logic;
  signal n1536_o : std_logic;
  signal n1537_o : std_logic;
  signal n1538_o : std_logic;
  signal n1539_o : std_logic;
  signal n1540_o : std_logic_vector (1 downto 0);
  signal n1541_o : std_logic;
  signal n1542_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_n1543 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1546_o : std_logic;
  signal n1547_o : std_logic;
  signal n1548_o : std_logic;
  signal n1549_o : std_logic;
  signal n1550_o : std_logic;
  signal n1551_o : std_logic;
  signal n1552_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_n1553 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_o : std_logic_vector (1 downto 0);
  signal n1556_o : std_logic;
  signal n1557_o : std_logic;
  signal n1558_o : std_logic;
  signal n1559_o : std_logic;
  signal gen1_n8_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid3 : std_logic_vector (3 downto 0);
  signal n1560_o : std_logic;
  signal n1561_o : std_logic;
  signal n1562_o : std_logic_vector (1 downto 0);
  signal n1563_o : std_logic;
  signal n1564_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_n1565 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1568_o : std_logic;
  signal n1569_o : std_logic;
  signal n1570_o : std_logic;
  signal n1571_o : std_logic;
  signal n1572_o : std_logic;
  signal n1573_o : std_logic;
  signal n1574_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_n1575 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_o : std_logic_vector (1 downto 0);
  signal n1578_o : std_logic;
  signal n1579_o : std_logic;
  signal n1580_o : std_logic;
  signal n1581_o : std_logic;
  signal n1582_o : std_logic;
  signal n1583_o : std_logic;
  signal n1584_o : std_logic_vector (1 downto 0);
  signal n1585_o : std_logic;
  signal n1586_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_n1587 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1590_o : std_logic;
  signal n1591_o : std_logic;
  signal n1592_o : std_logic;
  signal n1593_o : std_logic;
  signal n1594_o : std_logic;
  signal n1595_o : std_logic;
  signal n1596_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_n1597 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_o : std_logic_vector (1 downto 0);
  signal n1600_o : std_logic;
  signal n1601_o : std_logic;
  signal n1602_o : std_logic;
  signal n1603_o : std_logic;
  signal gen1_n9_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid3 : std_logic_vector (3 downto 0);
  signal n1604_o : std_logic;
  signal n1605_o : std_logic;
  signal n1606_o : std_logic_vector (1 downto 0);
  signal n1607_o : std_logic;
  signal n1608_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_n1609 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1612_o : std_logic;
  signal n1613_o : std_logic;
  signal n1614_o : std_logic;
  signal n1615_o : std_logic;
  signal n1616_o : std_logic;
  signal n1617_o : std_logic;
  signal n1618_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_n1619 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_o : std_logic_vector (1 downto 0);
  signal n1622_o : std_logic;
  signal n1623_o : std_logic;
  signal n1624_o : std_logic;
  signal n1625_o : std_logic;
  signal n1626_o : std_logic;
  signal n1627_o : std_logic;
  signal n1628_o : std_logic_vector (1 downto 0);
  signal n1629_o : std_logic;
  signal n1630_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_n1631 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1634_o : std_logic;
  signal n1635_o : std_logic;
  signal n1636_o : std_logic;
  signal n1637_o : std_logic;
  signal n1638_o : std_logic;
  signal n1639_o : std_logic;
  signal n1640_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_n1641 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_o : std_logic_vector (1 downto 0);
  signal n1644_o : std_logic;
  signal n1645_o : std_logic;
  signal n1646_o : std_logic;
  signal n1647_o : std_logic;
  signal gen1_n10_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid3 : std_logic_vector (3 downto 0);
  signal n1648_o : std_logic;
  signal n1649_o : std_logic;
  signal n1650_o : std_logic_vector (1 downto 0);
  signal n1651_o : std_logic;
  signal n1652_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_n1653 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1656_o : std_logic;
  signal n1657_o : std_logic;
  signal n1658_o : std_logic;
  signal n1659_o : std_logic;
  signal n1660_o : std_logic;
  signal n1661_o : std_logic;
  signal n1662_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_n1663 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_o : std_logic_vector (1 downto 0);
  signal n1666_o : std_logic;
  signal n1667_o : std_logic;
  signal n1668_o : std_logic;
  signal n1669_o : std_logic;
  signal n1670_o : std_logic;
  signal n1671_o : std_logic;
  signal n1672_o : std_logic_vector (1 downto 0);
  signal n1673_o : std_logic;
  signal n1674_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_n1675 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1678_o : std_logic;
  signal n1679_o : std_logic;
  signal n1680_o : std_logic;
  signal n1681_o : std_logic;
  signal n1682_o : std_logic;
  signal n1683_o : std_logic;
  signal n1684_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_n1685 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_o : std_logic_vector (1 downto 0);
  signal n1688_o : std_logic;
  signal n1689_o : std_logic;
  signal n1690_o : std_logic;
  signal n1691_o : std_logic;
  signal gen1_n11_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid3 : std_logic_vector (3 downto 0);
  signal n1692_o : std_logic;
  signal n1693_o : std_logic;
  signal n1694_o : std_logic_vector (1 downto 0);
  signal n1695_o : std_logic;
  signal n1696_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_n1697 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1700_o : std_logic;
  signal n1701_o : std_logic;
  signal n1702_o : std_logic;
  signal n1703_o : std_logic;
  signal n1704_o : std_logic;
  signal n1705_o : std_logic;
  signal n1706_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_n1707 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_o : std_logic_vector (1 downto 0);
  signal n1710_o : std_logic;
  signal n1711_o : std_logic;
  signal n1712_o : std_logic;
  signal n1713_o : std_logic;
  signal n1714_o : std_logic;
  signal n1715_o : std_logic;
  signal n1716_o : std_logic_vector (1 downto 0);
  signal n1717_o : std_logic;
  signal n1718_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_n1719 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1722_o : std_logic;
  signal n1723_o : std_logic;
  signal n1724_o : std_logic;
  signal n1725_o : std_logic;
  signal n1726_o : std_logic;
  signal n1727_o : std_logic;
  signal n1728_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_n1729 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_o : std_logic_vector (1 downto 0);
  signal n1732_o : std_logic;
  signal n1733_o : std_logic;
  signal n1734_o : std_logic;
  signal n1735_o : std_logic;
  signal gen1_n12_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid3 : std_logic_vector (3 downto 0);
  signal n1736_o : std_logic;
  signal n1737_o : std_logic;
  signal n1738_o : std_logic_vector (1 downto 0);
  signal n1739_o : std_logic;
  signal n1740_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_n1741 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1744_o : std_logic;
  signal n1745_o : std_logic;
  signal n1746_o : std_logic;
  signal n1747_o : std_logic;
  signal n1748_o : std_logic;
  signal n1749_o : std_logic;
  signal n1750_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_n1751 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_o : std_logic_vector (1 downto 0);
  signal n1754_o : std_logic;
  signal n1755_o : std_logic;
  signal n1756_o : std_logic;
  signal n1757_o : std_logic;
  signal n1758_o : std_logic;
  signal n1759_o : std_logic;
  signal n1760_o : std_logic_vector (1 downto 0);
  signal n1761_o : std_logic;
  signal n1762_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_n1763 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1766_o : std_logic;
  signal n1767_o : std_logic;
  signal n1768_o : std_logic;
  signal n1769_o : std_logic;
  signal n1770_o : std_logic;
  signal n1771_o : std_logic;
  signal n1772_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_n1773 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_o : std_logic_vector (1 downto 0);
  signal n1776_o : std_logic;
  signal n1777_o : std_logic;
  signal n1778_o : std_logic;
  signal n1779_o : std_logic;
  signal gen1_n13_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid3 : std_logic_vector (3 downto 0);
  signal n1780_o : std_logic;
  signal n1781_o : std_logic;
  signal n1782_o : std_logic_vector (1 downto 0);
  signal n1783_o : std_logic;
  signal n1784_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_n1785 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1788_o : std_logic;
  signal n1789_o : std_logic;
  signal n1790_o : std_logic;
  signal n1791_o : std_logic;
  signal n1792_o : std_logic;
  signal n1793_o : std_logic;
  signal n1794_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_n1795 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_o : std_logic_vector (1 downto 0);
  signal n1798_o : std_logic;
  signal n1799_o : std_logic;
  signal n1800_o : std_logic;
  signal n1801_o : std_logic;
  signal n1802_o : std_logic;
  signal n1803_o : std_logic;
  signal n1804_o : std_logic_vector (1 downto 0);
  signal n1805_o : std_logic;
  signal n1806_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_n1807 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1810_o : std_logic;
  signal n1811_o : std_logic;
  signal n1812_o : std_logic;
  signal n1813_o : std_logic;
  signal n1814_o : std_logic;
  signal n1815_o : std_logic;
  signal n1816_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_n1817 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_o : std_logic_vector (1 downto 0);
  signal n1820_o : std_logic;
  signal n1821_o : std_logic;
  signal n1822_o : std_logic;
  signal n1823_o : std_logic;
  signal gen1_n14_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid3 : std_logic_vector (3 downto 0);
  signal n1824_o : std_logic;
  signal n1825_o : std_logic;
  signal n1826_o : std_logic_vector (1 downto 0);
  signal n1827_o : std_logic;
  signal n1828_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_n1829 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1832_o : std_logic;
  signal n1833_o : std_logic;
  signal n1834_o : std_logic;
  signal n1835_o : std_logic;
  signal n1836_o : std_logic;
  signal n1837_o : std_logic;
  signal n1838_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_n1839 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_o : std_logic_vector (1 downto 0);
  signal n1842_o : std_logic;
  signal n1843_o : std_logic;
  signal n1844_o : std_logic;
  signal n1845_o : std_logic;
  signal n1846_o : std_logic;
  signal n1847_o : std_logic;
  signal n1848_o : std_logic_vector (1 downto 0);
  signal n1849_o : std_logic;
  signal n1850_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_n1851 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1854_o : std_logic;
  signal n1855_o : std_logic;
  signal n1856_o : std_logic;
  signal n1857_o : std_logic;
  signal n1858_o : std_logic;
  signal n1859_o : std_logic;
  signal n1860_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_n1861 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_o : std_logic_vector (1 downto 0);
  signal n1864_o : std_logic;
  signal n1865_o : std_logic;
  signal n1866_o : std_logic;
  signal n1867_o : std_logic;
  signal gen1_n15_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid3 : std_logic_vector (3 downto 0);
  signal n1868_o : std_logic;
  signal n1869_o : std_logic;
  signal n1870_o : std_logic_vector (1 downto 0);
  signal n1871_o : std_logic;
  signal n1872_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_n1873 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1876_o : std_logic;
  signal n1877_o : std_logic;
  signal n1878_o : std_logic;
  signal n1879_o : std_logic;
  signal n1880_o : std_logic;
  signal n1881_o : std_logic;
  signal n1882_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_n1883 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_o : std_logic_vector (1 downto 0);
  signal n1886_o : std_logic;
  signal n1887_o : std_logic;
  signal n1888_o : std_logic;
  signal n1889_o : std_logic;
  signal n1890_o : std_logic;
  signal n1891_o : std_logic;
  signal n1892_o : std_logic_vector (1 downto 0);
  signal n1893_o : std_logic;
  signal n1894_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_n1895 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1898_o : std_logic;
  signal n1899_o : std_logic;
  signal n1900_o : std_logic;
  signal n1901_o : std_logic;
  signal n1902_o : std_logic;
  signal n1903_o : std_logic;
  signal n1904_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_n1905 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_o : std_logic_vector (1 downto 0);
  signal n1908_o : std_logic;
  signal n1909_o : std_logic;
  signal n1910_o : std_logic;
  signal n1911_o : std_logic;
  signal n1912_o : std_logic;
  signal n1913_o : std_logic;
  signal n1914_o : std_logic_vector (1 downto 0);
  signal cnoteb_n1915 : std_logic_vector (1 downto 0);
  signal cnoteb_o : std_logic_vector (1 downto 0);
  signal n1918_o : std_logic;
  signal n1919_o : std_logic;
  signal n1920_o : std_logic;
  signal n1921_o : std_logic_vector (1 downto 0);
  signal cnotea_n1922 : std_logic_vector (1 downto 0);
  signal cnotea_o : std_logic_vector (1 downto 0);
  signal n1925_o : std_logic;
  signal n1926_o : std_logic;
  signal n1927_o : std_logic_vector (16 downto 0);
  signal n1928_o : std_logic_vector (16 downto 0);
  signal n1929_o : std_logic_vector (16 downto 0);
  signal n1930_o : std_logic_vector (15 downto 0);
  signal n1931_o : std_logic_vector (15 downto 0);
  signal n1932_o : std_logic_vector (15 downto 0);
  signal n1933_o : std_logic_vector (15 downto 0);
  signal n1934_o : std_logic_vector (3 downto 0);
  signal n1935_o : std_logic_vector (3 downto 0);
  signal n1936_o : std_logic_vector (3 downto 0);
  signal n1937_o : std_logic_vector (3 downto 0);
  signal n1938_o : std_logic_vector (3 downto 0);
  signal n1939_o : std_logic_vector (3 downto 0);
  signal n1940_o : std_logic_vector (3 downto 0);
  signal n1941_o : std_logic_vector (3 downto 0);
  signal n1942_o : std_logic_vector (3 downto 0);
  signal n1943_o : std_logic_vector (3 downto 0);
  signal n1944_o : std_logic_vector (3 downto 0);
  signal n1945_o : std_logic_vector (3 downto 0);
  signal n1946_o : std_logic_vector (3 downto 0);
  signal n1947_o : std_logic_vector (3 downto 0);
  signal n1948_o : std_logic_vector (3 downto 0);
  signal n1949_o : std_logic_vector (3 downto 0);
  signal n1950_o : std_logic_vector (3 downto 0);
  signal n1951_o : std_logic_vector (3 downto 0);
  signal n1952_o : std_logic_vector (3 downto 0);
  signal n1953_o : std_logic_vector (3 downto 0);
  signal n1954_o : std_logic_vector (3 downto 0);
  signal n1955_o : std_logic_vector (3 downto 0);
  signal n1956_o : std_logic_vector (3 downto 0);
  signal n1957_o : std_logic_vector (3 downto 0);
  signal n1958_o : std_logic_vector (3 downto 0);
  signal n1959_o : std_logic_vector (3 downto 0);
  signal n1960_o : std_logic_vector (3 downto 0);
  signal n1961_o : std_logic_vector (3 downto 0);
  signal n1962_o : std_logic_vector (3 downto 0);
  signal n1963_o : std_logic_vector (3 downto 0);
  signal n1964_o : std_logic_vector (3 downto 0);
  signal n1965_o : std_logic_vector (3 downto 0);
  signal n1966_o : std_logic_vector (3 downto 0);
  signal n1967_o : std_logic_vector (3 downto 0);
  signal n1968_o : std_logic_vector (3 downto 0);
  signal n1969_o : std_logic_vector (3 downto 0);
  signal n1970_o : std_logic_vector (3 downto 0);
  signal n1971_o : std_logic_vector (3 downto 0);
  signal n1972_o : std_logic_vector (3 downto 0);
  signal n1973_o : std_logic_vector (3 downto 0);
  signal n1974_o : std_logic_vector (3 downto 0);
  signal n1975_o : std_logic_vector (3 downto 0);
  signal n1976_o : std_logic_vector (3 downto 0);
  signal n1977_o : std_logic_vector (3 downto 0);
  signal n1978_o : std_logic_vector (3 downto 0);
begin
  a_out <= n1927_o;
  b_out <= n1928_o;
  s <= n1929_o;
  -- vhdl_source/add_scratch.vhdl:32:15
  a_s <= n1930_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:20
  b_s <= n1931_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:25
  s_s <= n1932_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:30
  c_s <= n1933_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:15
  pre_a <= n1234_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:22
  pre_b <= n1241_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:29
  pre_s <= n1235_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:38:15
  post_s <= n1919_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:37
  n1228_o <= a (0);
  -- vhdl_source/add_scratch.vhdl:56:44
  n1229_o <= w (0);
  -- vhdl_source/add_scratch.vhdl:56:41
  n1230_o <= n1228_o & n1229_o;
  -- vhdl_source/add_scratch.vhdl:56:57
  cnota_n1231 <= cnota_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:8
  cnota : entity work.cnot port map (
    i => n1230_o,
    o => cnota_o);
  n1234_o <= cnota_n1231 (1);
  n1235_o <= cnota_n1231 (0);
  -- vhdl_source/add_scratch.vhdl:57:37
  n1236_o <= b (0);
  -- vhdl_source/add_scratch.vhdl:57:41
  n1237_o <= n1236_o & pre_s;
  -- vhdl_source/add_scratch.vhdl:57:58
  cnotb_n1238 <= cnotb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:57:8
  cnotb : entity work.cnot port map (
    i => n1237_o,
    o => cnotb_o);
  n1241_o <= cnotb_n1238 (1);
  n1242_o <= cnotb_n1238 (0);
  -- vhdl_source/add_scratch.vhdl:58:44
  n1243_o <= pre_a & pre_b;
  -- vhdl_source/add_scratch.vhdl:58:55
  n1244_o <= w (1);
  -- vhdl_source/add_scratch.vhdl:58:52
  n1245_o <= n1243_o & n1244_o;
  -- vhdl_source/add_scratch.vhdl:59:64
  ccnotc_n1246 <= ccnotc_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:58:8
  ccnotc : entity work.ccnot port map (
    i => n1245_o,
    o => ccnotc_o);
  n1249_o <= ccnotc_n1246 (2);
  -- vhdl_source/cordic_stage.vhdl:15:16
  n1250_o <= ccnotc_n1246 (1);
  -- vhdl_source/cordic_stage.vhdl:14:23
  n1251_o <= ccnotc_n1246 (0);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n1_mid1 <= n1934_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n1_mid2 <= n1935_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n1_mid3 <= n1936_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1252_o <= b (1);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1253_o <= c_s (0);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1254_o <= n1252_o & n1253_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1255_o <= w (2);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1256_o <= n1254_o & n1255_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n1_ccnot1_n1257 <= gen1_n1_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n1_ccnot1 : entity work.ccnot port map (
    i => n1256_o,
    o => gen1_n1_ccnot1_o);
  -- vhdl_source/cordic_stage.vhdl:14:16
  n1260_o <= gen1_n1_ccnot1_n1257 (2);
  -- vhdl_source/cordic_stage.vhdl:13:16
  n1261_o <= gen1_n1_ccnot1_n1257 (1);
  n1262_o <= gen1_n1_ccnot1_n1257 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1263_o <= a (1);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1264_o <= gen1_n1_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1265_o <= gen1_n1_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1266_o <= n1264_o & n1265_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n1_cnot1_n1267 <= gen1_n1_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n1_cnot1 : entity work.cnot port map (
    i => n1266_o,
    o => gen1_n1_cnot1_o);
  n1270_o <= gen1_n1_cnot1_n1267 (1);
  n1271_o <= gen1_n1_cnot1_n1267 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1272_o <= gen1_n1_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1273_o <= gen1_n1_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1274_o <= gen1_n1_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1275_o <= gen1_n1_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1276_o <= n1274_o & n1275_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1277_o <= gen1_n1_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1278_o <= n1276_o & n1277_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n1_ccnot2_n1279 <= gen1_n1_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n1_ccnot2 : entity work.ccnot port map (
    i => n1278_o,
    o => gen1_n1_ccnot2_o);
  n1282_o <= gen1_n1_ccnot2_n1279 (2);
  n1283_o <= gen1_n1_ccnot2_n1279 (1);
  n1284_o <= gen1_n1_ccnot2_n1279 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1285_o <= gen1_n1_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1286_o <= gen1_n1_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1287_o <= gen1_n1_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1288_o <= n1286_o & n1287_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n1_cnot2_n1289 <= gen1_n1_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n1_cnot2 : entity work.cnot port map (
    i => n1288_o,
    o => gen1_n1_cnot2_o);
  n1292_o <= gen1_n1_cnot2_n1289 (1);
  n1293_o <= gen1_n1_cnot2_n1289 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1294_o <= gen1_n1_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1295_o <= gen1_n1_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n2_mid1 <= n1937_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n2_mid2 <= n1938_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n2_mid3 <= n1939_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1296_o <= b (2);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1297_o <= c_s (1);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1298_o <= n1296_o & n1297_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1299_o <= w (3);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1300_o <= n1298_o & n1299_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n2_ccnot1_n1301 <= gen1_n2_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n2_ccnot1 : entity work.ccnot port map (
    i => n1300_o,
    o => gen1_n2_ccnot1_o);
  n1304_o <= gen1_n2_ccnot1_n1301 (2);
  n1305_o <= gen1_n2_ccnot1_n1301 (1);
  n1306_o <= gen1_n2_ccnot1_n1301 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1307_o <= a (2);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1308_o <= gen1_n2_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1309_o <= gen1_n2_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1310_o <= n1308_o & n1309_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n2_cnot1_n1311 <= gen1_n2_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n2_cnot1 : entity work.cnot port map (
    i => n1310_o,
    o => gen1_n2_cnot1_o);
  n1314_o <= gen1_n2_cnot1_n1311 (1);
  n1315_o <= gen1_n2_cnot1_n1311 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1316_o <= gen1_n2_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1317_o <= gen1_n2_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1318_o <= gen1_n2_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1319_o <= gen1_n2_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1320_o <= n1318_o & n1319_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1321_o <= gen1_n2_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1322_o <= n1320_o & n1321_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n2_ccnot2_n1323 <= gen1_n2_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n2_ccnot2 : entity work.ccnot port map (
    i => n1322_o,
    o => gen1_n2_ccnot2_o);
  n1326_o <= gen1_n2_ccnot2_n1323 (2);
  n1327_o <= gen1_n2_ccnot2_n1323 (1);
  n1328_o <= gen1_n2_ccnot2_n1323 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1329_o <= gen1_n2_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1330_o <= gen1_n2_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1331_o <= gen1_n2_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1332_o <= n1330_o & n1331_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n2_cnot2_n1333 <= gen1_n2_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n2_cnot2 : entity work.cnot port map (
    i => n1332_o,
    o => gen1_n2_cnot2_o);
  n1336_o <= gen1_n2_cnot2_n1333 (1);
  n1337_o <= gen1_n2_cnot2_n1333 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1338_o <= gen1_n2_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1339_o <= gen1_n2_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n3_mid1 <= n1940_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n3_mid2 <= n1941_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n3_mid3 <= n1942_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1340_o <= b (3);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1341_o <= c_s (2);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1342_o <= n1340_o & n1341_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1343_o <= w (4);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1344_o <= n1342_o & n1343_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n3_ccnot1_n1345 <= gen1_n3_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n3_ccnot1 : entity work.ccnot port map (
    i => n1344_o,
    o => gen1_n3_ccnot1_o);
  n1348_o <= gen1_n3_ccnot1_n1345 (2);
  n1349_o <= gen1_n3_ccnot1_n1345 (1);
  n1350_o <= gen1_n3_ccnot1_n1345 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1351_o <= a (3);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1352_o <= gen1_n3_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1353_o <= gen1_n3_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1354_o <= n1352_o & n1353_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n3_cnot1_n1355 <= gen1_n3_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n3_cnot1 : entity work.cnot port map (
    i => n1354_o,
    o => gen1_n3_cnot1_o);
  n1358_o <= gen1_n3_cnot1_n1355 (1);
  n1359_o <= gen1_n3_cnot1_n1355 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1360_o <= gen1_n3_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1361_o <= gen1_n3_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1362_o <= gen1_n3_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1363_o <= gen1_n3_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1364_o <= n1362_o & n1363_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1365_o <= gen1_n3_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1366_o <= n1364_o & n1365_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n3_ccnot2_n1367 <= gen1_n3_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n3_ccnot2 : entity work.ccnot port map (
    i => n1366_o,
    o => gen1_n3_ccnot2_o);
  n1370_o <= gen1_n3_ccnot2_n1367 (2);
  n1371_o <= gen1_n3_ccnot2_n1367 (1);
  n1372_o <= gen1_n3_ccnot2_n1367 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1373_o <= gen1_n3_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1374_o <= gen1_n3_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1375_o <= gen1_n3_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1376_o <= n1374_o & n1375_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n3_cnot2_n1377 <= gen1_n3_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n3_cnot2 : entity work.cnot port map (
    i => n1376_o,
    o => gen1_n3_cnot2_o);
  n1380_o <= gen1_n3_cnot2_n1377 (1);
  n1381_o <= gen1_n3_cnot2_n1377 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1382_o <= gen1_n3_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1383_o <= gen1_n3_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n4_mid1 <= n1943_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n4_mid2 <= n1944_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n4_mid3 <= n1945_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1384_o <= b (4);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1385_o <= c_s (3);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1386_o <= n1384_o & n1385_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1387_o <= w (5);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1388_o <= n1386_o & n1387_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n4_ccnot1_n1389 <= gen1_n4_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n4_ccnot1 : entity work.ccnot port map (
    i => n1388_o,
    o => gen1_n4_ccnot1_o);
  n1392_o <= gen1_n4_ccnot1_n1389 (2);
  n1393_o <= gen1_n4_ccnot1_n1389 (1);
  n1394_o <= gen1_n4_ccnot1_n1389 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1395_o <= a (4);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1396_o <= gen1_n4_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1397_o <= gen1_n4_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1398_o <= n1396_o & n1397_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n4_cnot1_n1399 <= gen1_n4_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n4_cnot1 : entity work.cnot port map (
    i => n1398_o,
    o => gen1_n4_cnot1_o);
  n1402_o <= gen1_n4_cnot1_n1399 (1);
  n1403_o <= gen1_n4_cnot1_n1399 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1404_o <= gen1_n4_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1405_o <= gen1_n4_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1406_o <= gen1_n4_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1407_o <= gen1_n4_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1408_o <= n1406_o & n1407_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1409_o <= gen1_n4_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1410_o <= n1408_o & n1409_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n4_ccnot2_n1411 <= gen1_n4_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n4_ccnot2 : entity work.ccnot port map (
    i => n1410_o,
    o => gen1_n4_ccnot2_o);
  n1414_o <= gen1_n4_ccnot2_n1411 (2);
  n1415_o <= gen1_n4_ccnot2_n1411 (1);
  n1416_o <= gen1_n4_ccnot2_n1411 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1417_o <= gen1_n4_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1418_o <= gen1_n4_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1419_o <= gen1_n4_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1420_o <= n1418_o & n1419_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n4_cnot2_n1421 <= gen1_n4_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n4_cnot2 : entity work.cnot port map (
    i => n1420_o,
    o => gen1_n4_cnot2_o);
  n1424_o <= gen1_n4_cnot2_n1421 (1);
  n1425_o <= gen1_n4_cnot2_n1421 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1426_o <= gen1_n4_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1427_o <= gen1_n4_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n5_mid1 <= n1946_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n5_mid2 <= n1947_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n5_mid3 <= n1948_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1428_o <= b (5);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1429_o <= c_s (4);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1430_o <= n1428_o & n1429_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1431_o <= w (6);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1432_o <= n1430_o & n1431_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n5_ccnot1_n1433 <= gen1_n5_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n5_ccnot1 : entity work.ccnot port map (
    i => n1432_o,
    o => gen1_n5_ccnot1_o);
  n1436_o <= gen1_n5_ccnot1_n1433 (2);
  n1437_o <= gen1_n5_ccnot1_n1433 (1);
  n1438_o <= gen1_n5_ccnot1_n1433 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1439_o <= a (5);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1440_o <= gen1_n5_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1441_o <= gen1_n5_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1442_o <= n1440_o & n1441_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n5_cnot1_n1443 <= gen1_n5_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n5_cnot1 : entity work.cnot port map (
    i => n1442_o,
    o => gen1_n5_cnot1_o);
  n1446_o <= gen1_n5_cnot1_n1443 (1);
  n1447_o <= gen1_n5_cnot1_n1443 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1448_o <= gen1_n5_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1449_o <= gen1_n5_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1450_o <= gen1_n5_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1451_o <= gen1_n5_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1452_o <= n1450_o & n1451_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1453_o <= gen1_n5_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1454_o <= n1452_o & n1453_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n5_ccnot2_n1455 <= gen1_n5_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n5_ccnot2 : entity work.ccnot port map (
    i => n1454_o,
    o => gen1_n5_ccnot2_o);
  n1458_o <= gen1_n5_ccnot2_n1455 (2);
  n1459_o <= gen1_n5_ccnot2_n1455 (1);
  n1460_o <= gen1_n5_ccnot2_n1455 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1461_o <= gen1_n5_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1462_o <= gen1_n5_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1463_o <= gen1_n5_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1464_o <= n1462_o & n1463_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n5_cnot2_n1465 <= gen1_n5_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n5_cnot2 : entity work.cnot port map (
    i => n1464_o,
    o => gen1_n5_cnot2_o);
  n1468_o <= gen1_n5_cnot2_n1465 (1);
  n1469_o <= gen1_n5_cnot2_n1465 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1470_o <= gen1_n5_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1471_o <= gen1_n5_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n6_mid1 <= n1949_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n6_mid2 <= n1950_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n6_mid3 <= n1951_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1472_o <= b (6);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1473_o <= c_s (5);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1474_o <= n1472_o & n1473_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1475_o <= w (7);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1476_o <= n1474_o & n1475_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n6_ccnot1_n1477 <= gen1_n6_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n6_ccnot1 : entity work.ccnot port map (
    i => n1476_o,
    o => gen1_n6_ccnot1_o);
  n1480_o <= gen1_n6_ccnot1_n1477 (2);
  n1481_o <= gen1_n6_ccnot1_n1477 (1);
  n1482_o <= gen1_n6_ccnot1_n1477 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1483_o <= a (6);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1484_o <= gen1_n6_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1485_o <= gen1_n6_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1486_o <= n1484_o & n1485_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n6_cnot1_n1487 <= gen1_n6_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n6_cnot1 : entity work.cnot port map (
    i => n1486_o,
    o => gen1_n6_cnot1_o);
  n1490_o <= gen1_n6_cnot1_n1487 (1);
  n1491_o <= gen1_n6_cnot1_n1487 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1492_o <= gen1_n6_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1493_o <= gen1_n6_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1494_o <= gen1_n6_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1495_o <= gen1_n6_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1496_o <= n1494_o & n1495_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1497_o <= gen1_n6_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1498_o <= n1496_o & n1497_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n6_ccnot2_n1499 <= gen1_n6_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n6_ccnot2 : entity work.ccnot port map (
    i => n1498_o,
    o => gen1_n6_ccnot2_o);
  n1502_o <= gen1_n6_ccnot2_n1499 (2);
  n1503_o <= gen1_n6_ccnot2_n1499 (1);
  n1504_o <= gen1_n6_ccnot2_n1499 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1505_o <= gen1_n6_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1506_o <= gen1_n6_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1507_o <= gen1_n6_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1508_o <= n1506_o & n1507_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n6_cnot2_n1509 <= gen1_n6_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n6_cnot2 : entity work.cnot port map (
    i => n1508_o,
    o => gen1_n6_cnot2_o);
  n1512_o <= gen1_n6_cnot2_n1509 (1);
  n1513_o <= gen1_n6_cnot2_n1509 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1514_o <= gen1_n6_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1515_o <= gen1_n6_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n7_mid1 <= n1952_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n7_mid2 <= n1953_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n7_mid3 <= n1954_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1516_o <= b (7);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1517_o <= c_s (6);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1518_o <= n1516_o & n1517_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1519_o <= w (8);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1520_o <= n1518_o & n1519_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n7_ccnot1_n1521 <= gen1_n7_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n7_ccnot1 : entity work.ccnot port map (
    i => n1520_o,
    o => gen1_n7_ccnot1_o);
  n1524_o <= gen1_n7_ccnot1_n1521 (2);
  n1525_o <= gen1_n7_ccnot1_n1521 (1);
  n1526_o <= gen1_n7_ccnot1_n1521 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1527_o <= a (7);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1528_o <= gen1_n7_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1529_o <= gen1_n7_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1530_o <= n1528_o & n1529_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n7_cnot1_n1531 <= gen1_n7_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n7_cnot1 : entity work.cnot port map (
    i => n1530_o,
    o => gen1_n7_cnot1_o);
  n1534_o <= gen1_n7_cnot1_n1531 (1);
  n1535_o <= gen1_n7_cnot1_n1531 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1536_o <= gen1_n7_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1537_o <= gen1_n7_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1538_o <= gen1_n7_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1539_o <= gen1_n7_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1540_o <= n1538_o & n1539_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1541_o <= gen1_n7_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1542_o <= n1540_o & n1541_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n7_ccnot2_n1543 <= gen1_n7_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n7_ccnot2 : entity work.ccnot port map (
    i => n1542_o,
    o => gen1_n7_ccnot2_o);
  n1546_o <= gen1_n7_ccnot2_n1543 (2);
  n1547_o <= gen1_n7_ccnot2_n1543 (1);
  n1548_o <= gen1_n7_ccnot2_n1543 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1549_o <= gen1_n7_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1550_o <= gen1_n7_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1551_o <= gen1_n7_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1552_o <= n1550_o & n1551_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n7_cnot2_n1553 <= gen1_n7_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n7_cnot2 : entity work.cnot port map (
    i => n1552_o,
    o => gen1_n7_cnot2_o);
  n1556_o <= gen1_n7_cnot2_n1553 (1);
  n1557_o <= gen1_n7_cnot2_n1553 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1558_o <= gen1_n7_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1559_o <= gen1_n7_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n8_mid1 <= n1955_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n8_mid2 <= n1956_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n8_mid3 <= n1957_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1560_o <= b (8);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1561_o <= c_s (7);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1562_o <= n1560_o & n1561_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1563_o <= w (9);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1564_o <= n1562_o & n1563_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n8_ccnot1_n1565 <= gen1_n8_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n8_ccnot1 : entity work.ccnot port map (
    i => n1564_o,
    o => gen1_n8_ccnot1_o);
  n1568_o <= gen1_n8_ccnot1_n1565 (2);
  n1569_o <= gen1_n8_ccnot1_n1565 (1);
  n1570_o <= gen1_n8_ccnot1_n1565 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1571_o <= a (8);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1572_o <= gen1_n8_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1573_o <= gen1_n8_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1574_o <= n1572_o & n1573_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n8_cnot1_n1575 <= gen1_n8_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n8_cnot1 : entity work.cnot port map (
    i => n1574_o,
    o => gen1_n8_cnot1_o);
  n1578_o <= gen1_n8_cnot1_n1575 (1);
  n1579_o <= gen1_n8_cnot1_n1575 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1580_o <= gen1_n8_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1581_o <= gen1_n8_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1582_o <= gen1_n8_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1583_o <= gen1_n8_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1584_o <= n1582_o & n1583_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1585_o <= gen1_n8_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1586_o <= n1584_o & n1585_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n8_ccnot2_n1587 <= gen1_n8_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n8_ccnot2 : entity work.ccnot port map (
    i => n1586_o,
    o => gen1_n8_ccnot2_o);
  n1590_o <= gen1_n8_ccnot2_n1587 (2);
  n1591_o <= gen1_n8_ccnot2_n1587 (1);
  n1592_o <= gen1_n8_ccnot2_n1587 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1593_o <= gen1_n8_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1594_o <= gen1_n8_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1595_o <= gen1_n8_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1596_o <= n1594_o & n1595_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n8_cnot2_n1597 <= gen1_n8_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n8_cnot2 : entity work.cnot port map (
    i => n1596_o,
    o => gen1_n8_cnot2_o);
  n1600_o <= gen1_n8_cnot2_n1597 (1);
  n1601_o <= gen1_n8_cnot2_n1597 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1602_o <= gen1_n8_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1603_o <= gen1_n8_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n9_mid1 <= n1958_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n9_mid2 <= n1959_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n9_mid3 <= n1960_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1604_o <= b (9);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1605_o <= c_s (8);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1606_o <= n1604_o & n1605_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1607_o <= w (10);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1608_o <= n1606_o & n1607_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n9_ccnot1_n1609 <= gen1_n9_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n9_ccnot1 : entity work.ccnot port map (
    i => n1608_o,
    o => gen1_n9_ccnot1_o);
  n1612_o <= gen1_n9_ccnot1_n1609 (2);
  n1613_o <= gen1_n9_ccnot1_n1609 (1);
  n1614_o <= gen1_n9_ccnot1_n1609 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1615_o <= a (9);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1616_o <= gen1_n9_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1617_o <= gen1_n9_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1618_o <= n1616_o & n1617_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n9_cnot1_n1619 <= gen1_n9_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n9_cnot1 : entity work.cnot port map (
    i => n1618_o,
    o => gen1_n9_cnot1_o);
  n1622_o <= gen1_n9_cnot1_n1619 (1);
  n1623_o <= gen1_n9_cnot1_n1619 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1624_o <= gen1_n9_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1625_o <= gen1_n9_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1626_o <= gen1_n9_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1627_o <= gen1_n9_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1628_o <= n1626_o & n1627_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1629_o <= gen1_n9_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1630_o <= n1628_o & n1629_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n9_ccnot2_n1631 <= gen1_n9_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n9_ccnot2 : entity work.ccnot port map (
    i => n1630_o,
    o => gen1_n9_ccnot2_o);
  n1634_o <= gen1_n9_ccnot2_n1631 (2);
  n1635_o <= gen1_n9_ccnot2_n1631 (1);
  n1636_o <= gen1_n9_ccnot2_n1631 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1637_o <= gen1_n9_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1638_o <= gen1_n9_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1639_o <= gen1_n9_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1640_o <= n1638_o & n1639_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n9_cnot2_n1641 <= gen1_n9_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n9_cnot2 : entity work.cnot port map (
    i => n1640_o,
    o => gen1_n9_cnot2_o);
  n1644_o <= gen1_n9_cnot2_n1641 (1);
  n1645_o <= gen1_n9_cnot2_n1641 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1646_o <= gen1_n9_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1647_o <= gen1_n9_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n10_mid1 <= n1961_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n10_mid2 <= n1962_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n10_mid3 <= n1963_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1648_o <= b (10);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1649_o <= c_s (9);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1650_o <= n1648_o & n1649_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1651_o <= w (11);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1652_o <= n1650_o & n1651_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n10_ccnot1_n1653 <= gen1_n10_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n10_ccnot1 : entity work.ccnot port map (
    i => n1652_o,
    o => gen1_n10_ccnot1_o);
  n1656_o <= gen1_n10_ccnot1_n1653 (2);
  n1657_o <= gen1_n10_ccnot1_n1653 (1);
  n1658_o <= gen1_n10_ccnot1_n1653 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1659_o <= a (10);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1660_o <= gen1_n10_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1661_o <= gen1_n10_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1662_o <= n1660_o & n1661_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n10_cnot1_n1663 <= gen1_n10_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n10_cnot1 : entity work.cnot port map (
    i => n1662_o,
    o => gen1_n10_cnot1_o);
  n1666_o <= gen1_n10_cnot1_n1663 (1);
  n1667_o <= gen1_n10_cnot1_n1663 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1668_o <= gen1_n10_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1669_o <= gen1_n10_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1670_o <= gen1_n10_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1671_o <= gen1_n10_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1672_o <= n1670_o & n1671_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1673_o <= gen1_n10_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1674_o <= n1672_o & n1673_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n10_ccnot2_n1675 <= gen1_n10_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n10_ccnot2 : entity work.ccnot port map (
    i => n1674_o,
    o => gen1_n10_ccnot2_o);
  n1678_o <= gen1_n10_ccnot2_n1675 (2);
  n1679_o <= gen1_n10_ccnot2_n1675 (1);
  n1680_o <= gen1_n10_ccnot2_n1675 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1681_o <= gen1_n10_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1682_o <= gen1_n10_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1683_o <= gen1_n10_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1684_o <= n1682_o & n1683_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n10_cnot2_n1685 <= gen1_n10_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n10_cnot2 : entity work.cnot port map (
    i => n1684_o,
    o => gen1_n10_cnot2_o);
  n1688_o <= gen1_n10_cnot2_n1685 (1);
  n1689_o <= gen1_n10_cnot2_n1685 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1690_o <= gen1_n10_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1691_o <= gen1_n10_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n11_mid1 <= n1964_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n11_mid2 <= n1965_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n11_mid3 <= n1966_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1692_o <= b (11);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1693_o <= c_s (10);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1694_o <= n1692_o & n1693_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1695_o <= w (12);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1696_o <= n1694_o & n1695_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n11_ccnot1_n1697 <= gen1_n11_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n11_ccnot1 : entity work.ccnot port map (
    i => n1696_o,
    o => gen1_n11_ccnot1_o);
  n1700_o <= gen1_n11_ccnot1_n1697 (2);
  n1701_o <= gen1_n11_ccnot1_n1697 (1);
  n1702_o <= gen1_n11_ccnot1_n1697 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1703_o <= a (11);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1704_o <= gen1_n11_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1705_o <= gen1_n11_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1706_o <= n1704_o & n1705_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n11_cnot1_n1707 <= gen1_n11_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n11_cnot1 : entity work.cnot port map (
    i => n1706_o,
    o => gen1_n11_cnot1_o);
  n1710_o <= gen1_n11_cnot1_n1707 (1);
  n1711_o <= gen1_n11_cnot1_n1707 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1712_o <= gen1_n11_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1713_o <= gen1_n11_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1714_o <= gen1_n11_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1715_o <= gen1_n11_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1716_o <= n1714_o & n1715_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1717_o <= gen1_n11_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1718_o <= n1716_o & n1717_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n11_ccnot2_n1719 <= gen1_n11_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n11_ccnot2 : entity work.ccnot port map (
    i => n1718_o,
    o => gen1_n11_ccnot2_o);
  n1722_o <= gen1_n11_ccnot2_n1719 (2);
  n1723_o <= gen1_n11_ccnot2_n1719 (1);
  n1724_o <= gen1_n11_ccnot2_n1719 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1725_o <= gen1_n11_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1726_o <= gen1_n11_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1727_o <= gen1_n11_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1728_o <= n1726_o & n1727_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n11_cnot2_n1729 <= gen1_n11_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n11_cnot2 : entity work.cnot port map (
    i => n1728_o,
    o => gen1_n11_cnot2_o);
  n1732_o <= gen1_n11_cnot2_n1729 (1);
  n1733_o <= gen1_n11_cnot2_n1729 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1734_o <= gen1_n11_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1735_o <= gen1_n11_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n12_mid1 <= n1967_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n12_mid2 <= n1968_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n12_mid3 <= n1969_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1736_o <= b (12);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1737_o <= c_s (11);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1738_o <= n1736_o & n1737_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1739_o <= w (13);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1740_o <= n1738_o & n1739_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n12_ccnot1_n1741 <= gen1_n12_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n12_ccnot1 : entity work.ccnot port map (
    i => n1740_o,
    o => gen1_n12_ccnot1_o);
  n1744_o <= gen1_n12_ccnot1_n1741 (2);
  n1745_o <= gen1_n12_ccnot1_n1741 (1);
  n1746_o <= gen1_n12_ccnot1_n1741 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1747_o <= a (12);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1748_o <= gen1_n12_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1749_o <= gen1_n12_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1750_o <= n1748_o & n1749_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n12_cnot1_n1751 <= gen1_n12_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n12_cnot1 : entity work.cnot port map (
    i => n1750_o,
    o => gen1_n12_cnot1_o);
  n1754_o <= gen1_n12_cnot1_n1751 (1);
  n1755_o <= gen1_n12_cnot1_n1751 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1756_o <= gen1_n12_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1757_o <= gen1_n12_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1758_o <= gen1_n12_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1759_o <= gen1_n12_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1760_o <= n1758_o & n1759_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1761_o <= gen1_n12_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1762_o <= n1760_o & n1761_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n12_ccnot2_n1763 <= gen1_n12_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n12_ccnot2 : entity work.ccnot port map (
    i => n1762_o,
    o => gen1_n12_ccnot2_o);
  n1766_o <= gen1_n12_ccnot2_n1763 (2);
  n1767_o <= gen1_n12_ccnot2_n1763 (1);
  n1768_o <= gen1_n12_ccnot2_n1763 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1769_o <= gen1_n12_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1770_o <= gen1_n12_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1771_o <= gen1_n12_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1772_o <= n1770_o & n1771_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n12_cnot2_n1773 <= gen1_n12_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n12_cnot2 : entity work.cnot port map (
    i => n1772_o,
    o => gen1_n12_cnot2_o);
  n1776_o <= gen1_n12_cnot2_n1773 (1);
  n1777_o <= gen1_n12_cnot2_n1773 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1778_o <= gen1_n12_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1779_o <= gen1_n12_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n13_mid1 <= n1970_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n13_mid2 <= n1971_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n13_mid3 <= n1972_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1780_o <= b (13);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1781_o <= c_s (12);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1782_o <= n1780_o & n1781_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1783_o <= w (14);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1784_o <= n1782_o & n1783_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n13_ccnot1_n1785 <= gen1_n13_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n13_ccnot1 : entity work.ccnot port map (
    i => n1784_o,
    o => gen1_n13_ccnot1_o);
  n1788_o <= gen1_n13_ccnot1_n1785 (2);
  n1789_o <= gen1_n13_ccnot1_n1785 (1);
  n1790_o <= gen1_n13_ccnot1_n1785 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1791_o <= a (13);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1792_o <= gen1_n13_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1793_o <= gen1_n13_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1794_o <= n1792_o & n1793_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n13_cnot1_n1795 <= gen1_n13_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n13_cnot1 : entity work.cnot port map (
    i => n1794_o,
    o => gen1_n13_cnot1_o);
  n1798_o <= gen1_n13_cnot1_n1795 (1);
  n1799_o <= gen1_n13_cnot1_n1795 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1800_o <= gen1_n13_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1801_o <= gen1_n13_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1802_o <= gen1_n13_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1803_o <= gen1_n13_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1804_o <= n1802_o & n1803_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1805_o <= gen1_n13_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1806_o <= n1804_o & n1805_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n13_ccnot2_n1807 <= gen1_n13_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n13_ccnot2 : entity work.ccnot port map (
    i => n1806_o,
    o => gen1_n13_ccnot2_o);
  n1810_o <= gen1_n13_ccnot2_n1807 (2);
  n1811_o <= gen1_n13_ccnot2_n1807 (1);
  n1812_o <= gen1_n13_ccnot2_n1807 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1813_o <= gen1_n13_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1814_o <= gen1_n13_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1815_o <= gen1_n13_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1816_o <= n1814_o & n1815_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n13_cnot2_n1817 <= gen1_n13_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n13_cnot2 : entity work.cnot port map (
    i => n1816_o,
    o => gen1_n13_cnot2_o);
  n1820_o <= gen1_n13_cnot2_n1817 (1);
  n1821_o <= gen1_n13_cnot2_n1817 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1822_o <= gen1_n13_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1823_o <= gen1_n13_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n14_mid1 <= n1973_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n14_mid2 <= n1974_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n14_mid3 <= n1975_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1824_o <= b (14);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1825_o <= c_s (13);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1826_o <= n1824_o & n1825_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1827_o <= w (15);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1828_o <= n1826_o & n1827_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n14_ccnot1_n1829 <= gen1_n14_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n14_ccnot1 : entity work.ccnot port map (
    i => n1828_o,
    o => gen1_n14_ccnot1_o);
  n1832_o <= gen1_n14_ccnot1_n1829 (2);
  n1833_o <= gen1_n14_ccnot1_n1829 (1);
  n1834_o <= gen1_n14_ccnot1_n1829 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1835_o <= a (14);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1836_o <= gen1_n14_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1837_o <= gen1_n14_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1838_o <= n1836_o & n1837_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n14_cnot1_n1839 <= gen1_n14_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n14_cnot1 : entity work.cnot port map (
    i => n1838_o,
    o => gen1_n14_cnot1_o);
  n1842_o <= gen1_n14_cnot1_n1839 (1);
  n1843_o <= gen1_n14_cnot1_n1839 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1844_o <= gen1_n14_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1845_o <= gen1_n14_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1846_o <= gen1_n14_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1847_o <= gen1_n14_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1848_o <= n1846_o & n1847_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1849_o <= gen1_n14_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1850_o <= n1848_o & n1849_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n14_ccnot2_n1851 <= gen1_n14_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n14_ccnot2 : entity work.ccnot port map (
    i => n1850_o,
    o => gen1_n14_ccnot2_o);
  n1854_o <= gen1_n14_ccnot2_n1851 (2);
  n1855_o <= gen1_n14_ccnot2_n1851 (1);
  n1856_o <= gen1_n14_ccnot2_n1851 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1857_o <= gen1_n14_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1858_o <= gen1_n14_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1859_o <= gen1_n14_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1860_o <= n1858_o & n1859_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n14_cnot2_n1861 <= gen1_n14_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n14_cnot2 : entity work.cnot port map (
    i => n1860_o,
    o => gen1_n14_cnot2_o);
  n1864_o <= gen1_n14_cnot2_n1861 (1);
  n1865_o <= gen1_n14_cnot2_n1861 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1866_o <= gen1_n14_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1867_o <= gen1_n14_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n15_mid1 <= n1976_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n15_mid2 <= n1977_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n15_mid3 <= n1978_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1868_o <= b (15);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1869_o <= c_s (14);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1870_o <= n1868_o & n1869_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1871_o <= w (16);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1872_o <= n1870_o & n1871_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n15_ccnot1_n1873 <= gen1_n15_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n15_ccnot1 : entity work.ccnot port map (
    i => n1872_o,
    o => gen1_n15_ccnot1_o);
  n1876_o <= gen1_n15_ccnot1_n1873 (2);
  n1877_o <= gen1_n15_ccnot1_n1873 (1);
  n1878_o <= gen1_n15_ccnot1_n1873 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1879_o <= a (15);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1880_o <= gen1_n15_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1881_o <= gen1_n15_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1882_o <= n1880_o & n1881_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n15_cnot1_n1883 <= gen1_n15_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n15_cnot1 : entity work.cnot port map (
    i => n1882_o,
    o => gen1_n15_cnot1_o);
  n1886_o <= gen1_n15_cnot1_n1883 (1);
  n1887_o <= gen1_n15_cnot1_n1883 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1888_o <= gen1_n15_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1889_o <= gen1_n15_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1890_o <= gen1_n15_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1891_o <= gen1_n15_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1892_o <= n1890_o & n1891_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1893_o <= gen1_n15_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1894_o <= n1892_o & n1893_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n15_ccnot2_n1895 <= gen1_n15_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n15_ccnot2 : entity work.ccnot port map (
    i => n1894_o,
    o => gen1_n15_ccnot2_o);
  n1898_o <= gen1_n15_ccnot2_n1895 (2);
  n1899_o <= gen1_n15_ccnot2_n1895 (1);
  n1900_o <= gen1_n15_ccnot2_n1895 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1901_o <= gen1_n15_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1902_o <= gen1_n15_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1903_o <= gen1_n15_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1904_o <= n1902_o & n1903_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n15_cnot2_n1905 <= gen1_n15_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n15_cnot2 : entity work.cnot port map (
    i => n1904_o,
    o => gen1_n15_cnot2_o);
  n1908_o <= gen1_n15_cnot2_n1905 (1);
  n1909_o <= gen1_n15_cnot2_n1905 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1910_o <= gen1_n15_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1911_o <= gen1_n15_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:101:38
  n1912_o <= b (16);
  -- vhdl_source/add_scratch.vhdl:101:49
  n1913_o <= c_s (15);
  -- vhdl_source/add_scratch.vhdl:101:44
  n1914_o <= n1912_o & n1913_o;
  -- vhdl_source/add_scratch.vhdl:102:64
  cnoteb_n1915 <= cnoteb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:101:8
  cnoteb : entity work.cnot port map (
    i => n1914_o,
    o => cnoteb_o);
  n1918_o <= cnoteb_n1915 (1);
  n1919_o <= cnoteb_n1915 (0);
  -- vhdl_source/add_scratch.vhdl:105:38
  n1920_o <= a (16);
  -- vhdl_source/add_scratch.vhdl:105:44
  n1921_o <= n1920_o & post_s;
  -- vhdl_source/add_scratch.vhdl:106:64
  cnotea_n1922 <= cnotea_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:105:8
  cnotea : entity work.cnot port map (
    i => n1921_o,
    o => cnotea_o);
  n1925_o <= cnotea_n1922 (1);
  n1926_o <= cnotea_n1922 (0);
  n1927_o <= n1925_o & a_s;
  n1928_o <= n1918_o & b_s;
  n1929_o <= n1926_o & s_s;
  n1930_o <= n1908_o & n1864_o & n1820_o & n1776_o & n1732_o & n1688_o & n1644_o & n1600_o & n1556_o & n1512_o & n1468_o & n1424_o & n1380_o & n1336_o & n1292_o & n1249_o;
  n1931_o <= n1910_o & n1866_o & n1822_o & n1778_o & n1734_o & n1690_o & n1646_o & n1602_o & n1558_o & n1514_o & n1470_o & n1426_o & n1382_o & n1338_o & n1294_o & n1250_o;
  n1932_o <= n1909_o & n1865_o & n1821_o & n1777_o & n1733_o & n1689_o & n1645_o & n1601_o & n1557_o & n1513_o & n1469_o & n1425_o & n1381_o & n1337_o & n1293_o & n1242_o;
  n1933_o <= n1911_o & n1867_o & n1823_o & n1779_o & n1735_o & n1691_o & n1647_o & n1603_o & n1559_o & n1515_o & n1471_o & n1427_o & n1383_o & n1339_o & n1295_o & n1251_o;
  n1934_o <= n1262_o & n1261_o & n1260_o & n1263_o;
  n1935_o <= n1273_o & n1271_o & n1270_o & n1272_o;
  n1936_o <= n1284_o & n1283_o & n1285_o & n1282_o;
  n1937_o <= n1306_o & n1305_o & n1304_o & n1307_o;
  n1938_o <= n1317_o & n1315_o & n1314_o & n1316_o;
  n1939_o <= n1328_o & n1327_o & n1329_o & n1326_o;
  n1940_o <= n1350_o & n1349_o & n1348_o & n1351_o;
  n1941_o <= n1361_o & n1359_o & n1358_o & n1360_o;
  n1942_o <= n1372_o & n1371_o & n1373_o & n1370_o;
  n1943_o <= n1394_o & n1393_o & n1392_o & n1395_o;
  n1944_o <= n1405_o & n1403_o & n1402_o & n1404_o;
  n1945_o <= n1416_o & n1415_o & n1417_o & n1414_o;
  n1946_o <= n1438_o & n1437_o & n1436_o & n1439_o;
  n1947_o <= n1449_o & n1447_o & n1446_o & n1448_o;
  n1948_o <= n1460_o & n1459_o & n1461_o & n1458_o;
  n1949_o <= n1482_o & n1481_o & n1480_o & n1483_o;
  n1950_o <= n1493_o & n1491_o & n1490_o & n1492_o;
  n1951_o <= n1504_o & n1503_o & n1505_o & n1502_o;
  n1952_o <= n1526_o & n1525_o & n1524_o & n1527_o;
  n1953_o <= n1537_o & n1535_o & n1534_o & n1536_o;
  n1954_o <= n1548_o & n1547_o & n1549_o & n1546_o;
  n1955_o <= n1570_o & n1569_o & n1568_o & n1571_o;
  n1956_o <= n1581_o & n1579_o & n1578_o & n1580_o;
  n1957_o <= n1592_o & n1591_o & n1593_o & n1590_o;
  n1958_o <= n1614_o & n1613_o & n1612_o & n1615_o;
  n1959_o <= n1625_o & n1623_o & n1622_o & n1624_o;
  n1960_o <= n1636_o & n1635_o & n1637_o & n1634_o;
  n1961_o <= n1658_o & n1657_o & n1656_o & n1659_o;
  n1962_o <= n1669_o & n1667_o & n1666_o & n1668_o;
  n1963_o <= n1680_o & n1679_o & n1681_o & n1678_o;
  n1964_o <= n1702_o & n1701_o & n1700_o & n1703_o;
  n1965_o <= n1713_o & n1711_o & n1710_o & n1712_o;
  n1966_o <= n1724_o & n1723_o & n1725_o & n1722_o;
  n1967_o <= n1746_o & n1745_o & n1744_o & n1747_o;
  n1968_o <= n1757_o & n1755_o & n1754_o & n1756_o;
  n1969_o <= n1768_o & n1767_o & n1769_o & n1766_o;
  n1970_o <= n1790_o & n1789_o & n1788_o & n1791_o;
  n1971_o <= n1801_o & n1799_o & n1798_o & n1800_o;
  n1972_o <= n1812_o & n1811_o & n1813_o & n1810_o;
  n1973_o <= n1834_o & n1833_o & n1832_o & n1835_o;
  n1974_o <= n1845_o & n1843_o & n1842_o & n1844_o;
  n1975_o <= n1856_o & n1855_o & n1857_o & n1854_o;
  n1976_o <= n1878_o & n1877_o & n1876_o & n1879_o;
  n1977_o <= n1889_o & n1887_o & n1886_o & n1888_o;
  n1978_o <= n1900_o & n1899_o & n1901_o & n1898_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_6 is
  port (
    w : in std_logic_vector (23 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (23 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_6;

architecture rtl of cordic_stage_16_6 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (5 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n1120_o : std_logic_vector (16 downto 0);
  signal add1_n1121 : std_logic_vector (16 downto 0);
  signal add1_n1122 : std_logic_vector (16 downto 0);
  signal add1_n1123 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n1130_o : std_logic;
  signal addsub_n1131 : std_logic;
  signal addsub_n1132 : std_logic_vector (16 downto 0);
  signal addsub_n1133 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n1140_o : std_logic;
  signal cnotr1_n1141 : std_logic;
  signal cnotr1_n1142 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n1147_o : std_logic;
  signal cnotr2_n1148 : std_logic;
  signal cnotr2_n1149 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n1154_o : std_logic;
  signal n1155_o : std_logic_vector (5 downto 0);
  signal gen0_cnotr3_n1156 : std_logic;
  signal gen0_cnotr3_n1157 : std_logic_vector (5 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (5 downto 0);
  signal n1162_o : std_logic_vector (9 downto 0);
  signal n1163_o : std_logic;
  signal n1164_o : std_logic_vector (5 downto 0);
  signal gen0_cnotr4_n1165 : std_logic;
  signal gen0_cnotr4_n1166 : std_logic_vector (5 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (5 downto 0);
  signal n1171_o : std_logic_vector (9 downto 0);
  signal n1172_o : std_logic_vector (5 downto 0);
  signal n1173_o : std_logic_vector (15 downto 0);
  signal n1174_o : std_logic;
  signal gen0_cnotr5_n1175 : std_logic;
  signal gen0_cnotr5_n1176 : std_logic_vector (5 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (5 downto 0);
  signal n1181_o : std_logic_vector (9 downto 0);
  signal n1182_o : std_logic_vector (5 downto 0);
  signal n1183_o : std_logic;
  signal n1184_o : std_logic_vector (13 downto 0);
  signal n1185_o : std_logic_vector (14 downto 0);
  signal add2_n1186 : std_logic_vector (14 downto 0);
  signal add2_n1187 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n1192_o : std_logic;
  signal n1193_o : std_logic;
  signal n1194_o : std_logic;
  signal n1195_o : std_logic;
  signal n1196_o : std_logic;
  signal cnotr6_n1197 : std_logic;
  signal cnotr6_n1198 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n1203_o : std_logic;
  signal n1204_o : std_logic_vector (13 downto 0);
  signal cnotr7_n1205 : std_logic;
  signal cnotr7_n1206 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n1211_o : std_logic;
  signal alut1_n1212 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n1215 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n1218_o : std_logic_vector (23 downto 0);
  signal n1219_o : std_logic_vector (14 downto 0);
  signal n1220_o : std_logic_vector (16 downto 0);
  signal n1221_o : std_logic_vector (16 downto 0);
  signal n1222_o : std_logic_vector (16 downto 0);
  signal n1223_o : std_logic_vector (5 downto 0);
begin
  g <= n1218_o;
  a_out <= add2_n1187;
  c_out <= n1219_o;
  x_out <= add1_n1123;
  y_out <= addsub_n1133;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n1121; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1220_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1221_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n1142; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n1122; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n1149; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1222_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1223_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1212; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1198; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n1186; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1215; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1166; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n1185_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n1120_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n1121 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n1122 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n1123 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n1120_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n1130_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n1131 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n1132 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n1133 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n1130_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n1140_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n1141 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n1142 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n1140_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n1147_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n1148 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n1149 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n1147_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n1154_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n1155_o <= w (23 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n1156 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n1157 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_6 port map (
    ctrl => n1154_o,
    i => n1155_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n1162_o <= y (15 downto 6);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n1163_o <= y_4 (10);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n1164_o <= y_4 (16 downto 11);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n1165 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n1166 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_6 port map (
    ctrl => n1163_o,
    i => n1164_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n1171_o <= y_4 (9 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n1172_o <= y (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n1173_o <= n1171_o & n1172_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n1174_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n1175 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n1176 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_6 port map (
    ctrl => n1174_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n1181_o <= x_1 (15 downto 6);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n1182_o <= x_1 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n1183_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n1184_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n1185_o <= n1183_o & n1184_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n1186 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n1187 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1192_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1193_o <= not n1192_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1194_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1195_o <= not n1194_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1196_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1197 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1198 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n1196_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1203_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1204_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1205 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1206 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n1203_o,
    i => n1204_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1211_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1212 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_6 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1215 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_6 port map (
    i => c_3,
    o => alut2_o);
  n1218_o <= n1182_o & addsub_n1132 & cnotr7_n1205;
  n1219_o <= cnotr7_n1206 & n1211_o;
  n1220_o <= gen0_cnotr5_n1176 & gen0_cnotr5_n1175 & n1181_o;
  n1221_o <= gen0_cnotr3_n1157 & gen0_cnotr3_n1156 & n1162_o;
  n1222_o <= gen0_cnotr4_n1165 & n1173_o;
  n1223_o <= n1195_o & addsub_n1131 & cnotr6_n1197 & n1193_o & cnotr2_n1148 & cnotr1_n1141;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_5 is
  port (
    w : in std_logic_vector (22 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (22 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_5;

architecture rtl of cordic_stage_16_5 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (4 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n1010_o : std_logic_vector (16 downto 0);
  signal add1_n1011 : std_logic_vector (16 downto 0);
  signal add1_n1012 : std_logic_vector (16 downto 0);
  signal add1_n1013 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n1020_o : std_logic;
  signal addsub_n1021 : std_logic;
  signal addsub_n1022 : std_logic_vector (16 downto 0);
  signal addsub_n1023 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n1030_o : std_logic;
  signal cnotr1_n1031 : std_logic;
  signal cnotr1_n1032 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n1037_o : std_logic;
  signal cnotr2_n1038 : std_logic;
  signal cnotr2_n1039 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n1044_o : std_logic;
  signal n1045_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_n1046 : std_logic;
  signal gen0_cnotr3_n1047 : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (4 downto 0);
  signal n1052_o : std_logic_vector (10 downto 0);
  signal n1053_o : std_logic;
  signal n1054_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_n1055 : std_logic;
  signal gen0_cnotr4_n1056 : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (4 downto 0);
  signal n1061_o : std_logic_vector (10 downto 0);
  signal n1062_o : std_logic_vector (4 downto 0);
  signal n1063_o : std_logic_vector (15 downto 0);
  signal n1064_o : std_logic;
  signal gen0_cnotr5_n1065 : std_logic;
  signal gen0_cnotr5_n1066 : std_logic_vector (4 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (4 downto 0);
  signal n1071_o : std_logic_vector (10 downto 0);
  signal n1072_o : std_logic_vector (4 downto 0);
  signal n1073_o : std_logic;
  signal n1074_o : std_logic_vector (13 downto 0);
  signal n1075_o : std_logic_vector (14 downto 0);
  signal add2_n1076 : std_logic_vector (14 downto 0);
  signal add2_n1077 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n1082_o : std_logic;
  signal n1083_o : std_logic;
  signal n1084_o : std_logic;
  signal n1085_o : std_logic;
  signal n1086_o : std_logic;
  signal cnotr6_n1087 : std_logic;
  signal cnotr6_n1088 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n1093_o : std_logic;
  signal n1094_o : std_logic_vector (13 downto 0);
  signal cnotr7_n1095 : std_logic;
  signal cnotr7_n1096 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n1101_o : std_logic;
  signal alut1_n1102 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n1105 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n1108_o : std_logic_vector (22 downto 0);
  signal n1109_o : std_logic_vector (14 downto 0);
  signal n1110_o : std_logic_vector (16 downto 0);
  signal n1111_o : std_logic_vector (16 downto 0);
  signal n1112_o : std_logic_vector (16 downto 0);
  signal n1113_o : std_logic_vector (5 downto 0);
begin
  g <= n1108_o;
  a_out <= add2_n1077;
  c_out <= n1109_o;
  x_out <= add1_n1013;
  y_out <= addsub_n1023;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n1011; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1110_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1111_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n1032; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n1012; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n1039; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1112_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1113_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1102; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1088; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n1076; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1105; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1056; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n1075_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n1010_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n1011 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n1012 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n1013 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n1010_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n1020_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n1021 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n1022 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n1023 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n1020_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n1030_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n1031 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n1032 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n1030_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n1037_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n1038 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n1039 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n1037_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n1044_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n1045_o <= w (22 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n1046 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n1047 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_5 port map (
    ctrl => n1044_o,
    i => n1045_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n1052_o <= y (15 downto 5);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n1053_o <= y_4 (11);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n1054_o <= y_4 (16 downto 12);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n1055 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n1056 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_5 port map (
    ctrl => n1053_o,
    i => n1054_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n1061_o <= y_4 (10 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n1062_o <= y (4 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n1063_o <= n1061_o & n1062_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n1064_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n1065 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n1066 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_5 port map (
    ctrl => n1064_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n1071_o <= x_1 (15 downto 5);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n1072_o <= x_1 (4 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n1073_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n1074_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n1075_o <= n1073_o & n1074_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n1076 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n1077 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1082_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1083_o <= not n1082_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1084_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1085_o <= not n1084_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1086_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1087 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1088 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n1086_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1093_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1094_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1095 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1096 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n1093_o,
    i => n1094_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1101_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1102 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_5 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1105 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_5 port map (
    i => c_3,
    o => alut2_o);
  n1108_o <= n1072_o & addsub_n1022 & cnotr7_n1095;
  n1109_o <= cnotr7_n1096 & n1101_o;
  n1110_o <= gen0_cnotr5_n1066 & gen0_cnotr5_n1065 & n1071_o;
  n1111_o <= gen0_cnotr3_n1047 & gen0_cnotr3_n1046 & n1052_o;
  n1112_o <= gen0_cnotr4_n1055 & n1063_o;
  n1113_o <= n1085_o & addsub_n1021 & cnotr6_n1087 & n1083_o & cnotr2_n1038 & cnotr1_n1031;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_4 is
  port (
    w : in std_logic_vector (21 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (21 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_4;

architecture rtl of cordic_stage_16_4 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (3 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n900_o : std_logic_vector (16 downto 0);
  signal add1_n901 : std_logic_vector (16 downto 0);
  signal add1_n902 : std_logic_vector (16 downto 0);
  signal add1_n903 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n910_o : std_logic;
  signal addsub_n911 : std_logic;
  signal addsub_n912 : std_logic_vector (16 downto 0);
  signal addsub_n913 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n920_o : std_logic;
  signal cnotr1_n921 : std_logic;
  signal cnotr1_n922 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n927_o : std_logic;
  signal cnotr2_n928 : std_logic;
  signal cnotr2_n929 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n934_o : std_logic;
  signal n935_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_n936 : std_logic;
  signal gen0_cnotr3_n937 : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (3 downto 0);
  signal n942_o : std_logic_vector (11 downto 0);
  signal n943_o : std_logic;
  signal n944_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_n945 : std_logic;
  signal gen0_cnotr4_n946 : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (3 downto 0);
  signal n951_o : std_logic_vector (11 downto 0);
  signal n952_o : std_logic_vector (3 downto 0);
  signal n953_o : std_logic_vector (15 downto 0);
  signal n954_o : std_logic;
  signal gen0_cnotr5_n955 : std_logic;
  signal gen0_cnotr5_n956 : std_logic_vector (3 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (3 downto 0);
  signal n961_o : std_logic_vector (11 downto 0);
  signal n962_o : std_logic_vector (3 downto 0);
  signal n963_o : std_logic;
  signal n964_o : std_logic_vector (13 downto 0);
  signal n965_o : std_logic_vector (14 downto 0);
  signal add2_n966 : std_logic_vector (14 downto 0);
  signal add2_n967 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n972_o : std_logic;
  signal n973_o : std_logic;
  signal n974_o : std_logic;
  signal n975_o : std_logic;
  signal n976_o : std_logic;
  signal cnotr6_n977 : std_logic;
  signal cnotr6_n978 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n983_o : std_logic;
  signal n984_o : std_logic_vector (13 downto 0);
  signal cnotr7_n985 : std_logic;
  signal cnotr7_n986 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n991_o : std_logic;
  signal alut1_n992 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n995 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n998_o : std_logic_vector (21 downto 0);
  signal n999_o : std_logic_vector (14 downto 0);
  signal n1000_o : std_logic_vector (16 downto 0);
  signal n1001_o : std_logic_vector (16 downto 0);
  signal n1002_o : std_logic_vector (16 downto 0);
  signal n1003_o : std_logic_vector (5 downto 0);
begin
  g <= n998_o;
  a_out <= add2_n967;
  c_out <= n999_o;
  x_out <= add1_n903;
  y_out <= addsub_n913;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n901; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1000_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1001_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n922; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n902; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n929; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1002_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1003_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n992; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n978; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n966; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n995; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n946; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n965_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n900_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n901 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n902 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n903 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n900_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n910_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n911 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n912 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n913 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n910_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n920_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n921 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n922 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n920_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n927_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n928 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n929 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n927_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n934_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n935_o <= w (21 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n936 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n937 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_4 port map (
    ctrl => n934_o,
    i => n935_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n942_o <= y (15 downto 4);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n943_o <= y_4 (12);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n944_o <= y_4 (16 downto 13);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n945 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n946 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_4 port map (
    ctrl => n943_o,
    i => n944_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n951_o <= y_4 (11 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n952_o <= y (3 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n953_o <= n951_o & n952_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n954_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n955 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n956 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_4 port map (
    ctrl => n954_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n961_o <= x_1 (15 downto 4);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n962_o <= x_1 (3 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n963_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n964_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n965_o <= n963_o & n964_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n966 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n967 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n972_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n973_o <= not n972_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n974_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n975_o <= not n974_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n976_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n977 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n978 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n976_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n983_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n984_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n985 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n986 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n983_o,
    i => n984_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n991_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n992 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_4 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n995 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_4 port map (
    i => c_3,
    o => alut2_o);
  n998_o <= n962_o & addsub_n912 & cnotr7_n985;
  n999_o <= cnotr7_n986 & n991_o;
  n1000_o <= gen0_cnotr5_n956 & gen0_cnotr5_n955 & n961_o;
  n1001_o <= gen0_cnotr3_n937 & gen0_cnotr3_n936 & n942_o;
  n1002_o <= gen0_cnotr4_n945 & n953_o;
  n1003_o <= n975_o & addsub_n911 & cnotr6_n977 & n973_o & cnotr2_n928 & cnotr1_n921;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_3 is
  port (
    w : in std_logic_vector (20 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (20 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_3;

architecture rtl of cordic_stage_16_3 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (2 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n790_o : std_logic_vector (16 downto 0);
  signal add1_n791 : std_logic_vector (16 downto 0);
  signal add1_n792 : std_logic_vector (16 downto 0);
  signal add1_n793 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n800_o : std_logic;
  signal addsub_n801 : std_logic;
  signal addsub_n802 : std_logic_vector (16 downto 0);
  signal addsub_n803 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n810_o : std_logic;
  signal cnotr1_n811 : std_logic;
  signal cnotr1_n812 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n817_o : std_logic;
  signal cnotr2_n818 : std_logic;
  signal cnotr2_n819 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n824_o : std_logic;
  signal n825_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_n826 : std_logic;
  signal gen0_cnotr3_n827 : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (2 downto 0);
  signal n832_o : std_logic_vector (12 downto 0);
  signal n833_o : std_logic;
  signal n834_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_n835 : std_logic;
  signal gen0_cnotr4_n836 : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (2 downto 0);
  signal n841_o : std_logic_vector (12 downto 0);
  signal n842_o : std_logic_vector (2 downto 0);
  signal n843_o : std_logic_vector (15 downto 0);
  signal n844_o : std_logic;
  signal gen0_cnotr5_n845 : std_logic;
  signal gen0_cnotr5_n846 : std_logic_vector (2 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (2 downto 0);
  signal n851_o : std_logic_vector (12 downto 0);
  signal n852_o : std_logic_vector (2 downto 0);
  signal n853_o : std_logic;
  signal n854_o : std_logic_vector (13 downto 0);
  signal n855_o : std_logic_vector (14 downto 0);
  signal add2_n856 : std_logic_vector (14 downto 0);
  signal add2_n857 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n862_o : std_logic;
  signal n863_o : std_logic;
  signal n864_o : std_logic;
  signal n865_o : std_logic;
  signal n866_o : std_logic;
  signal cnotr6_n867 : std_logic;
  signal cnotr6_n868 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n873_o : std_logic;
  signal n874_o : std_logic_vector (13 downto 0);
  signal cnotr7_n875 : std_logic;
  signal cnotr7_n876 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n881_o : std_logic;
  signal alut1_n882 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n885 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n888_o : std_logic_vector (20 downto 0);
  signal n889_o : std_logic_vector (14 downto 0);
  signal n890_o : std_logic_vector (16 downto 0);
  signal n891_o : std_logic_vector (16 downto 0);
  signal n892_o : std_logic_vector (16 downto 0);
  signal n893_o : std_logic_vector (5 downto 0);
begin
  g <= n888_o;
  a_out <= add2_n857;
  c_out <= n889_o;
  x_out <= add1_n793;
  y_out <= addsub_n803;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n791; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n890_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n891_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n812; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n792; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n819; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n892_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n893_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n882; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n868; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n856; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n885; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n836; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n855_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n790_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n791 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n792 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n793 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n790_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n800_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n801 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n802 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n803 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n800_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n810_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n811 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n812 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n810_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n817_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n818 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n819 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n817_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n824_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n825_o <= w (20 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n826 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n827 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_3 port map (
    ctrl => n824_o,
    i => n825_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n832_o <= y (15 downto 3);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n833_o <= y_4 (13);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n834_o <= y_4 (16 downto 14);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n835 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n836 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_3 port map (
    ctrl => n833_o,
    i => n834_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n841_o <= y_4 (12 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n842_o <= y (2 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n843_o <= n841_o & n842_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n844_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n845 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n846 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_3 port map (
    ctrl => n844_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n851_o <= x_1 (15 downto 3);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n852_o <= x_1 (2 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n853_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n854_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n855_o <= n853_o & n854_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n856 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n857 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n862_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n863_o <= not n862_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n864_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n865_o <= not n864_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n866_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n867 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n868 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n866_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n873_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n874_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n875 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n876 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n873_o,
    i => n874_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n881_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n882 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_3 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n885 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_3 port map (
    i => c_3,
    o => alut2_o);
  n888_o <= n852_o & addsub_n802 & cnotr7_n875;
  n889_o <= cnotr7_n876 & n881_o;
  n890_o <= gen0_cnotr5_n846 & gen0_cnotr5_n845 & n851_o;
  n891_o <= gen0_cnotr3_n827 & gen0_cnotr3_n826 & n832_o;
  n892_o <= gen0_cnotr4_n835 & n843_o;
  n893_o <= n865_o & addsub_n801 & cnotr6_n867 & n863_o & cnotr2_n818 & cnotr1_n811;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_2 is
  port (
    w : in std_logic_vector (19 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (19 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_2;

architecture rtl of cordic_stage_16_2 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (1 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n680_o : std_logic_vector (16 downto 0);
  signal add1_n681 : std_logic_vector (16 downto 0);
  signal add1_n682 : std_logic_vector (16 downto 0);
  signal add1_n683 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n690_o : std_logic;
  signal addsub_n691 : std_logic;
  signal addsub_n692 : std_logic_vector (16 downto 0);
  signal addsub_n693 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n700_o : std_logic;
  signal cnotr1_n701 : std_logic;
  signal cnotr1_n702 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n707_o : std_logic;
  signal cnotr2_n708 : std_logic;
  signal cnotr2_n709 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n714_o : std_logic;
  signal n715_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_n716 : std_logic;
  signal gen0_cnotr3_n717 : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (1 downto 0);
  signal n722_o : std_logic_vector (13 downto 0);
  signal n723_o : std_logic;
  signal n724_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_n725 : std_logic;
  signal gen0_cnotr4_n726 : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (1 downto 0);
  signal n731_o : std_logic_vector (13 downto 0);
  signal n732_o : std_logic_vector (1 downto 0);
  signal n733_o : std_logic_vector (15 downto 0);
  signal n734_o : std_logic;
  signal gen0_cnotr5_n735 : std_logic;
  signal gen0_cnotr5_n736 : std_logic_vector (1 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (1 downto 0);
  signal n741_o : std_logic_vector (13 downto 0);
  signal n742_o : std_logic_vector (1 downto 0);
  signal n743_o : std_logic;
  signal n744_o : std_logic_vector (13 downto 0);
  signal n745_o : std_logic_vector (14 downto 0);
  signal add2_n746 : std_logic_vector (14 downto 0);
  signal add2_n747 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n752_o : std_logic;
  signal n753_o : std_logic;
  signal n754_o : std_logic;
  signal n755_o : std_logic;
  signal n756_o : std_logic;
  signal cnotr6_n757 : std_logic;
  signal cnotr6_n758 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n763_o : std_logic;
  signal n764_o : std_logic_vector (13 downto 0);
  signal cnotr7_n765 : std_logic;
  signal cnotr7_n766 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n771_o : std_logic;
  signal alut1_n772 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n775 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n778_o : std_logic_vector (19 downto 0);
  signal n779_o : std_logic_vector (14 downto 0);
  signal n780_o : std_logic_vector (16 downto 0);
  signal n781_o : std_logic_vector (16 downto 0);
  signal n782_o : std_logic_vector (16 downto 0);
  signal n783_o : std_logic_vector (5 downto 0);
begin
  g <= n778_o;
  a_out <= add2_n747;
  c_out <= n779_o;
  x_out <= add1_n683;
  y_out <= addsub_n693;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n681; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n780_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n781_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n702; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n682; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n709; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n782_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n783_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n772; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n758; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n746; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n775; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n726; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n745_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n680_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n681 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n682 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n683 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n680_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n690_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n691 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n692 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n693 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n690_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n700_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n701 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n702 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n700_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n707_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n708 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n709 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n707_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n714_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n715_o <= w (19 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n716 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n717 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_2 port map (
    ctrl => n714_o,
    i => n715_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n722_o <= y (15 downto 2);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n723_o <= y_4 (14);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n724_o <= y_4 (16 downto 15);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n725 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n726 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_2 port map (
    ctrl => n723_o,
    i => n724_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n731_o <= y_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n732_o <= y (1 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n733_o <= n731_o & n732_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n734_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n735 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n736 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_2 port map (
    ctrl => n734_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n741_o <= x_1 (15 downto 2);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n742_o <= x_1 (1 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n743_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n744_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n745_o <= n743_o & n744_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n746 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n747 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n752_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n753_o <= not n752_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n754_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n755_o <= not n754_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n756_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n757 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n758 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n756_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n763_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n764_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n765 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n766 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n763_o,
    i => n764_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n771_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n772 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_2 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n775 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_2 port map (
    i => c_3,
    o => alut2_o);
  n778_o <= n742_o & addsub_n692 & cnotr7_n765;
  n779_o <= cnotr7_n766 & n771_o;
  n780_o <= gen0_cnotr5_n736 & gen0_cnotr5_n735 & n741_o;
  n781_o <= gen0_cnotr3_n717 & gen0_cnotr3_n716 & n722_o;
  n782_o <= gen0_cnotr4_n725 & n733_o;
  n783_o <= n755_o & addsub_n691 & cnotr6_n757 & n753_o & cnotr2_n708 & cnotr1_n701;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_1 is
  port (
    w : in std_logic_vector (18 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (18 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_1;

architecture rtl of cordic_stage_16_1 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic;
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n570_o : std_logic_vector (16 downto 0);
  signal add1_n571 : std_logic_vector (16 downto 0);
  signal add1_n572 : std_logic_vector (16 downto 0);
  signal add1_n573 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n580_o : std_logic;
  signal addsub_n581 : std_logic;
  signal addsub_n582 : std_logic_vector (16 downto 0);
  signal addsub_n583 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n590_o : std_logic;
  signal cnotr1_n591 : std_logic;
  signal cnotr1_n592 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n597_o : std_logic;
  signal cnotr2_n598 : std_logic;
  signal cnotr2_n599 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n604_o : std_logic;
  signal n605_o : std_logic;
  signal gen0_cnotr3_n606 : std_logic;
  signal gen0_cnotr3_n607 : std_logic;
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic;
  signal n612_o : std_logic_vector (14 downto 0);
  signal n613_o : std_logic;
  signal n614_o : std_logic;
  signal gen0_cnotr4_n615 : std_logic;
  signal gen0_cnotr4_n616 : std_logic;
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic;
  signal n621_o : std_logic_vector (14 downto 0);
  signal n622_o : std_logic;
  signal n623_o : std_logic_vector (15 downto 0);
  signal n624_o : std_logic;
  signal gen0_cnotr5_n625 : std_logic;
  signal gen0_cnotr5_n626 : std_logic;
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic;
  signal n631_o : std_logic_vector (14 downto 0);
  signal n632_o : std_logic;
  signal n633_o : std_logic;
  signal n634_o : std_logic_vector (13 downto 0);
  signal n635_o : std_logic_vector (14 downto 0);
  signal add2_n636 : std_logic_vector (14 downto 0);
  signal add2_n637 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n642_o : std_logic;
  signal n643_o : std_logic;
  signal n644_o : std_logic;
  signal n645_o : std_logic;
  signal n646_o : std_logic;
  signal cnotr6_n647 : std_logic;
  signal cnotr6_n648 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n653_o : std_logic;
  signal n654_o : std_logic_vector (13 downto 0);
  signal cnotr7_n655 : std_logic;
  signal cnotr7_n656 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n661_o : std_logic;
  signal alut1_n662 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n665 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n668_o : std_logic_vector (18 downto 0);
  signal n669_o : std_logic_vector (14 downto 0);
  signal n670_o : std_logic_vector (16 downto 0);
  signal n671_o : std_logic_vector (16 downto 0);
  signal n672_o : std_logic_vector (16 downto 0);
  signal n673_o : std_logic_vector (5 downto 0);
begin
  g <= n668_o;
  a_out <= add2_n637;
  c_out <= n669_o;
  x_out <= add1_n573;
  y_out <= addsub_n583;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n571; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n670_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n671_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n592; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n572; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n599; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n672_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n673_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n662; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n648; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n636; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n665; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n616; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n635_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n570_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n571 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n572 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n573 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n570_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n580_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n581 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n582 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n583 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n580_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n590_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n591 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n592 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n590_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n597_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n598 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n599 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n597_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n604_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n605_o <= w (18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n606 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n607 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_1 port map (
    ctrl => n604_o,
    i => n605_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n612_o <= y (15 downto 1);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n613_o <= y_4 (15);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n614_o <= y_4 (16);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n615 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n616 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_1 port map (
    ctrl => n613_o,
    i => n614_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n621_o <= y_4 (14 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n622_o <= y (0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n623_o <= n621_o & n622_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n624_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n625 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n626 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_1 port map (
    ctrl => n624_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n631_o <= x_1 (15 downto 1);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n632_o <= x_1 (0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n633_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n634_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n635_o <= n633_o & n634_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n636 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n637 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n642_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n643_o <= not n642_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n644_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n645_o <= not n644_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n646_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n647 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n648 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n646_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n653_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n654_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n655 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n656 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n653_o,
    i => n654_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n661_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n662 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_1 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n665 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_1 port map (
    i => c_3,
    o => alut2_o);
  n668_o <= n632_o & addsub_n582 & cnotr7_n655;
  n669_o <= cnotr7_n656 & n661_o;
  n670_o <= gen0_cnotr5_n626 & gen0_cnotr5_n625 & n631_o;
  n671_o <= gen0_cnotr3_n607 & gen0_cnotr3_n606 & n612_o;
  n672_o <= gen0_cnotr4_n615 & n623_o;
  n673_o <= n645_o & addsub_n581 & cnotr6_n647 & n643_o & cnotr2_n598 & cnotr1_n591;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_0 is
  port (
    w : in std_logic_vector (17 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_0;

architecture rtl of cordic_stage_16_0 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n491_o : std_logic_vector (16 downto 0);
  signal add1_n492 : std_logic_vector (16 downto 0);
  signal add1_n493 : std_logic_vector (16 downto 0);
  signal add1_n494 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n501_o : std_logic;
  signal addsub_n502 : std_logic;
  signal addsub_n503 : std_logic_vector (16 downto 0);
  signal addsub_n504 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n511_o : std_logic;
  signal cnotr1_n512 : std_logic;
  signal cnotr1_n513 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n518_o : std_logic;
  signal cnotr2_n519 : std_logic;
  signal cnotr2_n520 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n525_o : std_logic;
  signal n526_o : std_logic_vector (13 downto 0);
  signal n527_o : std_logic_vector (14 downto 0);
  signal add2_n528 : std_logic_vector (14 downto 0);
  signal add2_n529 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n534_o : std_logic;
  signal n535_o : std_logic;
  signal n536_o : std_logic;
  signal n537_o : std_logic;
  signal n538_o : std_logic;
  signal cnotr6_n539 : std_logic;
  signal cnotr6_n540 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n545_o : std_logic;
  signal n546_o : std_logic_vector (13 downto 0);
  signal cnotr7_n547 : std_logic;
  signal cnotr7_n548 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n553_o : std_logic;
  signal alut1_n554 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n557 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n560_o : std_logic_vector (17 downto 0);
  signal n561_o : std_logic_vector (14 downto 0);
  signal n562_o : std_logic_vector (5 downto 0);
begin
  g <= n560_o;
  a_out <= add2_n529;
  c_out <= n561_o;
  x_out <= add1_n494;
  y_out <= addsub_n504;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n492; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= x_1; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= y; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n513; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n493; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n520; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= y_4; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n562_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n554; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n540; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n528; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n557; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n527_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n491_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n492 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n493 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n494 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n491_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n501_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n502 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n503 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n504 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n501_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n511_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n512 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n513 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n511_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n518_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n519 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n520 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n518_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n525_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n526_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n527_o <= n525_o & n526_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n528 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n529 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n534_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n535_o <= not n534_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n536_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n537_o <= not n536_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n538_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n539 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n540 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n538_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n545_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n546_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n547 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n548 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n545_o,
    i => n546_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n553_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n554 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_0 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n557 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_0 port map (
    i => c_3,
    o => alut2_o);
  n560_o <= addsub_n503 & cnotr7_n547;
  n561_o <= cnotr7_n548 & n553_o;
  n562_o <= n537_o & addsub_n502 & cnotr6_n539 & n535_o & cnotr2_n519 & cnotr1_n512;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot is
  port (
    i : in std_logic_vector (1 downto 0);
    o : out std_logic_vector (1 downto 0));
end entity cnot;

architecture rtl of cnot is
  signal n481_o : std_logic;
  signal n482_o : std_logic;
  signal n483_o : std_logic;
  signal n484_o : std_logic;
  signal n485_o : std_logic_vector (1 downto 0);
begin
  o <= n485_o;
  -- vhdl_source/cnot.vhdl:24:17
  n481_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:17
  n482_o <= i (0);
  -- vhdl_source/cnot.vhdl:25:26
  n483_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:21
  n484_o <= n482_o xor n483_o;
  n485_o <= n481_o & n484_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_17 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (16 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (16 downto 0));
end entity cnot_reg_17;

architecture rtl of cnot_reg_17 is
  signal ctrl_prop : std_logic_vector (17 downto 0);
  signal n341_o : std_logic;
  signal n342_o : std_logic;
  signal n343_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n344 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n347_o : std_logic;
  signal n348_o : std_logic;
  signal n349_o : std_logic;
  signal n350_o : std_logic;
  signal n351_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n352 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n355_o : std_logic;
  signal n356_o : std_logic;
  signal n357_o : std_logic;
  signal n358_o : std_logic;
  signal n359_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n360 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n363_o : std_logic;
  signal n364_o : std_logic;
  signal n365_o : std_logic;
  signal n366_o : std_logic;
  signal n367_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n368 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n371_o : std_logic;
  signal n372_o : std_logic;
  signal n373_o : std_logic;
  signal n374_o : std_logic;
  signal n375_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n376 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n379_o : std_logic;
  signal n380_o : std_logic;
  signal n381_o : std_logic;
  signal n382_o : std_logic;
  signal n383_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n384 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n387_o : std_logic;
  signal n388_o : std_logic;
  signal n389_o : std_logic;
  signal n390_o : std_logic;
  signal n391_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n392 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n395_o : std_logic;
  signal n396_o : std_logic;
  signal n397_o : std_logic;
  signal n398_o : std_logic;
  signal n399_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n400 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n403_o : std_logic;
  signal n404_o : std_logic;
  signal n405_o : std_logic;
  signal n406_o : std_logic;
  signal n407_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n408 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n411_o : std_logic;
  signal n412_o : std_logic;
  signal n413_o : std_logic;
  signal n414_o : std_logic;
  signal n415_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n416 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n419_o : std_logic;
  signal n420_o : std_logic;
  signal n421_o : std_logic;
  signal n422_o : std_logic;
  signal n423_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n424 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n427_o : std_logic;
  signal n428_o : std_logic;
  signal n429_o : std_logic;
  signal n430_o : std_logic;
  signal n431_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n432 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n435_o : std_logic;
  signal n436_o : std_logic;
  signal n437_o : std_logic;
  signal n438_o : std_logic;
  signal n439_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n440 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n443_o : std_logic;
  signal n444_o : std_logic;
  signal n445_o : std_logic;
  signal n446_o : std_logic;
  signal n447_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n448 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n451_o : std_logic;
  signal n452_o : std_logic;
  signal n453_o : std_logic;
  signal n454_o : std_logic;
  signal n455_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n456 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n459_o : std_logic;
  signal n460_o : std_logic;
  signal n461_o : std_logic;
  signal n462_o : std_logic;
  signal n463_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n464 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n467_o : std_logic;
  signal n468_o : std_logic;
  signal n469_o : std_logic;
  signal n470_o : std_logic;
  signal n471_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_n472 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_o : std_logic_vector (1 downto 0);
  signal n475_o : std_logic;
  signal n476_o : std_logic;
  signal n477_o : std_logic;
  signal n478_o : std_logic_vector (16 downto 0);
  signal n479_o : std_logic_vector (17 downto 0);
begin
  ctrl_out <= n477_o;
  o <= n478_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n479_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n341_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n342_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n343_o <= n341_o & n342_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n344 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n343_o,
    o => gen1_n0_cnot0_o);
  n347_o <= gen1_n0_cnot0_n344 (1);
  n348_o <= gen1_n0_cnot0_n344 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n349_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n350_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n351_o <= n349_o & n350_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n352 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n351_o,
    o => gen1_n1_cnot0_o);
  n355_o <= gen1_n1_cnot0_n352 (1);
  n356_o <= gen1_n1_cnot0_n352 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n357_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n358_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n359_o <= n357_o & n358_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n360 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n359_o,
    o => gen1_n2_cnot0_o);
  -- vhdl_source/cnot_reg.vhdl:14:16
  n363_o <= gen1_n2_cnot0_n360 (1);
  n364_o <= gen1_n2_cnot0_n360 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n365_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n366_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n367_o <= n365_o & n366_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n368 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n367_o,
    o => gen1_n3_cnot0_o);
  n371_o <= gen1_n3_cnot0_n368 (1);
  n372_o <= gen1_n3_cnot0_n368 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n373_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n374_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n375_o <= n373_o & n374_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n376 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n375_o,
    o => gen1_n4_cnot0_o);
  n379_o <= gen1_n4_cnot0_n376 (1);
  n380_o <= gen1_n4_cnot0_n376 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n381_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n382_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n383_o <= n381_o & n382_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n384 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n383_o,
    o => gen1_n5_cnot0_o);
  n387_o <= gen1_n5_cnot0_n384 (1);
  n388_o <= gen1_n5_cnot0_n384 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n389_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n390_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n391_o <= n389_o & n390_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n392 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n391_o,
    o => gen1_n6_cnot0_o);
  n395_o <= gen1_n6_cnot0_n392 (1);
  n396_o <= gen1_n6_cnot0_n392 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n397_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n398_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n399_o <= n397_o & n398_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n400 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n399_o,
    o => gen1_n7_cnot0_o);
  n403_o <= gen1_n7_cnot0_n400 (1);
  n404_o <= gen1_n7_cnot0_n400 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n405_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n406_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n407_o <= n405_o & n406_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n408 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n407_o,
    o => gen1_n8_cnot0_o);
  n411_o <= gen1_n8_cnot0_n408 (1);
  n412_o <= gen1_n8_cnot0_n408 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n413_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n414_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n415_o <= n413_o & n414_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n416 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n415_o,
    o => gen1_n9_cnot0_o);
  n419_o <= gen1_n9_cnot0_n416 (1);
  n420_o <= gen1_n9_cnot0_n416 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n421_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n422_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n423_o <= n421_o & n422_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n424 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n423_o,
    o => gen1_n10_cnot0_o);
  n427_o <= gen1_n10_cnot0_n424 (1);
  n428_o <= gen1_n10_cnot0_n424 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n429_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n430_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n431_o <= n429_o & n430_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n432 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n431_o,
    o => gen1_n11_cnot0_o);
  n435_o <= gen1_n11_cnot0_n432 (1);
  n436_o <= gen1_n11_cnot0_n432 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n437_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n438_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n439_o <= n437_o & n438_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n440 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n439_o,
    o => gen1_n12_cnot0_o);
  n443_o <= gen1_n12_cnot0_n440 (1);
  n444_o <= gen1_n12_cnot0_n440 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n445_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n446_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n447_o <= n445_o & n446_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n448 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n447_o,
    o => gen1_n13_cnot0_o);
  n451_o <= gen1_n13_cnot0_n448 (1);
  n452_o <= gen1_n13_cnot0_n448 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n453_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n454_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n455_o <= n453_o & n454_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n456 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n455_o,
    o => gen1_n14_cnot0_o);
  n459_o <= gen1_n14_cnot0_n456 (1);
  n460_o <= gen1_n14_cnot0_n456 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n461_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n462_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n463_o <= n461_o & n462_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n464 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n463_o,
    o => gen1_n15_cnot0_o);
  n467_o <= gen1_n15_cnot0_n464 (1);
  n468_o <= gen1_n15_cnot0_n464 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n469_o <= ctrl_prop (16);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n470_o <= i (16);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n471_o <= n469_o & n470_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n16_cnot0_n472 <= gen1_n16_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n16_cnot0 : entity work.cnot port map (
    i => n471_o,
    o => gen1_n16_cnot0_o);
  n475_o <= gen1_n16_cnot0_n472 (1);
  n476_o <= gen1_n16_cnot0_n472 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n477_o <= ctrl_prop (17);
  n478_o <= n476_o & n468_o & n460_o & n452_o & n444_o & n436_o & n428_o & n420_o & n412_o & n404_o & n396_o & n388_o & n380_o & n372_o & n364_o & n356_o & n348_o;
  n479_o <= n475_o & n467_o & n459_o & n451_o & n443_o & n435_o & n427_o & n419_o & n411_o & n403_o & n395_o & n387_o & n379_o & n371_o & n363_o & n355_o & n347_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_14 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (13 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (13 downto 0));
end entity cnot_reg_14;

architecture rtl of cnot_reg_14 is
  signal ctrl_prop : std_logic_vector (14 downto 0);
  signal n224_o : std_logic;
  signal n225_o : std_logic;
  signal n226_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n227 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n230_o : std_logic;
  signal n231_o : std_logic;
  signal n232_o : std_logic;
  signal n233_o : std_logic;
  signal n234_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n235 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n238_o : std_logic;
  signal n239_o : std_logic;
  signal n240_o : std_logic;
  signal n241_o : std_logic;
  signal n242_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n243 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n246_o : std_logic;
  signal n247_o : std_logic;
  signal n248_o : std_logic;
  signal n249_o : std_logic;
  signal n250_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n251 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n254_o : std_logic;
  signal n255_o : std_logic;
  signal n256_o : std_logic;
  signal n257_o : std_logic;
  signal n258_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n259 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n262_o : std_logic;
  signal n263_o : std_logic;
  signal n264_o : std_logic;
  signal n265_o : std_logic;
  signal n266_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n267 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n270_o : std_logic;
  signal n271_o : std_logic;
  signal n272_o : std_logic;
  signal n273_o : std_logic;
  signal n274_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n275 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n278_o : std_logic;
  signal n279_o : std_logic;
  signal n280_o : std_logic;
  signal n281_o : std_logic;
  signal n282_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n283 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n286_o : std_logic;
  signal n287_o : std_logic;
  signal n288_o : std_logic;
  signal n289_o : std_logic;
  signal n290_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n291 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n294_o : std_logic;
  signal n295_o : std_logic;
  signal n296_o : std_logic;
  signal n297_o : std_logic;
  signal n298_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n299 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n302_o : std_logic;
  signal n303_o : std_logic;
  signal n304_o : std_logic;
  signal n305_o : std_logic;
  signal n306_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n307 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n310_o : std_logic;
  signal n311_o : std_logic;
  signal n312_o : std_logic;
  signal n313_o : std_logic;
  signal n314_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n315 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n318_o : std_logic;
  signal n319_o : std_logic;
  signal n320_o : std_logic;
  signal n321_o : std_logic;
  signal n322_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n323 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n326_o : std_logic;
  signal n327_o : std_logic;
  signal n328_o : std_logic;
  signal n329_o : std_logic;
  signal n330_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n331 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n334_o : std_logic;
  signal n335_o : std_logic;
  signal n336_o : std_logic;
  signal n337_o : std_logic_vector (13 downto 0);
  signal n338_o : std_logic_vector (14 downto 0);
begin
  ctrl_out <= n336_o;
  o <= n337_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n338_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n224_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n225_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n226_o <= n224_o & n225_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n227 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n226_o,
    o => gen1_n0_cnot0_o);
  n230_o <= gen1_n0_cnot0_n227 (1);
  n231_o <= gen1_n0_cnot0_n227 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n232_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n233_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n234_o <= n232_o & n233_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n235 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n234_o,
    o => gen1_n1_cnot0_o);
  n238_o <= gen1_n1_cnot0_n235 (1);
  n239_o <= gen1_n1_cnot0_n235 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n240_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n241_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n242_o <= n240_o & n241_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n243 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n242_o,
    o => gen1_n2_cnot0_o);
  n246_o <= gen1_n2_cnot0_n243 (1);
  n247_o <= gen1_n2_cnot0_n243 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n248_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n249_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n250_o <= n248_o & n249_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n251 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n250_o,
    o => gen1_n3_cnot0_o);
  n254_o <= gen1_n3_cnot0_n251 (1);
  n255_o <= gen1_n3_cnot0_n251 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n256_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n257_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n258_o <= n256_o & n257_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n259 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n258_o,
    o => gen1_n4_cnot0_o);
  n262_o <= gen1_n4_cnot0_n259 (1);
  n263_o <= gen1_n4_cnot0_n259 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n264_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n265_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n266_o <= n264_o & n265_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n267 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n266_o,
    o => gen1_n5_cnot0_o);
  n270_o <= gen1_n5_cnot0_n267 (1);
  n271_o <= gen1_n5_cnot0_n267 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n272_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n273_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n274_o <= n272_o & n273_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n275 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n274_o,
    o => gen1_n6_cnot0_o);
  n278_o <= gen1_n6_cnot0_n275 (1);
  n279_o <= gen1_n6_cnot0_n275 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n280_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n281_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n282_o <= n280_o & n281_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n283 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n282_o,
    o => gen1_n7_cnot0_o);
  n286_o <= gen1_n7_cnot0_n283 (1);
  n287_o <= gen1_n7_cnot0_n283 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n288_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n289_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n290_o <= n288_o & n289_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n291 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n290_o,
    o => gen1_n8_cnot0_o);
  n294_o <= gen1_n8_cnot0_n291 (1);
  n295_o <= gen1_n8_cnot0_n291 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n296_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n297_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n298_o <= n296_o & n297_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n299 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n298_o,
    o => gen1_n9_cnot0_o);
  n302_o <= gen1_n9_cnot0_n299 (1);
  n303_o <= gen1_n9_cnot0_n299 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n304_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n305_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n306_o <= n304_o & n305_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n307 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n306_o,
    o => gen1_n10_cnot0_o);
  n310_o <= gen1_n10_cnot0_n307 (1);
  n311_o <= gen1_n10_cnot0_n307 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n312_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n313_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n314_o <= n312_o & n313_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n315 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n314_o,
    o => gen1_n11_cnot0_o);
  n318_o <= gen1_n11_cnot0_n315 (1);
  n319_o <= gen1_n11_cnot0_n315 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n320_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n321_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n322_o <= n320_o & n321_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n323 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n322_o,
    o => gen1_n12_cnot0_o);
  n326_o <= gen1_n12_cnot0_n323 (1);
  n327_o <= gen1_n12_cnot0_n323 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n328_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n329_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n330_o <= n328_o & n329_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n331 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n330_o,
    o => gen1_n13_cnot0_o);
  n334_o <= gen1_n13_cnot0_n331 (1);
  n335_o <= gen1_n13_cnot0_n331 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n336_o <= ctrl_prop (14);
  n337_o <= n335_o & n327_o & n319_o & n311_o & n303_o & n295_o & n287_o & n279_o & n271_o & n263_o & n255_o & n247_o & n239_o & n231_o;
  n338_o <= n334_o & n326_o & n318_o & n310_o & n302_o & n294_o & n286_o & n278_o & n270_o & n262_o & n254_o & n246_o & n238_o & n230_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity init_lookup_16_7 is
  port (
    i : in std_logic_vector (15 downto 0);
    o : out std_logic_vector (15 downto 0));
end entity init_lookup_16_7;

architecture rtl of init_lookup_16_7 is
  signal n195_o : std_logic;
  signal n196_o : std_logic;
  signal n197_o : std_logic;
  signal n198_o : std_logic;
  signal n199_o : std_logic;
  signal n200_o : std_logic;
  signal n201_o : std_logic;
  signal n202_o : std_logic;
  signal n203_o : std_logic;
  signal n204_o : std_logic;
  signal n205_o : std_logic;
  signal n206_o : std_logic;
  signal n207_o : std_logic;
  signal n208_o : std_logic;
  signal n209_o : std_logic;
  signal n210_o : std_logic;
  signal n211_o : std_logic;
  signal n212_o : std_logic;
  signal n213_o : std_logic;
  signal n214_o : std_logic;
  signal n215_o : std_logic;
  signal n216_o : std_logic;
  signal n217_o : std_logic;
  signal n218_o : std_logic;
  signal n219_o : std_logic;
  signal n220_o : std_logic;
  signal n221_o : std_logic_vector (15 downto 0);
begin
  o <= n221_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n195_o <= i (15);
  -- vhdl_source/init_lookup.vhdl:51:44
  n196_o <= not n195_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n197_o <= i (14);
  -- vhdl_source/init_lookup.vhdl:53:45
  n198_o <= i (13);
  -- vhdl_source/init_lookup.vhdl:51:49
  n199_o <= i (12);
  -- vhdl_source/init_lookup.vhdl:51:44
  n200_o <= not n199_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n201_o <= i (11);
  -- vhdl_source/init_lookup.vhdl:51:44
  n202_o <= not n201_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n203_o <= i (10);
  -- vhdl_source/init_lookup.vhdl:51:49
  n204_o <= i (9);
  -- vhdl_source/init_lookup.vhdl:51:44
  n205_o <= not n204_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n206_o <= i (8);
  -- vhdl_source/init_lookup.vhdl:51:44
  n207_o <= not n206_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n208_o <= i (7);
  -- vhdl_source/init_lookup.vhdl:51:49
  n209_o <= i (6);
  -- vhdl_source/init_lookup.vhdl:51:44
  n210_o <= not n209_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n211_o <= i (5);
  -- vhdl_source/init_lookup.vhdl:51:44
  n212_o <= not n211_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n213_o <= i (4);
  -- vhdl_source/init_lookup.vhdl:51:44
  n214_o <= not n213_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n215_o <= i (3);
  -- vhdl_source/init_lookup.vhdl:51:49
  n216_o <= i (2);
  -- vhdl_source/init_lookup.vhdl:51:44
  n217_o <= not n216_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n218_o <= i (1);
  -- vhdl_source/init_lookup.vhdl:51:49
  n219_o <= i (0);
  -- vhdl_source/init_lookup.vhdl:51:44
  n220_o <= not n219_o;
  n221_o <= n196_o & n197_o & n198_o & n200_o & n202_o & n203_o & n205_o & n207_o & n208_o & n210_o & n212_o & n214_o & n215_o & n217_o & n218_o & n220_o;
end rtl;


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of cordic is
  signal wrap_W: std_logic_vector (147 downto 0);
  signal wrap_A: std_logic_vector (16 downto 0);
  signal wrap_C: std_logic_vector (14 downto 0);
  signal wrap_X: std_logic_vector (16 downto 0);
  signal wrap_Y: std_logic_vector (16 downto 0);
  signal wrap_G: std_logic_vector (147 downto 0);
  signal wrap_A_OUT: std_logic_vector (16 downto 0);
  signal wrap_C_OUT: std_logic_vector (14 downto 0);
  signal wrap_X_OUT: std_logic_vector (16 downto 0);
  signal wrap_Y_OUT: std_logic_vector (16 downto 0);
  signal a_ctrl : std_logic_vector (3 downto 0);
  signal cs : std_logic_vector (119 downto 0);
  signal as : std_logic_vector (119 downto 0);
  signal a_map : std_logic_vector (14 downto 0);
  signal xs : std_logic_vector (135 downto 0);
  signal ys : std_logic_vector (135 downto 0);
  signal n5_o : std_logic_vector (15 downto 0);
  signal init_n6 : std_logic_vector (15 downto 0);
  signal init_o : std_logic_vector (15 downto 0);
  signal n9_o : std_logic;
  signal n10_o : std_logic;
  signal n11_o : std_logic_vector (13 downto 0);
  signal cnotr1_n12 : std_logic;
  signal cnotr1_n13 : std_logic_vector (13 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (13 downto 0);
  signal n18_o : std_logic;
  signal n19_o : std_logic;
  signal n20_o : std_logic_vector (16 downto 0);
  signal cnotry_n21 : std_logic;
  signal cnotry_n22 : std_logic_vector (16 downto 0);
  signal cnotry_ctrl_out : std_logic;
  signal cnotry_o : std_logic_vector (16 downto 0);
  signal n27_o : std_logic_vector (1 downto 0);
  signal cnot1_n28 : std_logic_vector (1 downto 0);
  signal cnot1_o : std_logic_vector (1 downto 0);
  signal n31_o : std_logic;
  signal n32_o : std_logic;
  signal n33_o : std_logic;
  signal n34_o : std_logic_vector (16 downto 0);
  signal cnotrx_n35 : std_logic;
  signal cnotrx_n36 : std_logic_vector (16 downto 0);
  signal cnotrx_ctrl_out : std_logic;
  signal cnotrx_o : std_logic_vector (16 downto 0);
  signal n41_o : std_logic_vector (14 downto 0);
  signal n42_o : std_logic_vector (17 downto 0);
  signal n43_o : std_logic_vector (14 downto 0);
  signal n44_o : std_logic_vector (14 downto 0);
  signal n45_o : std_logic_vector (16 downto 0);
  signal n46_o : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n47 : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_n48 : std_logic_vector (14 downto 0);
  signal gen1_n0_stagex_n49 : std_logic_vector (14 downto 0);
  signal gen1_n0_stagex_n50 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n51 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_g : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n0_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n0_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_y_out : std_logic_vector (16 downto 0);
  signal n62_o : std_logic_vector (18 downto 0);
  signal n63_o : std_logic_vector (14 downto 0);
  signal n64_o : std_logic_vector (14 downto 0);
  signal n65_o : std_logic_vector (16 downto 0);
  signal n66_o : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n67 : std_logic_vector (18 downto 0);
  signal gen1_n1_stagex_n68 : std_logic_vector (14 downto 0);
  signal gen1_n1_stagex_n69 : std_logic_vector (14 downto 0);
  signal gen1_n1_stagex_n70 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n71 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_g : std_logic_vector (18 downto 0);
  signal gen1_n1_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n1_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n1_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_y_out : std_logic_vector (16 downto 0);
  signal n82_o : std_logic_vector (19 downto 0);
  signal n83_o : std_logic_vector (14 downto 0);
  signal n84_o : std_logic_vector (14 downto 0);
  signal n85_o : std_logic_vector (16 downto 0);
  signal n86_o : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n87 : std_logic_vector (19 downto 0);
  signal gen1_n2_stagex_n88 : std_logic_vector (14 downto 0);
  signal gen1_n2_stagex_n89 : std_logic_vector (14 downto 0);
  signal gen1_n2_stagex_n90 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n91 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_g : std_logic_vector (19 downto 0);
  signal gen1_n2_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n2_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n2_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_y_out : std_logic_vector (16 downto 0);
  signal n102_o : std_logic_vector (20 downto 0);
  signal n103_o : std_logic_vector (14 downto 0);
  signal n104_o : std_logic_vector (14 downto 0);
  signal n105_o : std_logic_vector (16 downto 0);
  signal n106_o : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_n107 : std_logic_vector (20 downto 0);
  signal gen1_n3_stagex_n108 : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_n109 : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_n110 : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_n111 : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_g : std_logic_vector (20 downto 0);
  signal gen1_n3_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_y_out : std_logic_vector (16 downto 0);
  signal n122_o : std_logic_vector (21 downto 0);
  signal n123_o : std_logic_vector (14 downto 0);
  signal n124_o : std_logic_vector (14 downto 0);
  signal n125_o : std_logic_vector (16 downto 0);
  signal n126_o : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_n127 : std_logic_vector (21 downto 0);
  signal gen1_n4_stagex_n128 : std_logic_vector (14 downto 0);
  signal gen1_n4_stagex_n129 : std_logic_vector (14 downto 0);
  signal gen1_n4_stagex_n130 : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_n131 : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_g : std_logic_vector (21 downto 0);
  signal gen1_n4_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n4_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n4_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_y_out : std_logic_vector (16 downto 0);
  signal n142_o : std_logic_vector (22 downto 0);
  signal n143_o : std_logic_vector (14 downto 0);
  signal n144_o : std_logic_vector (14 downto 0);
  signal n145_o : std_logic_vector (16 downto 0);
  signal n146_o : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_n147 : std_logic_vector (22 downto 0);
  signal gen1_n5_stagex_n148 : std_logic_vector (14 downto 0);
  signal gen1_n5_stagex_n149 : std_logic_vector (14 downto 0);
  signal gen1_n5_stagex_n150 : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_n151 : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_g : std_logic_vector (22 downto 0);
  signal gen1_n5_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n5_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n5_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_y_out : std_logic_vector (16 downto 0);
  signal n162_o : std_logic_vector (23 downto 0);
  signal n163_o : std_logic_vector (14 downto 0);
  signal n164_o : std_logic_vector (14 downto 0);
  signal n165_o : std_logic_vector (16 downto 0);
  signal n166_o : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_n167 : std_logic_vector (23 downto 0);
  signal gen1_n6_stagex_n168 : std_logic_vector (14 downto 0);
  signal gen1_n6_stagex_n169 : std_logic_vector (14 downto 0);
  signal gen1_n6_stagex_n170 : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_n171 : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_g : std_logic_vector (23 downto 0);
  signal gen1_n6_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n6_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n6_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_y_out : std_logic_vector (16 downto 0);
  signal n183_o : std_logic_vector (147 downto 0);
  signal n185_o : std_logic_vector (16 downto 0);
  constant n186_o : std_logic_vector (14 downto 0) := (14 downto 0 => 'Z');
  signal n188_o : std_logic_vector (3 downto 0);
  signal n189_o : std_logic_vector (119 downto 0);
  signal n190_o : std_logic_vector (119 downto 0);
  signal n191_o : std_logic_vector (14 downto 0);
  signal n192_o : std_logic_vector (135 downto 0);
  signal n193_o : std_logic_vector (135 downto 0);
begin
  wrap_w <= std_logic_vector(w);
  wrap_a <= std_logic_vector(a);
  wrap_c <= std_logic_vector(c);
  wrap_x <= std_logic_vector(x);
  wrap_y <= std_logic_vector(y);
  g <= std_ulogic_vector(wrap_g);
  a_out <= std_ulogic_vector(wrap_a_out);
  c_out <= std_ulogic_vector(wrap_c_out);
  x_out <= std_ulogic_vector(wrap_x_out);
  y_out <= std_ulogic_vector(wrap_y_out);
  wrap_G <= n183_o;
  wrap_A_OUT <= n185_o;
  wrap_C_OUT <= n186_o;
  wrap_X_OUT <= cnotrx_n36;
  wrap_Y_OUT <= cnotry_n22;
  -- vhdl_source/cordic.vhdl:74:15
  a_ctrl <= n188_o; -- (signal)
  -- vhdl_source/cordic.vhdl:77:15
  cs <= n189_o; -- (signal)
  -- vhdl_source/cordic.vhdl:77:19
  as <= n190_o; -- (signal)
  -- vhdl_source/cordic.vhdl:80:15
  a_map <= n191_o; -- (signal)
  -- vhdl_source/cordic.vhdl:83:15
  xs <= n192_o; -- (signal)
  -- vhdl_source/cordic.vhdl:83:19
  ys <= n193_o; -- (signal)
  -- vhdl_source/cordic.vhdl:86:79
  n5_o <= wrap_X (15 downto 0);
  -- vhdl_source/cordic.vhdl:87:77
  init_n6 <= init_o; -- (signal)
  -- vhdl_source/cordic.vhdl:85:8
  init : entity work.init_lookup_16_7 port map (
    i => n5_o,
    o => init_o);
  -- vhdl_source/cordic.vhdl:88:21
  n9_o <= wrap_X (16);
  -- vhdl_source/cordic.vhdl:95:81
  n10_o <= wrap_A (14);
  -- vhdl_source/cordic.vhdl:95:95
  n11_o <= wrap_A (13 downto 0);
  -- vhdl_source/cordic.vhdl:96:84
  cnotr1_n12 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:97:77
  cnotr1_n13 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic.vhdl:94:8
  cnotr1 : entity work.cnot_reg_14 port map (
    ctrl => n10_o,
    i => n11_o,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic.vhdl:100:23
  n18_o <= wrap_A (16);
  -- vhdl_source/cordic.vhdl:104:81
  n19_o <= wrap_A (15);
  -- vhdl_source/cordic.vhdl:104:95
  n20_o <= ys (135 downto 119);
  -- vhdl_source/cordic.vhdl:105:84
  cnotry_n21 <= cnotry_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:105:100
  cnotry_n22 <= cnotry_o; -- (signal)
  -- vhdl_source/cordic.vhdl:103:8
  cnotry : entity work.cnot_reg_17 port map (
    ctrl => n19_o,
    i => n20_o,
    ctrl_out => cnotry_ctrl_out,
    o => cnotry_o);
  -- vhdl_source/cordic.vhdl:107:43
  n27_o <= a_ctrl (2 downto 1);
  -- vhdl_source/cordic.vhdl:108:80
  cnot1_n28 <= cnot1_o; -- (signal)
  -- vhdl_source/cordic.vhdl:107:8
  cnot1 : entity work.cnot port map (
    i => n27_o,
    o => cnot1_o);
  n31_o <= cnot1_n28 (1);
  n32_o <= cnot1_n28 (0);
  -- vhdl_source/cordic.vhdl:111:86
  n33_o <= a_ctrl (0);
  -- vhdl_source/cordic.vhdl:111:98
  n34_o <= xs (135 downto 119);
  -- vhdl_source/cordic.vhdl:112:84
  cnotrx_n35 <= cnotrx_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:112:101
  cnotrx_n36 <= cnotrx_o; -- (signal)
  -- vhdl_source/cordic.vhdl:110:8
  cnotrx : entity work.cnot_reg_17 port map (
    ctrl => n33_o,
    i => n34_o,
    ctrl_out => cnotrx_ctrl_out,
    o => cnotrx_o);
  -- vhdl_source/cordic.vhdl:115:17
  n41_o <= not a_map;
  -- vhdl_source/cordic.vhdl:120:79
  n42_o <= wrap_W (18 downto 1);
  -- vhdl_source/cordic.vhdl:122:79
  n43_o <= as (14 downto 0);
  -- vhdl_source/cordic.vhdl:122:91
  n44_o <= cs (14 downto 0);
  -- vhdl_source/cordic.vhdl:123:79
  n45_o <= xs (16 downto 0);
  -- vhdl_source/cordic.vhdl:123:91
  n46_o <= ys (16 downto 0);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n0_stagex_n47 <= gen1_n0_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n0_stagex_n48 <= gen1_n0_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n0_stagex_n49 <= gen1_n0_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n0_stagex_n50 <= gen1_n0_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n0_stagex_n51 <= gen1_n0_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n0_stagex : entity work.cordic_stage_16_0 port map (
    w => n42_o,
    a => n43_o,
    c => n44_o,
    x => n45_o,
    y => n46_o,
    g => gen1_n0_stagex_g,
    a_out => gen1_n0_stagex_a_out,
    c_out => gen1_n0_stagex_c_out,
    x_out => gen1_n0_stagex_x_out,
    y_out => gen1_n0_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n62_o <= wrap_W (37 downto 19);
  -- vhdl_source/cordic.vhdl:122:79
  n63_o <= as (29 downto 15);
  -- vhdl_source/cordic.vhdl:122:91
  n64_o <= cs (29 downto 15);
  -- vhdl_source/cordic.vhdl:123:79
  n65_o <= xs (33 downto 17);
  -- vhdl_source/cordic.vhdl:123:91
  n66_o <= ys (33 downto 17);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n1_stagex_n67 <= gen1_n1_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n1_stagex_n68 <= gen1_n1_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n1_stagex_n69 <= gen1_n1_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n1_stagex_n70 <= gen1_n1_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n1_stagex_n71 <= gen1_n1_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n1_stagex : entity work.cordic_stage_16_1 port map (
    w => n62_o,
    a => n63_o,
    c => n64_o,
    x => n65_o,
    y => n66_o,
    g => gen1_n1_stagex_g,
    a_out => gen1_n1_stagex_a_out,
    c_out => gen1_n1_stagex_c_out,
    x_out => gen1_n1_stagex_x_out,
    y_out => gen1_n1_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n82_o <= wrap_W (57 downto 38);
  -- vhdl_source/cordic.vhdl:122:79
  n83_o <= as (44 downto 30);
  -- vhdl_source/cordic.vhdl:122:91
  n84_o <= cs (44 downto 30);
  -- vhdl_source/cordic.vhdl:123:79
  n85_o <= xs (50 downto 34);
  -- vhdl_source/cordic.vhdl:123:91
  n86_o <= ys (50 downto 34);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n2_stagex_n87 <= gen1_n2_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n2_stagex_n88 <= gen1_n2_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n2_stagex_n89 <= gen1_n2_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n2_stagex_n90 <= gen1_n2_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n2_stagex_n91 <= gen1_n2_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n2_stagex : entity work.cordic_stage_16_2 port map (
    w => n82_o,
    a => n83_o,
    c => n84_o,
    x => n85_o,
    y => n86_o,
    g => gen1_n2_stagex_g,
    a_out => gen1_n2_stagex_a_out,
    c_out => gen1_n2_stagex_c_out,
    x_out => gen1_n2_stagex_x_out,
    y_out => gen1_n2_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n102_o <= wrap_W (78 downto 58);
  -- vhdl_source/cordic.vhdl:122:79
  n103_o <= as (59 downto 45);
  -- vhdl_source/cordic.vhdl:122:91
  n104_o <= cs (59 downto 45);
  -- vhdl_source/cordic.vhdl:123:79
  n105_o <= xs (67 downto 51);
  -- vhdl_source/cordic.vhdl:123:91
  n106_o <= ys (67 downto 51);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n3_stagex_n107 <= gen1_n3_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n3_stagex_n108 <= gen1_n3_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n3_stagex_n109 <= gen1_n3_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n3_stagex_n110 <= gen1_n3_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n3_stagex_n111 <= gen1_n3_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n3_stagex : entity work.cordic_stage_16_3 port map (
    w => n102_o,
    a => n103_o,
    c => n104_o,
    x => n105_o,
    y => n106_o,
    g => gen1_n3_stagex_g,
    a_out => gen1_n3_stagex_a_out,
    c_out => gen1_n3_stagex_c_out,
    x_out => gen1_n3_stagex_x_out,
    y_out => gen1_n3_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n122_o <= wrap_W (100 downto 79);
  -- vhdl_source/cordic.vhdl:122:79
  n123_o <= as (74 downto 60);
  -- vhdl_source/cordic.vhdl:122:91
  n124_o <= cs (74 downto 60);
  -- vhdl_source/cordic.vhdl:123:79
  n125_o <= xs (84 downto 68);
  -- vhdl_source/cordic.vhdl:123:91
  n126_o <= ys (84 downto 68);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n4_stagex_n127 <= gen1_n4_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n4_stagex_n128 <= gen1_n4_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n4_stagex_n129 <= gen1_n4_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n4_stagex_n130 <= gen1_n4_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n4_stagex_n131 <= gen1_n4_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n4_stagex : entity work.cordic_stage_16_4 port map (
    w => n122_o,
    a => n123_o,
    c => n124_o,
    x => n125_o,
    y => n126_o,
    g => gen1_n4_stagex_g,
    a_out => gen1_n4_stagex_a_out,
    c_out => gen1_n4_stagex_c_out,
    x_out => gen1_n4_stagex_x_out,
    y_out => gen1_n4_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n142_o <= wrap_W (123 downto 101);
  -- vhdl_source/cordic.vhdl:122:79
  n143_o <= as (89 downto 75);
  -- vhdl_source/cordic.vhdl:122:91
  n144_o <= cs (89 downto 75);
  -- vhdl_source/cordic.vhdl:123:79
  n145_o <= xs (101 downto 85);
  -- vhdl_source/cordic.vhdl:123:91
  n146_o <= ys (101 downto 85);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n5_stagex_n147 <= gen1_n5_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n5_stagex_n148 <= gen1_n5_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n5_stagex_n149 <= gen1_n5_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n5_stagex_n150 <= gen1_n5_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n5_stagex_n151 <= gen1_n5_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n5_stagex : entity work.cordic_stage_16_5 port map (
    w => n142_o,
    a => n143_o,
    c => n144_o,
    x => n145_o,
    y => n146_o,
    g => gen1_n5_stagex_g,
    a_out => gen1_n5_stagex_a_out,
    c_out => gen1_n5_stagex_c_out,
    x_out => gen1_n5_stagex_x_out,
    y_out => gen1_n5_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n162_o <= wrap_W (147 downto 124);
  -- vhdl_source/cordic.vhdl:122:79
  n163_o <= as (104 downto 90);
  -- vhdl_source/cordic.vhdl:122:91
  n164_o <= cs (104 downto 90);
  -- vhdl_source/cordic.vhdl:123:79
  n165_o <= xs (118 downto 102);
  -- vhdl_source/cordic.vhdl:123:91
  n166_o <= ys (118 downto 102);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n6_stagex_n167 <= gen1_n6_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n6_stagex_n168 <= gen1_n6_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n6_stagex_n169 <= gen1_n6_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n6_stagex_n170 <= gen1_n6_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n6_stagex_n171 <= gen1_n6_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n6_stagex : entity work.cordic_stage_16_6 port map (
    w => n162_o,
    a => n163_o,
    c => n164_o,
    x => n165_o,
    y => n166_o,
    g => gen1_n6_stagex_g,
    a_out => gen1_n6_stagex_a_out,
    c_out => gen1_n6_stagex_c_out,
    x_out => gen1_n6_stagex_x_out,
    y_out => gen1_n6_stagex_y_out);
  n183_o <= gen1_n6_stagex_n167 & gen1_n5_stagex_n147 & gen1_n4_stagex_n127 & gen1_n3_stagex_n107 & gen1_n2_stagex_n87 & gen1_n1_stagex_n67 & gen1_n0_stagex_n47 & 'Z';
  n185_o <= n31_o & cnotrx_n35 & (14 downto 0 => 'Z');
  n188_o <= 'Z' & cnotry_n21 & cnotr1_n12 & n32_o;
  n189_o <= gen1_n6_stagex_n169 & gen1_n5_stagex_n149 & gen1_n4_stagex_n129 & gen1_n3_stagex_n109 & gen1_n2_stagex_n89 & gen1_n1_stagex_n69 & gen1_n0_stagex_n49 & wrap_C;
  n190_o <= gen1_n6_stagex_n168 & gen1_n5_stagex_n148 & gen1_n4_stagex_n128 & gen1_n3_stagex_n108 & gen1_n2_stagex_n88 & gen1_n1_stagex_n68 & gen1_n0_stagex_n48 & n41_o;
  n191_o <= n18_o & cnotr1_n13;
  n192_o <= gen1_n6_stagex_n170 & gen1_n5_stagex_n150 & gen1_n4_stagex_n130 & gen1_n3_stagex_n110 & gen1_n2_stagex_n90 & gen1_n1_stagex_n70 & gen1_n0_stagex_n50 & n9_o & init_n6;
  n193_o <= gen1_n6_stagex_n171 & gen1_n5_stagex_n151 & gen1_n4_stagex_n131 & gen1_n3_stagex_n111 & gen1_n2_stagex_n91 & gen1_n1_stagex_n71 & gen1_n0_stagex_n51 & wrap_Y;
end rtl;
