############################################################
# 
# CAUTION: This file is automatically generated by libgen.
# EDK Version: Xilinx EDK 11.4 EDK_LS4.68 
# Description: PetaLinux Configuration File - Kernel Version 2.6.x
# 
############################################################

# Definitions for MICROBLAZE0 - Taken from Generic platform - 
# This might need to be included in the ISE file
# so it is generated. 
comment "Definitions for MICROBLAZE0"

 config KERNEL_BASE_ADDR
 	hex "Physical address where Linux Kernel is"
 	default "0x40000000"
 	help
 	  BASE Address for kernel

# MAIN_MEMORY Settings
comment "MAIN_MEMORY Settings"
      depends on ALLOW_EDIT_AUTO

config XILINX_ERAM_START
       hex "Start address of XILINX_ERAM" if ALLOW_EDIT_AUTO
       default 0x40000000

config XILINX_ERAM_SIZE
       hex "Size of XILINX_ERAM" if ALLOW_EDIT_AUTO
       default 0x08000000


# FLASH_MEMORY Settings
comment "FLASH_MEMORY Settings"
      depends on ALLOW_EDIT_AUTO

config XILINX_FLASH_START
       hex "Start address of XILINX_FLASH" if ALLOW_EDIT_AUTO
       default 0x87000000

config XILINX_FLASH_SIZE
       hex "Size of XILINX_FLASH" if ALLOW_EDIT_AUTO
       default 0x01000000

config XILINX_FLASH_WIDTH
       int "Bus width of XILINX_FLASH" if ALLOW_EDIT_AUTO
       default 16

config XILINX_FLASH_DATAWIDTH_MATCHING
       int "Is datawidth matching enabled on this flash memory?" if ALLOW_EDIT_AUTO
       default 1


# LMB_MEMORY Settings
comment "LMB_MEMORY Settings"
      depends on ALLOW_EDIT_AUTO

config XILINX_LMB_START
       hex "Start address of XILINX_LMB" if ALLOW_EDIT_AUTO
       default 0x00000000

config XILINX_LMB_SIZE
       hex "Size of XILINX_LMB" if ALLOW_EDIT_AUTO
       default 0x00004000


# System Clock Frequency
comment "System Clock Frequency"
      depends on ALLOW_EDIT_AUTO

config XILINX_CPU_CLOCK_FREQ
       int "System Clock Frequency (Hz)" if ALLOW_EDIT_AUTO
       default 125000000


# Definitions for MICROBLAZE0
comment "Definitions for MICROBLAZE0"
      depends on ALLOW_EDIT_AUTO

config XILINX_MICROBLAZE0_SCO
       int "SCO" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MICROBLAZE0_DATA_SIZE
       int "DATA_SIZE" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MICROBLAZE0_DYNAMIC_BUS_SIZING
       int "DYNAMIC_BUS_SIZING" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MICROBLAZE0_FAMILY
       string "Targetted FPGA family" if ALLOW_EDIT_AUTO
       default "virtex5"

config XILINX_MICROBLAZE0_INSTANCE
       string "INSTANCE" if ALLOW_EDIT_AUTO
       default "microblaze_0"

config XILINX_MICROBLAZE0_AREA_OPTIMIZED
       int "AREA_OPTIMIZED" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MICROBLAZE0_INTERCONNECT
       int "INTERCONNECT" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MICROBLAZE0_DPLB_DWIDTH
       int "DPLB_DWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MICROBLAZE0_DPLB_NATIVE_DWIDTH
       int "DPLB_NATIVE_DWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MICROBLAZE0_DPLB_BURST_EN
       int "DPLB_BURST_EN" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MICROBLAZE0_DPLB_P2P
       int "DPLB_P2P" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MICROBLAZE0_IPLB_DWIDTH
       int "IPLB_DWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MICROBLAZE0_IPLB_NATIVE_DWIDTH
       int "IPLB_NATIVE_DWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MICROBLAZE0_IPLB_BURST_EN
       int "IPLB_BURST_EN" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MICROBLAZE0_IPLB_P2P
       int "IPLB_P2P" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MICROBLAZE0_D_PLB
       int "D_PLB" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MICROBLAZE0_D_OPB
       int "D_OPB" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MICROBLAZE0_D_LMB
       int "D_LMB" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MICROBLAZE0_I_PLB
       int "I_PLB" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MICROBLAZE0_I_OPB
       int "I_OPB" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MICROBLAZE0_I_LMB
       int "I_LMB" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MICROBLAZE0_USE_MSR_INSTR
       int "USE_MSR_INSTR" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MICROBLAZE0_USE_PCMP_INSTR
       int "USE_PCMP_INSTR" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MICROBLAZE0_USE_BARREL
       int "USE_BARREL" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MICROBLAZE0_USE_DIV
       int "USE_DIV" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MICROBLAZE0_USE_HW_MUL
       int "USE_HW_MUL" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MICROBLAZE0_USE_FPU
       int "USE_FPU" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MICROBLAZE0_UNALIGNED_EXCEPTIONS
       int "UNALIGNED_EXCEPTIONS" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MICROBLAZE0_ILL_OPCODE_EXCEPTION
       int "ILL_OPCODE_EXCEPTION" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MICROBLAZE0_IOPB_BUS_EXCEPTION
       int "IOPB_BUS_EXCEPTION" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MICROBLAZE0_DOPB_BUS_EXCEPTION
       int "DOPB_BUS_EXCEPTION" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MICROBLAZE0_IPLB_BUS_EXCEPTION
       int "IPLB_BUS_EXCEPTION" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MICROBLAZE0_DPLB_BUS_EXCEPTION
       int "DPLB_BUS_EXCEPTION" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MICROBLAZE0_DIV_ZERO_EXCEPTION
       int "DIV_ZERO_EXCEPTION" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MICROBLAZE0_FPU_EXCEPTION
       int "FPU_EXCEPTION" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MICROBLAZE0_FSL_EXCEPTION
       int "FSL_EXCEPTION" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MICROBLAZE0_PVR
       int "PVR" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MICROBLAZE0_PVR_USER1
       hex "PVR_USER1" if ALLOW_EDIT_AUTO
       default 0x00000000

config XILINX_MICROBLAZE0_PVR_USER2
       hex "PVR_USER2" if ALLOW_EDIT_AUTO
       default 0x00000000

config XILINX_MICROBLAZE0_DEBUG_ENABLED
       int "DEBUG_ENABLED" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MICROBLAZE0_NUMBER_OF_PC_BRK
       int "NUMBER_OF_PC_BRK" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MICROBLAZE0_NUMBER_OF_RD_ADDR_BRK
       int "NUMBER_OF_RD_ADDR_BRK" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MICROBLAZE0_NUMBER_OF_WR_ADDR_BRK
       int "NUMBER_OF_WR_ADDR_BRK" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MICROBLAZE0_INTERRUPT_IS_EDGE
       int "INTERRUPT_IS_EDGE" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MICROBLAZE0_EDGE_IS_POSITIVE
       int "EDGE_IS_POSITIVE" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MICROBLAZE0_RESET_MSR
       hex "RESET_MSR" if ALLOW_EDIT_AUTO
       default 0x00000000

config XILINX_MICROBLAZE0_OPCODE_0X0_ILLEGAL
       int "OPCODE_0x0_ILLEGAL" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MICROBLAZE0_FSL_LINKS
       int "FSL_LINKS" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MICROBLAZE0_FSL_DATA_SIZE
       int "FSL_DATA_SIZE" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MICROBLAZE0_USE_EXTENDED_FSL_INSTR
       int "USE_EXTENDED_FSL_INSTR" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MICROBLAZE0_ICACHE_BASEADDR
       hex "ICACHE_BASEADDR" if ALLOW_EDIT_AUTO
       default 0x40000000

config XILINX_MICROBLAZE0_ICACHE_HIGHADDR
       hex "ICACHE_HIGHADDR" if ALLOW_EDIT_AUTO
       default 0x47FFFFFF

config XILINX_MICROBLAZE0_USE_ICACHE
       int "USE_ICACHE" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MICROBLAZE0_ALLOW_ICACHE_WR
       int "ALLOW_ICACHE_WR" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MICROBLAZE0_ADDR_TAG_BITS
       int "ADDR_TAG_BITS" if ALLOW_EDIT_AUTO
       default 13

config XILINX_MICROBLAZE0_CACHE_BYTE_SIZE
       int "CACHE_BYTE_SIZE" if ALLOW_EDIT_AUTO
       default 16384

config XILINX_MICROBLAZE0_ICACHE_USE_FSL
       int "ICACHE_USE_FSL" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MICROBLAZE0_ICACHE_LINE_LEN
       int "ICACHE_LINE_LEN" if ALLOW_EDIT_AUTO
       default 4

config XILINX_MICROBLAZE0_ICACHE_ALWAYS_USED
       int "ICACHE_ALWAYS_USED" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MICROBLAZE0_ICACHE_INTERFACE
       int "ICACHE_INTERFACE" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MICROBLAZE0_DCACHE_BASEADDR
       hex "DCACHE_BASEADDR" if ALLOW_EDIT_AUTO
       default 0x40000000

config XILINX_MICROBLAZE0_DCACHE_HIGHADDR
       hex "DCACHE_HIGHADDR" if ALLOW_EDIT_AUTO
       default 0x47FFFFFF

config XILINX_MICROBLAZE0_USE_DCACHE
       int "USE_DCACHE" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MICROBLAZE0_ALLOW_DCACHE_WR
       int "ALLOW_DCACHE_WR" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MICROBLAZE0_DCACHE_ADDR_TAG
       int "DCACHE_ADDR_TAG" if ALLOW_EDIT_AUTO
       default 13

config XILINX_MICROBLAZE0_DCACHE_BYTE_SIZE
       int "DCACHE_BYTE_SIZE" if ALLOW_EDIT_AUTO
       default 16384

config XILINX_MICROBLAZE0_DCACHE_USE_FSL
       int "DCACHE_USE_FSL" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MICROBLAZE0_DCACHE_LINE_LEN
       int "DCACHE_LINE_LEN" if ALLOW_EDIT_AUTO
       default 4

config XILINX_MICROBLAZE0_DCACHE_ALWAYS_USED
       int "DCACHE_ALWAYS_USED" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MICROBLAZE0_DCACHE_INTERFACE
       int "DCACHE_INTERFACE" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MICROBLAZE0_DCACHE_USE_WRITEBACK
       int "DCACHE_USE_WRITEBACK" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MICROBLAZE0_USE_MMU
       int "USE_MMU" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MICROBLAZE0_MMU_DTLB_SIZE
       int "MMU_DTLB_SIZE" if ALLOW_EDIT_AUTO
       default 4

config XILINX_MICROBLAZE0_MMU_ITLB_SIZE
       int "MMU_ITLB_SIZE" if ALLOW_EDIT_AUTO
       default 2

config XILINX_MICROBLAZE0_MMU_TLB_ACCESS
       int "MMU_TLB_ACCESS" if ALLOW_EDIT_AUTO
       default 3

config XILINX_MICROBLAZE0_MMU_ZONES
       int "MMU_ZONES" if ALLOW_EDIT_AUTO
       default 16

config XILINX_MICROBLAZE0_USE_INTERRUPT
       int "USE_INTERRUPT" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MICROBLAZE0_USE_EXT_BRK
       int "USE_EXT_BRK" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MICROBLAZE0_USE_EXT_NM_BRK
       int "USE_EXT_NM_BRK" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MICROBLAZE0_HW_VER
       string "Core version number" if ALLOW_EDIT_AUTO
       default "7.20.d"

config XILINX_MICROBLAZE0_INSTANCE
       string "Core Instance Name" if ALLOW_EDIT_AUTO
       default "microblaze_0"

config XILINX_MICROBLAZE0_HW_VER
       string "Core Hardware Version" if ALLOW_EDIT_AUTO
       default "7.20.d"


# Definitions for MPMC_0
comment "Definitions for MPMC_0"
      depends on ALLOW_EDIT_AUTO

config XILINX_MPMC_0_FAMILY
       string "Targetted FPGA family" if ALLOW_EDIT_AUTO
       default "virtex5"

config XILINX_MPMC_0_SUBFAMILY
       string "SUBFAMILY" if ALLOW_EDIT_AUTO
       default "lx"

config XILINX_MPMC_0_DEVICE
       string "DEVICE" if ALLOW_EDIT_AUTO
       default "5vlx50t"

config XILINX_MPMC_0_PACKAGE
       string "PACKAGE" if ALLOW_EDIT_AUTO
       default "ff665"

config XILINX_MPMC_0_SPEEDGRADE
       string "SPEEDGRADE" if ALLOW_EDIT_AUTO
       default "-2"

config XILINX_MPMC_0_SPEEDGRADE_INT
       int "SPEEDGRADE_INT" if ALLOW_EDIT_AUTO
       default 2

config XILINX_MPMC_0_NUM_PORTS
       int "NUM_PORTS" if ALLOW_EDIT_AUTO
       default 5

config XILINX_MPMC_0_PORT_CONFIG
       int "PORT_CONFIG" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_ALL_PIMS_SHARE_ADDRESSES
       int "ALL_PIMS_SHARE_ADDRESSES" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_MPMC_BASEADDR
       hex "MPMC_BASEADDR" if ALLOW_EDIT_AUTO
       default 0x40000000

config XILINX_MPMC_0_MPMC_HIGHADDR
       hex "MPMC_HIGHADDR" if ALLOW_EDIT_AUTO
       default 0x47FFFFFF

config XILINX_MPMC_0_MPMC_SW_BASEADDR
       hex "MPMC_SW_BASEADDR" if ALLOW_EDIT_AUTO
       default 0xFFFFFFFF

config XILINX_MPMC_0_MPMC_SW_HIGHADDR
       hex "MPMC_SW_HIGHADDR" if ALLOW_EDIT_AUTO
       default 0x00000000

config XILINX_MPMC_0_SDMA_CTRL_BASEADDR
       hex "SDMA_CTRL_BASEADDR" if ALLOW_EDIT_AUTO
       default 0x80030000

config XILINX_MPMC_0_SDMA_CTRL_HIGHADDR
       hex "SDMA_CTRL_HIGHADDR" if ALLOW_EDIT_AUTO
       default 0x8003FFFF

config XILINX_MPMC_0_MPMC_CTRL_BASEADDR
       hex "MPMC_CTRL_BASEADDR" if ALLOW_EDIT_AUTO
       default 0xFFFFFFFF

config XILINX_MPMC_0_MPMC_CTRL_HIGHADDR
       hex "MPMC_CTRL_HIGHADDR" if ALLOW_EDIT_AUTO
       default 0x00000000

config XILINX_MPMC_0_MPMC_CTRL_AWIDTH
       int "MPMC_CTRL_AWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_MPMC_CTRL_DWIDTH
       int "MPMC_CTRL_DWIDTH" if ALLOW_EDIT_AUTO
       default 64

config XILINX_MPMC_0_MPMC_CTRL_NATIVE_DWIDTH
       int "MPMC_CTRL_NATIVE_DWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_MPMC_CTRL_NUM_MASTERS
       int "MPMC_CTRL_NUM_MASTERS" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_MPMC_CTRL_MID_WIDTH
       int "MPMC_CTRL_MID_WIDTH" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_MPMC_CTRL_P2P
       int "MPMC_CTRL_P2P" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_MPMC_CTRL_SUPPORT_BURSTS
       int "MPMC_CTRL_SUPPORT_BURSTS" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_MPMC_CTRL_SMALLEST_MASTER
       int "MPMC_CTRL_SMALLEST_MASTER" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_NUM_IDELAYCTRL
       int "NUM_IDELAYCTRL" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_IDELAYCTRL_LOC
       string "IDELAYCTRL_LOC" if ALLOW_EDIT_AUTO
       default "NOT_SET"

config XILINX_MPMC_0_IODELAY_GRP
       string "IODELAY_GRP" if ALLOW_EDIT_AUTO
       default "DDR2"

config XILINX_MPMC_0_MCB_LOC
       string "MCB_LOC" if ALLOW_EDIT_AUTO
       default "NOT_SET"

config XILINX_MPMC_0_MMCM_EXT_LOC
       string "MMCM_EXT_LOC" if ALLOW_EDIT_AUTO
       default "NOT_SET"

config XILINX_MPMC_0_MMCM_INT_LOC
       string "MMCM_INT_LOC" if ALLOW_EDIT_AUTO
       default "NOT_SET"

config XILINX_MPMC_0_MAX_REQ_ALLOWED
       int "MAX_REQ_ALLOWED" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_ARB_PIPELINE
       int "ARB_PIPELINE" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_WR_DATAPATH_TML_PIPELINE
       int "WR_DATAPATH_TML_PIPELINE" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_RD_DATAPATH_TML_MAX_FANOUT
       int "RD_DATAPATH_TML_MAX_FANOUT" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_ARB_USE_DEFAULT
       int "ARB_USE_DEFAULT" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_ARB0_ALGO
       string "ARB0_ALGO" if ALLOW_EDIT_AUTO
       default "ROUND_ROBIN"

config XILINX_MPMC_0_ARB0_NUM_SLOTS
       int "ARB0_NUM_SLOTS" if ALLOW_EDIT_AUTO
       default 8

config XILINX_MPMC_0_ARB0_SLOT0
       string "ARB0_SLOT0" if ALLOW_EDIT_AUTO
       default "01234567"

config XILINX_MPMC_0_ARB0_SLOT1
       string "ARB0_SLOT1" if ALLOW_EDIT_AUTO
       default "12345670"

config XILINX_MPMC_0_ARB0_SLOT2
       string "ARB0_SLOT2" if ALLOW_EDIT_AUTO
       default "23456701"

config XILINX_MPMC_0_ARB0_SLOT3
       string "ARB0_SLOT3" if ALLOW_EDIT_AUTO
       default "34567012"

config XILINX_MPMC_0_ARB0_SLOT4
       string "ARB0_SLOT4" if ALLOW_EDIT_AUTO
       default "45670123"

config XILINX_MPMC_0_ARB0_SLOT5
       string "ARB0_SLOT5" if ALLOW_EDIT_AUTO
       default "56701234"

config XILINX_MPMC_0_ARB0_SLOT6
       string "ARB0_SLOT6" if ALLOW_EDIT_AUTO
       default "67012345"

config XILINX_MPMC_0_ARB0_SLOT7
       string "ARB0_SLOT7" if ALLOW_EDIT_AUTO
       default "70123456"

config XILINX_MPMC_0_ARB0_SLOT8
       string "ARB0_SLOT8" if ALLOW_EDIT_AUTO
       default "01234567"

config XILINX_MPMC_0_ARB0_SLOT9
       string "ARB0_SLOT9" if ALLOW_EDIT_AUTO
       default "12345670"

config XILINX_MPMC_0_ARB0_SLOT10
       string "ARB0_SLOT10" if ALLOW_EDIT_AUTO
       default "23456701"

config XILINX_MPMC_0_ARB0_SLOT11
       string "ARB0_SLOT11" if ALLOW_EDIT_AUTO
       default "34567012"

config XILINX_MPMC_0_ARB0_SLOT12
       string "ARB0_SLOT12" if ALLOW_EDIT_AUTO
       default "45670123"

config XILINX_MPMC_0_ARB0_SLOT13
       string "ARB0_SLOT13" if ALLOW_EDIT_AUTO
       default "56701234"

config XILINX_MPMC_0_ARB0_SLOT14
       string "ARB0_SLOT14" if ALLOW_EDIT_AUTO
       default "67012345"

config XILINX_MPMC_0_ARB0_SLOT15
       string "ARB0_SLOT15" if ALLOW_EDIT_AUTO
       default "70123456"

config XILINX_MPMC_0_PM_ENABLE
       int "PM_ENABLE" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_PM_DC_WIDTH
       int "PM_DC_WIDTH" if ALLOW_EDIT_AUTO
       default 48

config XILINX_MPMC_0_PM_GC_CNTR
       int "PM_GC_CNTR" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PM_GC_WIDTH
       int "PM_GC_WIDTH" if ALLOW_EDIT_AUTO
       default 48

config XILINX_MPMC_0_PM_SHIFT_CNT_BY
       int "PM_SHIFT_CNT_BY" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SKIP_SIM_INIT_DELAY
       int "SKIP_SIM_INIT_DELAY" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_USE_STATIC_PHY
       int "USE_STATIC_PHY" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_STATIC_PHY_RDDATA_CLK_SEL
       int "STATIC_PHY_RDDATA_CLK_SEL" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_STATIC_PHY_RDDATA_SWAP_RISE
       int "STATIC_PHY_RDDATA_SWAP_RISE" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_STATIC_PHY_RDEN_DELAY
       int "STATIC_PHY_RDEN_DELAY" if ALLOW_EDIT_AUTO
       default 5

config XILINX_MPMC_0_DEBUG_REG_ENABLE
       int "DEBUG_REG_ENABLE" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_SPECIAL_BOARD
       string "SPECIAL_BOARD" if ALLOW_EDIT_AUTO
       default "NONE"

config XILINX_MPMC_0_USE_MIG_FLOW
       int "USE_MIG_FLOW" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_MEM_ADDR_ORDER
       string "MEM_ADDR_ORDER" if ALLOW_EDIT_AUTO
       default "BANK_ROW_COLUMN"

config XILINX_MPMC_0_MEM_CALIBRATION_MODE
       int "MEM_CALIBRATION_MODE" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_MEM_CALIBRATION_DELAY
       string "MEM_CALIBRATION_DELAY" if ALLOW_EDIT_AUTO
       default "HALF"

config XILINX_MPMC_0_MEM_CALIBRATION_SOFT_IP
       string "MEM_CALIBRATION_SOFT_IP" if ALLOW_EDIT_AUTO
       default "FALSE"

config XILINX_MPMC_0_MEM_CALIBRATION_BYPASS
       string "MEM_CALIBRATION_BYPASS" if ALLOW_EDIT_AUTO
       default "NO"

config XILINX_MPMC_0_MEM_SKIP_IN_TERM_CAL
       int "MEM_SKIP_IN_TERM_CAL" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_MEM_SKIP_DYNAMIC_CAL
       int "MEM_SKIP_DYNAMIC_CAL" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_MEM_SKIP_DYN_IN_TERM
       int "MEM_SKIP_DYN_IN_TERM" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_MEM_INCDEC_THRESHOLD
       int "MEM_INCDEC_THRESHOLD" if ALLOW_EDIT_AUTO
       default 0x02

config XILINX_MPMC_0_MEM_CHECK_MAX_INDELAY
       int "MEM_CHECK_MAX_INDELAY" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_MEM_CHECK_MAX_TAP_REG
       int "MEM_CHECK_MAX_TAP_REG" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_MEM_TZQINIT_MAXCNT
       int "MEM_TZQINIT_MAXCNT" if ALLOW_EDIT_AUTO
       default 512

config XILINX_MPMC_0_MPMC_CLK_MEM_2X_PERIOD_PS
       int "MPMC_CLK_MEM_2X_PERIOD_PS" if ALLOW_EDIT_AUTO
       default 1250

config XILINX_MPMC_0_MCB_USE_EXTERNAL_BUFPLL
       int "MCB_USE_EXTERNAL_BUFPLL" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_MCB_LDQSP_TAP_DELAY_VAL
       int "MCB_LDQSP_TAP_DELAY_VAL" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_MCB_UDQSP_TAP_DELAY_VAL
       int "MCB_UDQSP_TAP_DELAY_VAL" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_MCB_LDQSN_TAP_DELAY_VAL
       int "MCB_LDQSN_TAP_DELAY_VAL" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_MCB_UDQSN_TAP_DELAY_VAL
       int "MCB_UDQSN_TAP_DELAY_VAL" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_MCB_DQ0_TAP_DELAY_VAL
       int "MCB_DQ0_TAP_DELAY_VAL" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_MCB_DQ1_TAP_DELAY_VAL
       int "MCB_DQ1_TAP_DELAY_VAL" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_MCB_DQ2_TAP_DELAY_VAL
       int "MCB_DQ2_TAP_DELAY_VAL" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_MCB_DQ3_TAP_DELAY_VAL
       int "MCB_DQ3_TAP_DELAY_VAL" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_MCB_DQ4_TAP_DELAY_VAL
       int "MCB_DQ4_TAP_DELAY_VAL" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_MCB_DQ5_TAP_DELAY_VAL
       int "MCB_DQ5_TAP_DELAY_VAL" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_MCB_DQ6_TAP_DELAY_VAL
       int "MCB_DQ6_TAP_DELAY_VAL" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_MCB_DQ7_TAP_DELAY_VAL
       int "MCB_DQ7_TAP_DELAY_VAL" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_MCB_DQ8_TAP_DELAY_VAL
       int "MCB_DQ8_TAP_DELAY_VAL" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_MCB_DQ9_TAP_DELAY_VAL
       int "MCB_DQ9_TAP_DELAY_VAL" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_MCB_DQ10_TAP_DELAY_VAL
       int "MCB_DQ10_TAP_DELAY_VAL" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_MCB_DQ11_TAP_DELAY_VAL
       int "MCB_DQ11_TAP_DELAY_VAL" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_MCB_DQ12_TAP_DELAY_VAL
       int "MCB_DQ12_TAP_DELAY_VAL" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_MCB_DQ13_TAP_DELAY_VAL
       int "MCB_DQ13_TAP_DELAY_VAL" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_MCB_DQ14_TAP_DELAY_VAL
       int "MCB_DQ14_TAP_DELAY_VAL" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_MCB_DQ15_TAP_DELAY_VAL
       int "MCB_DQ15_TAP_DELAY_VAL" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_MEM_TYPE
       string "MEM_TYPE" if ALLOW_EDIT_AUTO
       default "DDR2"

config XILINX_MPMC_0_MEM_PARTNO
       string "MEM_PARTNO" if ALLOW_EDIT_AUTO
       default "MT47H64M16-3"

config XILINX_MPMC_0_MEM_PART_DATA_DEPTH
       int "MEM_PART_DATA_DEPTH" if ALLOW_EDIT_AUTO
       default 64

config XILINX_MPMC_0_MEM_PART_DATA_WIDTH
       int "MEM_PART_DATA_WIDTH" if ALLOW_EDIT_AUTO
       default 16

config XILINX_MPMC_0_MEM_PART_NUM_BANK_BITS
       int "MEM_PART_NUM_BANK_BITS" if ALLOW_EDIT_AUTO
       default 3

config XILINX_MPMC_0_MEM_PART_NUM_ROW_BITS
       int "MEM_PART_NUM_ROW_BITS" if ALLOW_EDIT_AUTO
       default 13

config XILINX_MPMC_0_MEM_PART_NUM_COL_BITS
       int "MEM_PART_NUM_COL_BITS" if ALLOW_EDIT_AUTO
       default 10

config XILINX_MPMC_0_MEM_PART_TRAS
       int "MEM_PART_TRAS" if ALLOW_EDIT_AUTO
       default 40000

config XILINX_MPMC_0_MEM_PART_TRASMAX
       int "MEM_PART_TRASMAX" if ALLOW_EDIT_AUTO
       default 70000000

config XILINX_MPMC_0_MEM_PART_TRC
       int "MEM_PART_TRC" if ALLOW_EDIT_AUTO
       default 55000

config XILINX_MPMC_0_MEM_PART_TRCD
       int "MEM_PART_TRCD" if ALLOW_EDIT_AUTO
       default 15000

config XILINX_MPMC_0_MEM_PART_TDQSS
       int "MEM_PART_TDQSS" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_MEM_PART_TWR
       int "MEM_PART_TWR" if ALLOW_EDIT_AUTO
       default 15000

config XILINX_MPMC_0_MEM_PART_TRP
       int "MEM_PART_TRP" if ALLOW_EDIT_AUTO
       default 15000

config XILINX_MPMC_0_MEM_PART_TMRD
       int "MEM_PART_TMRD" if ALLOW_EDIT_AUTO
       default 2

config XILINX_MPMC_0_MEM_PART_TRRD
       int "MEM_PART_TRRD" if ALLOW_EDIT_AUTO
       default 10000

config XILINX_MPMC_0_MEM_PART_TRFC
       int "MEM_PART_TRFC" if ALLOW_EDIT_AUTO
       default 127500

config XILINX_MPMC_0_MEM_PART_TREFI
       int "MEM_PART_TREFI" if ALLOW_EDIT_AUTO
       default 7800000

config XILINX_MPMC_0_MEM_PART_TAL
       int "MEM_PART_TAL" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_MEM_PART_TCCD
       int "MEM_PART_TCCD" if ALLOW_EDIT_AUTO
       default 2

config XILINX_MPMC_0_MEM_PART_TWTR
       int "MEM_PART_TWTR" if ALLOW_EDIT_AUTO
       default 7500

config XILINX_MPMC_0_MEM_PART_TRTP
       int "MEM_PART_TRTP" if ALLOW_EDIT_AUTO
       default 7500

config XILINX_MPMC_0_MEM_PART_TZQINIT
       int "MEM_PART_TZQINIT" if ALLOW_EDIT_AUTO
       default 512

config XILINX_MPMC_0_MEM_PART_TZQCS
       int "MEM_PART_TZQCS" if ALLOW_EDIT_AUTO
       default 64

config XILINX_MPMC_0_MEM_PART_CAS_A_FMAX
       int "MEM_PART_CAS_A_FMAX" if ALLOW_EDIT_AUTO
       default 200

config XILINX_MPMC_0_MEM_PART_CAS_A
       int "MEM_PART_CAS_A" if ALLOW_EDIT_AUTO
       default 3

config XILINX_MPMC_0_MEM_PART_CAS_B_FMAX
       int "MEM_PART_CAS_B_FMAX" if ALLOW_EDIT_AUTO
       default 266

config XILINX_MPMC_0_MEM_PART_CAS_B
       int "MEM_PART_CAS_B" if ALLOW_EDIT_AUTO
       default 4

config XILINX_MPMC_0_MEM_PART_CAS_C_FMAX
       int "MEM_PART_CAS_C_FMAX" if ALLOW_EDIT_AUTO
       default 333

config XILINX_MPMC_0_MEM_PART_CAS_C
       int "MEM_PART_CAS_C" if ALLOW_EDIT_AUTO
       default 5

config XILINX_MPMC_0_MEM_PART_CAS_D_FMAX
       int "MEM_PART_CAS_D_FMAX" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_MEM_PART_CAS_D
       int "MEM_PART_CAS_D" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_MPMC_CLK0_PERIOD_PS
       int "MPMC_CLK0_PERIOD_PS" if ALLOW_EDIT_AUTO
       default 8000

config XILINX_MPMC_0_MPMC_CLK_MEM_PERIOD_PS
       int "MPMC_CLK_MEM_PERIOD_PS" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_MPMC_CLK_WR_I0_PHASE
       int "MPMC_CLK_WR_I0_PHASE" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_MPMC_CLK_WR_O0_PHASE
       int "MPMC_CLK_WR_O0_PHASE" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_MPMC_CLK_WR_I1_PHASE
       int "MPMC_CLK_WR_I1_PHASE" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_MPMC_CLK_WR_O1_PHASE
       int "MPMC_CLK_WR_O1_PHASE" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_MEM_CAS_LATENCY
       int "MEM_CAS_LATENCY" if ALLOW_EDIT_AUTO
       default 3

config XILINX_MPMC_0_MEM_ODT_TYPE
       int "MEM_ODT_TYPE" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_MEM_REDUCED_DRV
       int "MEM_REDUCED_DRV" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_MEM_REG_DIMM
       int "MEM_REG_DIMM" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_MEM_CLK_WIDTH
       int "MEM_CLK_WIDTH" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_MEM_ODT_WIDTH
       int "MEM_ODT_WIDTH" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_MEM_CE_WIDTH
       int "MEM_CE_WIDTH" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_MEM_CS_N_WIDTH
       int "MEM_CS_N_WIDTH" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_MEM_ADDR_WIDTH
       int "MEM_ADDR_WIDTH" if ALLOW_EDIT_AUTO
       default 13

config XILINX_MPMC_0_MEM_BANKADDR_WIDTH
       int "MEM_BANKADDR_WIDTH" if ALLOW_EDIT_AUTO
       default 3

config XILINX_MPMC_0_MEM_DATA_WIDTH
       int "MEM_DATA_WIDTH" if ALLOW_EDIT_AUTO
       default 16

config XILINX_MPMC_0_MEM_BITS_DATA_PER_DQS
       int "MEM_BITS_DATA_PER_DQS" if ALLOW_EDIT_AUTO
       default 8

config XILINX_MPMC_0_MEM_DM_WIDTH
       int "MEM_DM_WIDTH" if ALLOW_EDIT_AUTO
       default 2

config XILINX_MPMC_0_MEM_DQS_WIDTH
       int "MEM_DQS_WIDTH" if ALLOW_EDIT_AUTO
       default 2

config XILINX_MPMC_0_MEM_NUM_DIMMS
       int "MEM_NUM_DIMMS" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_MEM_NUM_RANKS
       int "MEM_NUM_RANKS" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_MEM_DQS_IO_COL
       hex "MEM_DQS_IO_COL" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_MEM_DQ_IO_MS
       hex "MEM_DQ_IO_MS" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_DDR2_DQSN_ENABLE
       int "DDR2_DQSN_ENABLE" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_INCLUDE_ECC_SUPPORT
       int "INCLUDE_ECC_SUPPORT" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_ECC_DEFAULT_ON
       int "ECC_DEFAULT_ON" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_INCLUDE_ECC_TEST
       int "INCLUDE_ECC_TEST" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_ECC_SEC_THRESHOLD
       int "ECC_SEC_THRESHOLD" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_ECC_DEC_THRESHOLD
       int "ECC_DEC_THRESHOLD" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_ECC_PEC_THRESHOLD
       int "ECC_PEC_THRESHOLD" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_ECC_DATA_WIDTH
       int "ECC_DATA_WIDTH" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_ECC_DM_WIDTH
       int "ECC_DM_WIDTH" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_ECC_DQS_WIDTH
       int "ECC_DQS_WIDTH" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_MEM_PA_SR
       int "MEM_PA_SR" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_MEM_CAS_WR_LATENCY
       int "MEM_CAS_WR_LATENCY" if ALLOW_EDIT_AUTO
       default 5

config XILINX_MPMC_0_MEM_AUTO_SR
       string "MEM_AUTO_SR" if ALLOW_EDIT_AUTO
       default "ENABLED"

config XILINX_MPMC_0_MEM_HIGH_TEMP_SR
       string "MEM_HIGH_TEMP_SR" if ALLOW_EDIT_AUTO
       default "NORMAL"

config XILINX_MPMC_0_MEM_DYNAMIC_WRITE_ODT
       string "MEM_DYNAMIC_WRITE_ODT" if ALLOW_EDIT_AUTO
       default "OFF"

config XILINX_MPMC_0_MEM_WRLVL
       int "MEM_WRLVL" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_IDELAY_CLK_FREQ
       string "IDELAY_CLK_FREQ" if ALLOW_EDIT_AUTO
       default "DEFAULT"

config XILINX_MPMC_0_MEM_PHASE_DETECT
       string "MEM_PHASE_DETECT" if ALLOW_EDIT_AUTO
       default "DEFAULT"

config XILINX_MPMC_0_MEM_OCB_MONITOR
       string "MEM_OCB_MONITOR" if ALLOW_EDIT_AUTO
       default "DEFAULT"

config XILINX_MPMC_0_MEM_IBUF_LPWR_MODE
       string "MEM_IBUF_LPWR_MODE" if ALLOW_EDIT_AUTO
       default "DEFAULT"

config XILINX_MPMC_0_MEM_IODELAY_HP_MODE
       string "MEM_IODELAY_HP_MODE" if ALLOW_EDIT_AUTO
       default "DEFAULT"

config XILINX_MPMC_0_MEM_SIM_INIT_OPTION
       string "MEM_SIM_INIT_OPTION" if ALLOW_EDIT_AUTO
       default "DEFAULT"

config XILINX_MPMC_0_MEM_SIM_CAL_OPTION
       string "MEM_SIM_CAL_OPTION" if ALLOW_EDIT_AUTO
       default "DEFAULT"

config XILINX_MPMC_0_MEM_CAL_WIDTH
       string "MEM_CAL_WIDTH" if ALLOW_EDIT_AUTO
       default "DEFAULT"

config XILINX_MPMC_0_MEM_NDQS_COL0
       int "MEM_NDQS_COL0" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_MEM_NDQS_COL1
       int "MEM_NDQS_COL1" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_MEM_NDQS_COL2
       int "MEM_NDQS_COL2" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_MEM_NDQS_COL3
       int "MEM_NDQS_COL3" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_MEM_DQS_LOC_COL0
       hex "MEM_DQS_LOC_COL0" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_MEM_DQS_LOC_COL1
       hex "MEM_DQS_LOC_COL1" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_MEM_DQS_LOC_COL2
       hex "MEM_DQS_LOC_COL2" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_MEM_DQS_LOC_COL3
       hex "MEM_DQS_LOC_COL3" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_TBY4TAPVALUE
       int "TBY4TAPVALUE" if ALLOW_EDIT_AUTO
       default 9999

config XILINX_MPMC_0_PIM0_BASEADDR
       hex "PIM0_BASEADDR" if ALLOW_EDIT_AUTO
       default 0xFFFFFFFF

config XILINX_MPMC_0_PIM0_HIGHADDR
       hex "PIM0_HIGHADDR" if ALLOW_EDIT_AUTO
       default 0x00000000

config XILINX_MPMC_0_PIM0_OFFSET
       hex "PIM0_OFFSET" if ALLOW_EDIT_AUTO
       default 0x00000000

config XILINX_MPMC_0_PIM0_DATA_WIDTH
       int "PIM0_DATA_WIDTH" if ALLOW_EDIT_AUTO
       default 64

config XILINX_MPMC_0_PIM0_BASETYPE
       int "PIM0_BASETYPE" if ALLOW_EDIT_AUTO
       default 2

config XILINX_MPMC_0_PIM0_SUBTYPE
       string "PIM0_SUBTYPE" if ALLOW_EDIT_AUTO
       default "PLB"

config XILINX_MPMC_0_XCL0_LINESIZE
       int "XCL0_LINESIZE" if ALLOW_EDIT_AUTO
       default 4

config XILINX_MPMC_0_XCL0_WRITEXFER
       int "XCL0_WRITEXFER" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_XCL0_PIPE_STAGES
       int "XCL0_PIPE_STAGES" if ALLOW_EDIT_AUTO
       default 2

config XILINX_MPMC_0_XCL0_B_IN_USE
       int "XCL0_B_IN_USE" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_PIM0_B_SUBTYPE
       string "PIM0_B_SUBTYPE" if ALLOW_EDIT_AUTO
       default "PLB"

config XILINX_MPMC_0_XCL0_B_LINESIZE
       int "XCL0_B_LINESIZE" if ALLOW_EDIT_AUTO
       default 4

config XILINX_MPMC_0_XCL0_B_WRITEXFER
       int "XCL0_B_WRITEXFER" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SPLB0_AWIDTH
       int "SPLB0_AWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_SPLB0_DWIDTH
       int "SPLB0_DWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_SPLB0_NATIVE_DWIDTH
       int "SPLB0_NATIVE_DWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_SPLB0_NUM_MASTERS
       int "SPLB0_NUM_MASTERS" if ALLOW_EDIT_AUTO
       default 4

config XILINX_MPMC_0_SPLB0_MID_WIDTH
       int "SPLB0_MID_WIDTH" if ALLOW_EDIT_AUTO
       default 2

config XILINX_MPMC_0_SPLB0_P2P
       int "SPLB0_P2P" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_SPLB0_SUPPORT_BURSTS
       int "SPLB0_SUPPORT_BURSTS" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SPLB0_SMALLEST_MASTER
       int "SPLB0_SMALLEST_MASTER" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_SDMA_CTRL0_BASEADDR
       hex "SDMA_CTRL0_BASEADDR" if ALLOW_EDIT_AUTO
       default 0xFFFFFFFF

config XILINX_MPMC_0_SDMA_CTRL0_HIGHADDR
       hex "SDMA_CTRL0_HIGHADDR" if ALLOW_EDIT_AUTO
       default 0x00000000

config XILINX_MPMC_0_SDMA_CTRL0_AWIDTH
       int "SDMA_CTRL0_AWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_SDMA_CTRL0_DWIDTH
       int "SDMA_CTRL0_DWIDTH" if ALLOW_EDIT_AUTO
       default 64

config XILINX_MPMC_0_SDMA_CTRL0_NATIVE_DWIDTH
       int "SDMA_CTRL0_NATIVE_DWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_SDMA_CTRL0_NUM_MASTERS
       int "SDMA_CTRL0_NUM_MASTERS" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SDMA_CTRL0_MID_WIDTH
       int "SDMA_CTRL0_MID_WIDTH" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SDMA_CTRL0_P2P
       int "SDMA_CTRL0_P2P" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SDMA_CTRL0_SUPPORT_BURSTS
       int "SDMA_CTRL0_SUPPORT_BURSTS" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_SDMA_CTRL0_SMALLEST_MASTER
       int "SDMA_CTRL0_SMALLEST_MASTER" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_SDMA0_COMPLETED_ERR_TX
       int "SDMA0_COMPLETED_ERR_TX" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SDMA0_COMPLETED_ERR_RX
       int "SDMA0_COMPLETED_ERR_RX" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SDMA0_PRESCALAR
       int "SDMA0_PRESCALAR" if ALLOW_EDIT_AUTO
       default 1023

config XILINX_MPMC_0_SDMA0_PI2LL_CLK_RATIO
       int "SDMA0_PI2LL_CLK_RATIO" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PPC440MC0_BURST_LENGTH
       int "PPC440MC0_BURST_LENGTH" if ALLOW_EDIT_AUTO
       default 4

config XILINX_MPMC_0_PPC440MC0_PIPE_STAGES
       int "PPC440MC0_PIPE_STAGES" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_VFBC0_CMD_FIFO_DEPTH
       int "VFBC0_CMD_FIFO_DEPTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_VFBC0_CMD_AFULL_COUNT
       int "VFBC0_CMD_AFULL_COUNT" if ALLOW_EDIT_AUTO
       default 3

config XILINX_MPMC_0_VFBC0_RDWD_DATA_WIDTH
       int "VFBC0_RDWD_DATA_WIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_VFBC0_RDWD_FIFO_DEPTH
       int "VFBC0_RDWD_FIFO_DEPTH" if ALLOW_EDIT_AUTO
       default 1024

config XILINX_MPMC_0_VFBC0_RD_AEMPTY_WD_AFULL_COUNT
       int "VFBC0_RD_AEMPTY_WD_AFULL_COUNT" if ALLOW_EDIT_AUTO
       default 3

config XILINX_MPMC_0_PI0_RD_FIFO_TYPE
       string "PI0_RD_FIFO_TYPE" if ALLOW_EDIT_AUTO
       default "BRAM"

config XILINX_MPMC_0_PI0_WR_FIFO_TYPE
       string "PI0_WR_FIFO_TYPE" if ALLOW_EDIT_AUTO
       default "BRAM"

config XILINX_MPMC_0_PI0_ADDRACK_PIPELINE
       int "PI0_ADDRACK_PIPELINE" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PI0_RD_FIFO_APP_PIPELINE
       int "PI0_RD_FIFO_APP_PIPELINE" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PI0_RD_FIFO_MEM_PIPELINE
       int "PI0_RD_FIFO_MEM_PIPELINE" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PI0_WR_FIFO_APP_PIPELINE
       int "PI0_WR_FIFO_APP_PIPELINE" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PI0_WR_FIFO_MEM_PIPELINE
       int "PI0_WR_FIFO_MEM_PIPELINE" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PI0_PM_USED
       int "PI0_PM_USED" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PI0_PM_DC_CNTR
       int "PI0_PM_DC_CNTR" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PIM1_BASEADDR
       hex "PIM1_BASEADDR" if ALLOW_EDIT_AUTO
       default 0xFFFFFFFF

config XILINX_MPMC_0_PIM1_HIGHADDR
       hex "PIM1_HIGHADDR" if ALLOW_EDIT_AUTO
       default 0x00000000

config XILINX_MPMC_0_PIM1_OFFSET
       hex "PIM1_OFFSET" if ALLOW_EDIT_AUTO
       default 0x00000000

config XILINX_MPMC_0_PIM1_DATA_WIDTH
       int "PIM1_DATA_WIDTH" if ALLOW_EDIT_AUTO
       default 64

config XILINX_MPMC_0_PIM1_BASETYPE
       int "PIM1_BASETYPE" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PIM1_SUBTYPE
       string "PIM1_SUBTYPE" if ALLOW_EDIT_AUTO
       default "IXCL"

config XILINX_MPMC_0_XCL1_LINESIZE
       int "XCL1_LINESIZE" if ALLOW_EDIT_AUTO
       default 4

config XILINX_MPMC_0_XCL1_WRITEXFER
       int "XCL1_WRITEXFER" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_XCL1_PIPE_STAGES
       int "XCL1_PIPE_STAGES" if ALLOW_EDIT_AUTO
       default 2

config XILINX_MPMC_0_XCL1_B_IN_USE
       int "XCL1_B_IN_USE" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_PIM1_B_SUBTYPE
       string "PIM1_B_SUBTYPE" if ALLOW_EDIT_AUTO
       default "INACTIVE"

config XILINX_MPMC_0_XCL1_B_LINESIZE
       int "XCL1_B_LINESIZE" if ALLOW_EDIT_AUTO
       default 4

config XILINX_MPMC_0_XCL1_B_WRITEXFER
       int "XCL1_B_WRITEXFER" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SPLB1_AWIDTH
       int "SPLB1_AWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_SPLB1_DWIDTH
       int "SPLB1_DWIDTH" if ALLOW_EDIT_AUTO
       default 64

config XILINX_MPMC_0_SPLB1_NATIVE_DWIDTH
       int "SPLB1_NATIVE_DWIDTH" if ALLOW_EDIT_AUTO
       default 64

config XILINX_MPMC_0_SPLB1_NUM_MASTERS
       int "SPLB1_NUM_MASTERS" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SPLB1_MID_WIDTH
       int "SPLB1_MID_WIDTH" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SPLB1_P2P
       int "SPLB1_P2P" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SPLB1_SUPPORT_BURSTS
       int "SPLB1_SUPPORT_BURSTS" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_SPLB1_SMALLEST_MASTER
       int "SPLB1_SMALLEST_MASTER" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_SDMA_CTRL1_BASEADDR
       hex "SDMA_CTRL1_BASEADDR" if ALLOW_EDIT_AUTO
       default 0xFFFFFFFF

config XILINX_MPMC_0_SDMA_CTRL1_HIGHADDR
       hex "SDMA_CTRL1_HIGHADDR" if ALLOW_EDIT_AUTO
       default 0x00000000

config XILINX_MPMC_0_SDMA_CTRL1_AWIDTH
       int "SDMA_CTRL1_AWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_SDMA_CTRL1_DWIDTH
       int "SDMA_CTRL1_DWIDTH" if ALLOW_EDIT_AUTO
       default 64

config XILINX_MPMC_0_SDMA_CTRL1_NATIVE_DWIDTH
       int "SDMA_CTRL1_NATIVE_DWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_SDMA_CTRL1_NUM_MASTERS
       int "SDMA_CTRL1_NUM_MASTERS" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SDMA_CTRL1_MID_WIDTH
       int "SDMA_CTRL1_MID_WIDTH" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SDMA_CTRL1_P2P
       int "SDMA_CTRL1_P2P" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SDMA_CTRL1_SUPPORT_BURSTS
       int "SDMA_CTRL1_SUPPORT_BURSTS" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_SDMA_CTRL1_SMALLEST_MASTER
       int "SDMA_CTRL1_SMALLEST_MASTER" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_SDMA1_COMPLETED_ERR_TX
       int "SDMA1_COMPLETED_ERR_TX" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SDMA1_COMPLETED_ERR_RX
       int "SDMA1_COMPLETED_ERR_RX" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SDMA1_PRESCALAR
       int "SDMA1_PRESCALAR" if ALLOW_EDIT_AUTO
       default 1023

config XILINX_MPMC_0_SDMA1_PI2LL_CLK_RATIO
       int "SDMA1_PI2LL_CLK_RATIO" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PPC440MC1_BURST_LENGTH
       int "PPC440MC1_BURST_LENGTH" if ALLOW_EDIT_AUTO
       default 4

config XILINX_MPMC_0_PPC440MC1_PIPE_STAGES
       int "PPC440MC1_PIPE_STAGES" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_VFBC1_CMD_FIFO_DEPTH
       int "VFBC1_CMD_FIFO_DEPTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_VFBC1_CMD_AFULL_COUNT
       int "VFBC1_CMD_AFULL_COUNT" if ALLOW_EDIT_AUTO
       default 3

config XILINX_MPMC_0_VFBC1_RDWD_DATA_WIDTH
       int "VFBC1_RDWD_DATA_WIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_VFBC1_RDWD_FIFO_DEPTH
       int "VFBC1_RDWD_FIFO_DEPTH" if ALLOW_EDIT_AUTO
       default 1024

config XILINX_MPMC_0_VFBC1_RD_AEMPTY_WD_AFULL_COUNT
       int "VFBC1_RD_AEMPTY_WD_AFULL_COUNT" if ALLOW_EDIT_AUTO
       default 3

config XILINX_MPMC_0_PI1_RD_FIFO_TYPE
       string "PI1_RD_FIFO_TYPE" if ALLOW_EDIT_AUTO
       default "BRAM"

config XILINX_MPMC_0_PI1_WR_FIFO_TYPE
       string "PI1_WR_FIFO_TYPE" if ALLOW_EDIT_AUTO
       default "DISABLED"

config XILINX_MPMC_0_PI1_ADDRACK_PIPELINE
       int "PI1_ADDRACK_PIPELINE" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PI1_RD_FIFO_APP_PIPELINE
       int "PI1_RD_FIFO_APP_PIPELINE" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PI1_RD_FIFO_MEM_PIPELINE
       int "PI1_RD_FIFO_MEM_PIPELINE" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PI1_WR_FIFO_APP_PIPELINE
       int "PI1_WR_FIFO_APP_PIPELINE" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PI1_WR_FIFO_MEM_PIPELINE
       int "PI1_WR_FIFO_MEM_PIPELINE" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PI1_PM_USED
       int "PI1_PM_USED" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PI1_PM_DC_CNTR
       int "PI1_PM_DC_CNTR" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PIM2_BASEADDR
       hex "PIM2_BASEADDR" if ALLOW_EDIT_AUTO
       default 0xFFFFFFFF

config XILINX_MPMC_0_PIM2_HIGHADDR
       hex "PIM2_HIGHADDR" if ALLOW_EDIT_AUTO
       default 0x00000000

config XILINX_MPMC_0_PIM2_OFFSET
       hex "PIM2_OFFSET" if ALLOW_EDIT_AUTO
       default 0x00000000

config XILINX_MPMC_0_PIM2_DATA_WIDTH
       int "PIM2_DATA_WIDTH" if ALLOW_EDIT_AUTO
       default 64

config XILINX_MPMC_0_PIM2_BASETYPE
       int "PIM2_BASETYPE" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PIM2_SUBTYPE
       string "PIM2_SUBTYPE" if ALLOW_EDIT_AUTO
       default "DXCL"

config XILINX_MPMC_0_XCL2_LINESIZE
       int "XCL2_LINESIZE" if ALLOW_EDIT_AUTO
       default 4

config XILINX_MPMC_0_XCL2_WRITEXFER
       int "XCL2_WRITEXFER" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_XCL2_PIPE_STAGES
       int "XCL2_PIPE_STAGES" if ALLOW_EDIT_AUTO
       default 2

config XILINX_MPMC_0_XCL2_B_IN_USE
       int "XCL2_B_IN_USE" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_PIM2_B_SUBTYPE
       string "PIM2_B_SUBTYPE" if ALLOW_EDIT_AUTO
       default "INACTIVE"

config XILINX_MPMC_0_XCL2_B_LINESIZE
       int "XCL2_B_LINESIZE" if ALLOW_EDIT_AUTO
       default 4

config XILINX_MPMC_0_XCL2_B_WRITEXFER
       int "XCL2_B_WRITEXFER" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SPLB2_AWIDTH
       int "SPLB2_AWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_SPLB2_DWIDTH
       int "SPLB2_DWIDTH" if ALLOW_EDIT_AUTO
       default 64

config XILINX_MPMC_0_SPLB2_NATIVE_DWIDTH
       int "SPLB2_NATIVE_DWIDTH" if ALLOW_EDIT_AUTO
       default 64

config XILINX_MPMC_0_SPLB2_NUM_MASTERS
       int "SPLB2_NUM_MASTERS" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SPLB2_MID_WIDTH
       int "SPLB2_MID_WIDTH" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SPLB2_P2P
       int "SPLB2_P2P" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SPLB2_SUPPORT_BURSTS
       int "SPLB2_SUPPORT_BURSTS" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_SPLB2_SMALLEST_MASTER
       int "SPLB2_SMALLEST_MASTER" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_SDMA_CTRL2_BASEADDR
       hex "SDMA_CTRL2_BASEADDR" if ALLOW_EDIT_AUTO
       default 0xFFFFFFFF

config XILINX_MPMC_0_SDMA_CTRL2_HIGHADDR
       hex "SDMA_CTRL2_HIGHADDR" if ALLOW_EDIT_AUTO
       default 0x00000000

config XILINX_MPMC_0_SDMA_CTRL2_AWIDTH
       int "SDMA_CTRL2_AWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_SDMA_CTRL2_DWIDTH
       int "SDMA_CTRL2_DWIDTH" if ALLOW_EDIT_AUTO
       default 64

config XILINX_MPMC_0_SDMA_CTRL2_NATIVE_DWIDTH
       int "SDMA_CTRL2_NATIVE_DWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_SDMA_CTRL2_NUM_MASTERS
       int "SDMA_CTRL2_NUM_MASTERS" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SDMA_CTRL2_MID_WIDTH
       int "SDMA_CTRL2_MID_WIDTH" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SDMA_CTRL2_P2P
       int "SDMA_CTRL2_P2P" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SDMA_CTRL2_SUPPORT_BURSTS
       int "SDMA_CTRL2_SUPPORT_BURSTS" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_SDMA_CTRL2_SMALLEST_MASTER
       int "SDMA_CTRL2_SMALLEST_MASTER" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_SDMA2_COMPLETED_ERR_TX
       int "SDMA2_COMPLETED_ERR_TX" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SDMA2_COMPLETED_ERR_RX
       int "SDMA2_COMPLETED_ERR_RX" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SDMA2_PRESCALAR
       int "SDMA2_PRESCALAR" if ALLOW_EDIT_AUTO
       default 1023

config XILINX_MPMC_0_SDMA2_PI2LL_CLK_RATIO
       int "SDMA2_PI2LL_CLK_RATIO" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PPC440MC2_BURST_LENGTH
       int "PPC440MC2_BURST_LENGTH" if ALLOW_EDIT_AUTO
       default 4

config XILINX_MPMC_0_PPC440MC2_PIPE_STAGES
       int "PPC440MC2_PIPE_STAGES" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_VFBC2_CMD_FIFO_DEPTH
       int "VFBC2_CMD_FIFO_DEPTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_VFBC2_CMD_AFULL_COUNT
       int "VFBC2_CMD_AFULL_COUNT" if ALLOW_EDIT_AUTO
       default 3

config XILINX_MPMC_0_VFBC2_RDWD_DATA_WIDTH
       int "VFBC2_RDWD_DATA_WIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_VFBC2_RDWD_FIFO_DEPTH
       int "VFBC2_RDWD_FIFO_DEPTH" if ALLOW_EDIT_AUTO
       default 1024

config XILINX_MPMC_0_VFBC2_RD_AEMPTY_WD_AFULL_COUNT
       int "VFBC2_RD_AEMPTY_WD_AFULL_COUNT" if ALLOW_EDIT_AUTO
       default 3

config XILINX_MPMC_0_PI2_RD_FIFO_TYPE
       string "PI2_RD_FIFO_TYPE" if ALLOW_EDIT_AUTO
       default "BRAM"

config XILINX_MPMC_0_PI2_WR_FIFO_TYPE
       string "PI2_WR_FIFO_TYPE" if ALLOW_EDIT_AUTO
       default "BRAM"

config XILINX_MPMC_0_PI2_ADDRACK_PIPELINE
       int "PI2_ADDRACK_PIPELINE" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PI2_RD_FIFO_APP_PIPELINE
       int "PI2_RD_FIFO_APP_PIPELINE" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PI2_RD_FIFO_MEM_PIPELINE
       int "PI2_RD_FIFO_MEM_PIPELINE" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PI2_WR_FIFO_APP_PIPELINE
       int "PI2_WR_FIFO_APP_PIPELINE" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PI2_WR_FIFO_MEM_PIPELINE
       int "PI2_WR_FIFO_MEM_PIPELINE" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PI2_PM_USED
       int "PI2_PM_USED" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PI2_PM_DC_CNTR
       int "PI2_PM_DC_CNTR" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PIM3_BASEADDR
       hex "PIM3_BASEADDR" if ALLOW_EDIT_AUTO
       default 0xFFFFFFFF

config XILINX_MPMC_0_PIM3_HIGHADDR
       hex "PIM3_HIGHADDR" if ALLOW_EDIT_AUTO
       default 0x00000000

config XILINX_MPMC_0_PIM3_OFFSET
       hex "PIM3_OFFSET" if ALLOW_EDIT_AUTO
       default 0x00000000

config XILINX_MPMC_0_PIM3_DATA_WIDTH
       int "PIM3_DATA_WIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_PIM3_BASETYPE
       int "PIM3_BASETYPE" if ALLOW_EDIT_AUTO
       default 4

config XILINX_MPMC_0_PIM3_SUBTYPE
       string "PIM3_SUBTYPE" if ALLOW_EDIT_AUTO
       default "NPI"

config XILINX_MPMC_0_XCL3_LINESIZE
       int "XCL3_LINESIZE" if ALLOW_EDIT_AUTO
       default 4

config XILINX_MPMC_0_XCL3_WRITEXFER
       int "XCL3_WRITEXFER" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_XCL3_PIPE_STAGES
       int "XCL3_PIPE_STAGES" if ALLOW_EDIT_AUTO
       default 2

config XILINX_MPMC_0_XCL3_B_IN_USE
       int "XCL3_B_IN_USE" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_PIM3_B_SUBTYPE
       string "PIM3_B_SUBTYPE" if ALLOW_EDIT_AUTO
       default "NPI"

config XILINX_MPMC_0_XCL3_B_LINESIZE
       int "XCL3_B_LINESIZE" if ALLOW_EDIT_AUTO
       default 4

config XILINX_MPMC_0_XCL3_B_WRITEXFER
       int "XCL3_B_WRITEXFER" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SPLB3_AWIDTH
       int "SPLB3_AWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_SPLB3_DWIDTH
       int "SPLB3_DWIDTH" if ALLOW_EDIT_AUTO
       default 64

config XILINX_MPMC_0_SPLB3_NATIVE_DWIDTH
       int "SPLB3_NATIVE_DWIDTH" if ALLOW_EDIT_AUTO
       default 64

config XILINX_MPMC_0_SPLB3_NUM_MASTERS
       int "SPLB3_NUM_MASTERS" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SPLB3_MID_WIDTH
       int "SPLB3_MID_WIDTH" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SPLB3_P2P
       int "SPLB3_P2P" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SPLB3_SUPPORT_BURSTS
       int "SPLB3_SUPPORT_BURSTS" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_SPLB3_SMALLEST_MASTER
       int "SPLB3_SMALLEST_MASTER" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_SDMA_CTRL3_BASEADDR
       hex "SDMA_CTRL3_BASEADDR" if ALLOW_EDIT_AUTO
       default 0xFFFFFFFF

config XILINX_MPMC_0_SDMA_CTRL3_HIGHADDR
       hex "SDMA_CTRL3_HIGHADDR" if ALLOW_EDIT_AUTO
       default 0x00000000

config XILINX_MPMC_0_SDMA_CTRL3_AWIDTH
       int "SDMA_CTRL3_AWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_SDMA_CTRL3_DWIDTH
       int "SDMA_CTRL3_DWIDTH" if ALLOW_EDIT_AUTO
       default 64

config XILINX_MPMC_0_SDMA_CTRL3_NATIVE_DWIDTH
       int "SDMA_CTRL3_NATIVE_DWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_SDMA_CTRL3_NUM_MASTERS
       int "SDMA_CTRL3_NUM_MASTERS" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SDMA_CTRL3_MID_WIDTH
       int "SDMA_CTRL3_MID_WIDTH" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SDMA_CTRL3_P2P
       int "SDMA_CTRL3_P2P" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SDMA_CTRL3_SUPPORT_BURSTS
       int "SDMA_CTRL3_SUPPORT_BURSTS" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_SDMA_CTRL3_SMALLEST_MASTER
       int "SDMA_CTRL3_SMALLEST_MASTER" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_SDMA3_COMPLETED_ERR_TX
       int "SDMA3_COMPLETED_ERR_TX" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SDMA3_COMPLETED_ERR_RX
       int "SDMA3_COMPLETED_ERR_RX" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SDMA3_PRESCALAR
       int "SDMA3_PRESCALAR" if ALLOW_EDIT_AUTO
       default 1023

config XILINX_MPMC_0_SDMA3_PI2LL_CLK_RATIO
       int "SDMA3_PI2LL_CLK_RATIO" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PPC440MC3_BURST_LENGTH
       int "PPC440MC3_BURST_LENGTH" if ALLOW_EDIT_AUTO
       default 4

config XILINX_MPMC_0_PPC440MC3_PIPE_STAGES
       int "PPC440MC3_PIPE_STAGES" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_VFBC3_CMD_FIFO_DEPTH
       int "VFBC3_CMD_FIFO_DEPTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_VFBC3_CMD_AFULL_COUNT
       int "VFBC3_CMD_AFULL_COUNT" if ALLOW_EDIT_AUTO
       default 3

config XILINX_MPMC_0_VFBC3_RDWD_DATA_WIDTH
       int "VFBC3_RDWD_DATA_WIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_VFBC3_RDWD_FIFO_DEPTH
       int "VFBC3_RDWD_FIFO_DEPTH" if ALLOW_EDIT_AUTO
       default 1024

config XILINX_MPMC_0_VFBC3_RD_AEMPTY_WD_AFULL_COUNT
       int "VFBC3_RD_AEMPTY_WD_AFULL_COUNT" if ALLOW_EDIT_AUTO
       default 3

config XILINX_MPMC_0_PI3_RD_FIFO_TYPE
       string "PI3_RD_FIFO_TYPE" if ALLOW_EDIT_AUTO
       default "BRAM"

config XILINX_MPMC_0_PI3_WR_FIFO_TYPE
       string "PI3_WR_FIFO_TYPE" if ALLOW_EDIT_AUTO
       default "BRAM"

config XILINX_MPMC_0_PI3_ADDRACK_PIPELINE
       int "PI3_ADDRACK_PIPELINE" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PI3_RD_FIFO_APP_PIPELINE
       int "PI3_RD_FIFO_APP_PIPELINE" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PI3_RD_FIFO_MEM_PIPELINE
       int "PI3_RD_FIFO_MEM_PIPELINE" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PI3_WR_FIFO_APP_PIPELINE
       int "PI3_WR_FIFO_APP_PIPELINE" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PI3_WR_FIFO_MEM_PIPELINE
       int "PI3_WR_FIFO_MEM_PIPELINE" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PI3_PM_USED
       int "PI3_PM_USED" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PI3_PM_DC_CNTR
       int "PI3_PM_DC_CNTR" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PIM4_BASEADDR
       hex "PIM4_BASEADDR" if ALLOW_EDIT_AUTO
       default 0xFFFFFFFF

config XILINX_MPMC_0_PIM4_HIGHADDR
       hex "PIM4_HIGHADDR" if ALLOW_EDIT_AUTO
       default 0x00000000

config XILINX_MPMC_0_PIM4_OFFSET
       hex "PIM4_OFFSET" if ALLOW_EDIT_AUTO
       default 0x00000000

config XILINX_MPMC_0_PIM4_DATA_WIDTH
       int "PIM4_DATA_WIDTH" if ALLOW_EDIT_AUTO
       default 64

config XILINX_MPMC_0_PIM4_BASETYPE
       int "PIM4_BASETYPE" if ALLOW_EDIT_AUTO
       default 3

config XILINX_MPMC_0_PIM4_SUBTYPE
       string "PIM4_SUBTYPE" if ALLOW_EDIT_AUTO
       default "SDMA"

config XILINX_MPMC_0_XCL4_LINESIZE
       int "XCL4_LINESIZE" if ALLOW_EDIT_AUTO
       default 4

config XILINX_MPMC_0_XCL4_WRITEXFER
       int "XCL4_WRITEXFER" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_XCL4_PIPE_STAGES
       int "XCL4_PIPE_STAGES" if ALLOW_EDIT_AUTO
       default 2

config XILINX_MPMC_0_XCL4_B_IN_USE
       int "XCL4_B_IN_USE" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_PIM4_B_SUBTYPE
       string "PIM4_B_SUBTYPE" if ALLOW_EDIT_AUTO
       default "SDMA"

config XILINX_MPMC_0_XCL4_B_LINESIZE
       int "XCL4_B_LINESIZE" if ALLOW_EDIT_AUTO
       default 4

config XILINX_MPMC_0_XCL4_B_WRITEXFER
       int "XCL4_B_WRITEXFER" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SPLB4_AWIDTH
       int "SPLB4_AWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_SPLB4_DWIDTH
       int "SPLB4_DWIDTH" if ALLOW_EDIT_AUTO
       default 64

config XILINX_MPMC_0_SPLB4_NATIVE_DWIDTH
       int "SPLB4_NATIVE_DWIDTH" if ALLOW_EDIT_AUTO
       default 64

config XILINX_MPMC_0_SPLB4_NUM_MASTERS
       int "SPLB4_NUM_MASTERS" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SPLB4_MID_WIDTH
       int "SPLB4_MID_WIDTH" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SPLB4_P2P
       int "SPLB4_P2P" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SPLB4_SUPPORT_BURSTS
       int "SPLB4_SUPPORT_BURSTS" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_SPLB4_SMALLEST_MASTER
       int "SPLB4_SMALLEST_MASTER" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_SDMA_CTRL4_BASEADDR
       hex "SDMA_CTRL4_BASEADDR" if ALLOW_EDIT_AUTO
       default 0xFFFFFFFF

config XILINX_MPMC_0_SDMA_CTRL4_HIGHADDR
       hex "SDMA_CTRL4_HIGHADDR" if ALLOW_EDIT_AUTO
       default 0x00000000

config XILINX_MPMC_0_SDMA_CTRL4_AWIDTH
       int "SDMA_CTRL4_AWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_SDMA_CTRL4_DWIDTH
       int "SDMA_CTRL4_DWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_SDMA_CTRL4_NATIVE_DWIDTH
       int "SDMA_CTRL4_NATIVE_DWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_SDMA_CTRL4_NUM_MASTERS
       int "SDMA_CTRL4_NUM_MASTERS" if ALLOW_EDIT_AUTO
       default 4

config XILINX_MPMC_0_SDMA_CTRL4_MID_WIDTH
       int "SDMA_CTRL4_MID_WIDTH" if ALLOW_EDIT_AUTO
       default 2

config XILINX_MPMC_0_SDMA_CTRL4_P2P
       int "SDMA_CTRL4_P2P" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_SDMA_CTRL4_SUPPORT_BURSTS
       int "SDMA_CTRL4_SUPPORT_BURSTS" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_SDMA_CTRL4_SMALLEST_MASTER
       int "SDMA_CTRL4_SMALLEST_MASTER" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_SDMA4_COMPLETED_ERR_TX
       int "SDMA4_COMPLETED_ERR_TX" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SDMA4_COMPLETED_ERR_RX
       int "SDMA4_COMPLETED_ERR_RX" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SDMA4_PRESCALAR
       int "SDMA4_PRESCALAR" if ALLOW_EDIT_AUTO
       default 1023

config XILINX_MPMC_0_SDMA4_PI2LL_CLK_RATIO
       int "SDMA4_PI2LL_CLK_RATIO" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PPC440MC4_BURST_LENGTH
       int "PPC440MC4_BURST_LENGTH" if ALLOW_EDIT_AUTO
       default 4

config XILINX_MPMC_0_PPC440MC4_PIPE_STAGES
       int "PPC440MC4_PIPE_STAGES" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_VFBC4_CMD_FIFO_DEPTH
       int "VFBC4_CMD_FIFO_DEPTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_VFBC4_CMD_AFULL_COUNT
       int "VFBC4_CMD_AFULL_COUNT" if ALLOW_EDIT_AUTO
       default 3

config XILINX_MPMC_0_VFBC4_RDWD_DATA_WIDTH
       int "VFBC4_RDWD_DATA_WIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_VFBC4_RDWD_FIFO_DEPTH
       int "VFBC4_RDWD_FIFO_DEPTH" if ALLOW_EDIT_AUTO
       default 1024

config XILINX_MPMC_0_VFBC4_RD_AEMPTY_WD_AFULL_COUNT
       int "VFBC4_RD_AEMPTY_WD_AFULL_COUNT" if ALLOW_EDIT_AUTO
       default 3

config XILINX_MPMC_0_PI4_RD_FIFO_TYPE
       string "PI4_RD_FIFO_TYPE" if ALLOW_EDIT_AUTO
       default "BRAM"

config XILINX_MPMC_0_PI4_WR_FIFO_TYPE
       string "PI4_WR_FIFO_TYPE" if ALLOW_EDIT_AUTO
       default "BRAM"

config XILINX_MPMC_0_PI4_ADDRACK_PIPELINE
       int "PI4_ADDRACK_PIPELINE" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PI4_RD_FIFO_APP_PIPELINE
       int "PI4_RD_FIFO_APP_PIPELINE" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PI4_RD_FIFO_MEM_PIPELINE
       int "PI4_RD_FIFO_MEM_PIPELINE" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PI4_WR_FIFO_APP_PIPELINE
       int "PI4_WR_FIFO_APP_PIPELINE" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PI4_WR_FIFO_MEM_PIPELINE
       int "PI4_WR_FIFO_MEM_PIPELINE" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PI4_PM_USED
       int "PI4_PM_USED" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PI4_PM_DC_CNTR
       int "PI4_PM_DC_CNTR" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PIM5_BASEADDR
       hex "PIM5_BASEADDR" if ALLOW_EDIT_AUTO
       default 0xFFFFFFFF

config XILINX_MPMC_0_PIM5_HIGHADDR
       hex "PIM5_HIGHADDR" if ALLOW_EDIT_AUTO
       default 0x00000000

config XILINX_MPMC_0_PIM5_OFFSET
       hex "PIM5_OFFSET" if ALLOW_EDIT_AUTO
       default 0x00000000

config XILINX_MPMC_0_PIM5_DATA_WIDTH
       int "PIM5_DATA_WIDTH" if ALLOW_EDIT_AUTO
       default 64

config XILINX_MPMC_0_PIM5_BASETYPE
       int "PIM5_BASETYPE" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_PIM5_SUBTYPE
       string "PIM5_SUBTYPE" if ALLOW_EDIT_AUTO
       default "INACTIVE"

config XILINX_MPMC_0_XCL5_LINESIZE
       int "XCL5_LINESIZE" if ALLOW_EDIT_AUTO
       default 4

config XILINX_MPMC_0_XCL5_WRITEXFER
       int "XCL5_WRITEXFER" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_XCL5_PIPE_STAGES
       int "XCL5_PIPE_STAGES" if ALLOW_EDIT_AUTO
       default 2

config XILINX_MPMC_0_XCL5_B_IN_USE
       int "XCL5_B_IN_USE" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_PIM5_B_SUBTYPE
       string "PIM5_B_SUBTYPE" if ALLOW_EDIT_AUTO
       default "INACTIVE"

config XILINX_MPMC_0_XCL5_B_LINESIZE
       int "XCL5_B_LINESIZE" if ALLOW_EDIT_AUTO
       default 4

config XILINX_MPMC_0_XCL5_B_WRITEXFER
       int "XCL5_B_WRITEXFER" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SPLB5_AWIDTH
       int "SPLB5_AWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_SPLB5_DWIDTH
       int "SPLB5_DWIDTH" if ALLOW_EDIT_AUTO
       default 64

config XILINX_MPMC_0_SPLB5_NATIVE_DWIDTH
       int "SPLB5_NATIVE_DWIDTH" if ALLOW_EDIT_AUTO
       default 64

config XILINX_MPMC_0_SPLB5_NUM_MASTERS
       int "SPLB5_NUM_MASTERS" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SPLB5_MID_WIDTH
       int "SPLB5_MID_WIDTH" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SPLB5_P2P
       int "SPLB5_P2P" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SPLB5_SUPPORT_BURSTS
       int "SPLB5_SUPPORT_BURSTS" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_SPLB5_SMALLEST_MASTER
       int "SPLB5_SMALLEST_MASTER" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_SDMA_CTRL5_BASEADDR
       hex "SDMA_CTRL5_BASEADDR" if ALLOW_EDIT_AUTO
       default 0xFFFFFFFF

config XILINX_MPMC_0_SDMA_CTRL5_HIGHADDR
       hex "SDMA_CTRL5_HIGHADDR" if ALLOW_EDIT_AUTO
       default 0x00000000

config XILINX_MPMC_0_SDMA_CTRL5_AWIDTH
       int "SDMA_CTRL5_AWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_SDMA_CTRL5_DWIDTH
       int "SDMA_CTRL5_DWIDTH" if ALLOW_EDIT_AUTO
       default 64

config XILINX_MPMC_0_SDMA_CTRL5_NATIVE_DWIDTH
       int "SDMA_CTRL5_NATIVE_DWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_SDMA_CTRL5_NUM_MASTERS
       int "SDMA_CTRL5_NUM_MASTERS" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SDMA_CTRL5_MID_WIDTH
       int "SDMA_CTRL5_MID_WIDTH" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SDMA_CTRL5_P2P
       int "SDMA_CTRL5_P2P" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SDMA_CTRL5_SUPPORT_BURSTS
       int "SDMA_CTRL5_SUPPORT_BURSTS" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_SDMA_CTRL5_SMALLEST_MASTER
       int "SDMA_CTRL5_SMALLEST_MASTER" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_SDMA5_COMPLETED_ERR_TX
       int "SDMA5_COMPLETED_ERR_TX" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SDMA5_COMPLETED_ERR_RX
       int "SDMA5_COMPLETED_ERR_RX" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SDMA5_PRESCALAR
       int "SDMA5_PRESCALAR" if ALLOW_EDIT_AUTO
       default 1023

config XILINX_MPMC_0_SDMA5_PI2LL_CLK_RATIO
       int "SDMA5_PI2LL_CLK_RATIO" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PPC440MC5_BURST_LENGTH
       int "PPC440MC5_BURST_LENGTH" if ALLOW_EDIT_AUTO
       default 4

config XILINX_MPMC_0_PPC440MC5_PIPE_STAGES
       int "PPC440MC5_PIPE_STAGES" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_VFBC5_CMD_FIFO_DEPTH
       int "VFBC5_CMD_FIFO_DEPTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_VFBC5_CMD_AFULL_COUNT
       int "VFBC5_CMD_AFULL_COUNT" if ALLOW_EDIT_AUTO
       default 3

config XILINX_MPMC_0_VFBC5_RDWD_DATA_WIDTH
       int "VFBC5_RDWD_DATA_WIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_VFBC5_RDWD_FIFO_DEPTH
       int "VFBC5_RDWD_FIFO_DEPTH" if ALLOW_EDIT_AUTO
       default 1024

config XILINX_MPMC_0_VFBC5_RD_AEMPTY_WD_AFULL_COUNT
       int "VFBC5_RD_AEMPTY_WD_AFULL_COUNT" if ALLOW_EDIT_AUTO
       default 3

config XILINX_MPMC_0_PI5_RD_FIFO_TYPE
       string "PI5_RD_FIFO_TYPE" if ALLOW_EDIT_AUTO
       default "BRAM"

config XILINX_MPMC_0_PI5_WR_FIFO_TYPE
       string "PI5_WR_FIFO_TYPE" if ALLOW_EDIT_AUTO
       default "BRAM"

config XILINX_MPMC_0_PI5_ADDRACK_PIPELINE
       int "PI5_ADDRACK_PIPELINE" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PI5_RD_FIFO_APP_PIPELINE
       int "PI5_RD_FIFO_APP_PIPELINE" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PI5_RD_FIFO_MEM_PIPELINE
       int "PI5_RD_FIFO_MEM_PIPELINE" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PI5_WR_FIFO_APP_PIPELINE
       int "PI5_WR_FIFO_APP_PIPELINE" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PI5_WR_FIFO_MEM_PIPELINE
       int "PI5_WR_FIFO_MEM_PIPELINE" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PI5_PM_USED
       int "PI5_PM_USED" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PI5_PM_DC_CNTR
       int "PI5_PM_DC_CNTR" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PIM6_BASEADDR
       hex "PIM6_BASEADDR" if ALLOW_EDIT_AUTO
       default 0xFFFFFFFF

config XILINX_MPMC_0_PIM6_HIGHADDR
       hex "PIM6_HIGHADDR" if ALLOW_EDIT_AUTO
       default 0x00000000

config XILINX_MPMC_0_PIM6_OFFSET
       hex "PIM6_OFFSET" if ALLOW_EDIT_AUTO
       default 0x00000000

config XILINX_MPMC_0_PIM6_DATA_WIDTH
       int "PIM6_DATA_WIDTH" if ALLOW_EDIT_AUTO
       default 64

config XILINX_MPMC_0_PIM6_BASETYPE
       int "PIM6_BASETYPE" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_PIM6_SUBTYPE
       string "PIM6_SUBTYPE" if ALLOW_EDIT_AUTO
       default "INACTIVE"

config XILINX_MPMC_0_XCL6_LINESIZE
       int "XCL6_LINESIZE" if ALLOW_EDIT_AUTO
       default 4

config XILINX_MPMC_0_XCL6_WRITEXFER
       int "XCL6_WRITEXFER" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_XCL6_PIPE_STAGES
       int "XCL6_PIPE_STAGES" if ALLOW_EDIT_AUTO
       default 2

config XILINX_MPMC_0_XCL6_B_IN_USE
       int "XCL6_B_IN_USE" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_PIM6_B_SUBTYPE
       string "PIM6_B_SUBTYPE" if ALLOW_EDIT_AUTO
       default "INACTIVE"

config XILINX_MPMC_0_XCL6_B_LINESIZE
       int "XCL6_B_LINESIZE" if ALLOW_EDIT_AUTO
       default 4

config XILINX_MPMC_0_XCL6_B_WRITEXFER
       int "XCL6_B_WRITEXFER" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SPLB6_AWIDTH
       int "SPLB6_AWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_SPLB6_DWIDTH
       int "SPLB6_DWIDTH" if ALLOW_EDIT_AUTO
       default 64

config XILINX_MPMC_0_SPLB6_NATIVE_DWIDTH
       int "SPLB6_NATIVE_DWIDTH" if ALLOW_EDIT_AUTO
       default 64

config XILINX_MPMC_0_SPLB6_NUM_MASTERS
       int "SPLB6_NUM_MASTERS" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SPLB6_MID_WIDTH
       int "SPLB6_MID_WIDTH" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SPLB6_P2P
       int "SPLB6_P2P" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SPLB6_SUPPORT_BURSTS
       int "SPLB6_SUPPORT_BURSTS" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_SPLB6_SMALLEST_MASTER
       int "SPLB6_SMALLEST_MASTER" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_SDMA_CTRL6_BASEADDR
       hex "SDMA_CTRL6_BASEADDR" if ALLOW_EDIT_AUTO
       default 0xFFFFFFFF

config XILINX_MPMC_0_SDMA_CTRL6_HIGHADDR
       hex "SDMA_CTRL6_HIGHADDR" if ALLOW_EDIT_AUTO
       default 0x00000000

config XILINX_MPMC_0_SDMA_CTRL6_AWIDTH
       int "SDMA_CTRL6_AWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_SDMA_CTRL6_DWIDTH
       int "SDMA_CTRL6_DWIDTH" if ALLOW_EDIT_AUTO
       default 64

config XILINX_MPMC_0_SDMA_CTRL6_NATIVE_DWIDTH
       int "SDMA_CTRL6_NATIVE_DWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_SDMA_CTRL6_NUM_MASTERS
       int "SDMA_CTRL6_NUM_MASTERS" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SDMA_CTRL6_MID_WIDTH
       int "SDMA_CTRL6_MID_WIDTH" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SDMA_CTRL6_P2P
       int "SDMA_CTRL6_P2P" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SDMA_CTRL6_SUPPORT_BURSTS
       int "SDMA_CTRL6_SUPPORT_BURSTS" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_SDMA_CTRL6_SMALLEST_MASTER
       int "SDMA_CTRL6_SMALLEST_MASTER" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_SDMA6_COMPLETED_ERR_TX
       int "SDMA6_COMPLETED_ERR_TX" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SDMA6_COMPLETED_ERR_RX
       int "SDMA6_COMPLETED_ERR_RX" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SDMA6_PRESCALAR
       int "SDMA6_PRESCALAR" if ALLOW_EDIT_AUTO
       default 1023

config XILINX_MPMC_0_SDMA6_PI2LL_CLK_RATIO
       int "SDMA6_PI2LL_CLK_RATIO" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PPC440MC6_BURST_LENGTH
       int "PPC440MC6_BURST_LENGTH" if ALLOW_EDIT_AUTO
       default 4

config XILINX_MPMC_0_PPC440MC6_PIPE_STAGES
       int "PPC440MC6_PIPE_STAGES" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_VFBC6_CMD_FIFO_DEPTH
       int "VFBC6_CMD_FIFO_DEPTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_VFBC6_CMD_AFULL_COUNT
       int "VFBC6_CMD_AFULL_COUNT" if ALLOW_EDIT_AUTO
       default 3

config XILINX_MPMC_0_VFBC6_RDWD_DATA_WIDTH
       int "VFBC6_RDWD_DATA_WIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_VFBC6_RDWD_FIFO_DEPTH
       int "VFBC6_RDWD_FIFO_DEPTH" if ALLOW_EDIT_AUTO
       default 1024

config XILINX_MPMC_0_VFBC6_RD_AEMPTY_WD_AFULL_COUNT
       int "VFBC6_RD_AEMPTY_WD_AFULL_COUNT" if ALLOW_EDIT_AUTO
       default 3

config XILINX_MPMC_0_PI6_RD_FIFO_TYPE
       string "PI6_RD_FIFO_TYPE" if ALLOW_EDIT_AUTO
       default "BRAM"

config XILINX_MPMC_0_PI6_WR_FIFO_TYPE
       string "PI6_WR_FIFO_TYPE" if ALLOW_EDIT_AUTO
       default "BRAM"

config XILINX_MPMC_0_PI6_ADDRACK_PIPELINE
       int "PI6_ADDRACK_PIPELINE" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PI6_RD_FIFO_APP_PIPELINE
       int "PI6_RD_FIFO_APP_PIPELINE" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PI6_RD_FIFO_MEM_PIPELINE
       int "PI6_RD_FIFO_MEM_PIPELINE" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PI6_WR_FIFO_APP_PIPELINE
       int "PI6_WR_FIFO_APP_PIPELINE" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PI6_WR_FIFO_MEM_PIPELINE
       int "PI6_WR_FIFO_MEM_PIPELINE" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PI6_PM_USED
       int "PI6_PM_USED" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PI6_PM_DC_CNTR
       int "PI6_PM_DC_CNTR" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PIM7_BASEADDR
       hex "PIM7_BASEADDR" if ALLOW_EDIT_AUTO
       default 0xFFFFFFFF

config XILINX_MPMC_0_PIM7_HIGHADDR
       hex "PIM7_HIGHADDR" if ALLOW_EDIT_AUTO
       default 0x00000000

config XILINX_MPMC_0_PIM7_OFFSET
       hex "PIM7_OFFSET" if ALLOW_EDIT_AUTO
       default 0x00000000

config XILINX_MPMC_0_PIM7_DATA_WIDTH
       int "PIM7_DATA_WIDTH" if ALLOW_EDIT_AUTO
       default 64

config XILINX_MPMC_0_PIM7_BASETYPE
       int "PIM7_BASETYPE" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_PIM7_SUBTYPE
       string "PIM7_SUBTYPE" if ALLOW_EDIT_AUTO
       default "INACTIVE"

config XILINX_MPMC_0_XCL7_LINESIZE
       int "XCL7_LINESIZE" if ALLOW_EDIT_AUTO
       default 4

config XILINX_MPMC_0_XCL7_WRITEXFER
       int "XCL7_WRITEXFER" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_XCL7_PIPE_STAGES
       int "XCL7_PIPE_STAGES" if ALLOW_EDIT_AUTO
       default 2

config XILINX_MPMC_0_XCL7_B_IN_USE
       int "XCL7_B_IN_USE" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_PIM7_B_SUBTYPE
       string "PIM7_B_SUBTYPE" if ALLOW_EDIT_AUTO
       default "INACTIVE"

config XILINX_MPMC_0_XCL7_B_LINESIZE
       int "XCL7_B_LINESIZE" if ALLOW_EDIT_AUTO
       default 4

config XILINX_MPMC_0_XCL7_B_WRITEXFER
       int "XCL7_B_WRITEXFER" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SPLB7_AWIDTH
       int "SPLB7_AWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_SPLB7_DWIDTH
       int "SPLB7_DWIDTH" if ALLOW_EDIT_AUTO
       default 64

config XILINX_MPMC_0_SPLB7_NATIVE_DWIDTH
       int "SPLB7_NATIVE_DWIDTH" if ALLOW_EDIT_AUTO
       default 64

config XILINX_MPMC_0_SPLB7_NUM_MASTERS
       int "SPLB7_NUM_MASTERS" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SPLB7_MID_WIDTH
       int "SPLB7_MID_WIDTH" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SPLB7_P2P
       int "SPLB7_P2P" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SPLB7_SUPPORT_BURSTS
       int "SPLB7_SUPPORT_BURSTS" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_SPLB7_SMALLEST_MASTER
       int "SPLB7_SMALLEST_MASTER" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_SDMA_CTRL7_BASEADDR
       hex "SDMA_CTRL7_BASEADDR" if ALLOW_EDIT_AUTO
       default 0xFFFFFFFF

config XILINX_MPMC_0_SDMA_CTRL7_HIGHADDR
       hex "SDMA_CTRL7_HIGHADDR" if ALLOW_EDIT_AUTO
       default 0x00000000

config XILINX_MPMC_0_SDMA_CTRL7_AWIDTH
       int "SDMA_CTRL7_AWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_SDMA_CTRL7_DWIDTH
       int "SDMA_CTRL7_DWIDTH" if ALLOW_EDIT_AUTO
       default 64

config XILINX_MPMC_0_SDMA_CTRL7_NATIVE_DWIDTH
       int "SDMA_CTRL7_NATIVE_DWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_SDMA_CTRL7_NUM_MASTERS
       int "SDMA_CTRL7_NUM_MASTERS" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SDMA_CTRL7_MID_WIDTH
       int "SDMA_CTRL7_MID_WIDTH" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SDMA_CTRL7_P2P
       int "SDMA_CTRL7_P2P" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SDMA_CTRL7_SUPPORT_BURSTS
       int "SDMA_CTRL7_SUPPORT_BURSTS" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_SDMA_CTRL7_SMALLEST_MASTER
       int "SDMA_CTRL7_SMALLEST_MASTER" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_SDMA7_COMPLETED_ERR_TX
       int "SDMA7_COMPLETED_ERR_TX" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SDMA7_COMPLETED_ERR_RX
       int "SDMA7_COMPLETED_ERR_RX" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_SDMA7_PRESCALAR
       int "SDMA7_PRESCALAR" if ALLOW_EDIT_AUTO
       default 1023

config XILINX_MPMC_0_SDMA7_PI2LL_CLK_RATIO
       int "SDMA7_PI2LL_CLK_RATIO" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PPC440MC7_BURST_LENGTH
       int "PPC440MC7_BURST_LENGTH" if ALLOW_EDIT_AUTO
       default 4

config XILINX_MPMC_0_PPC440MC7_PIPE_STAGES
       int "PPC440MC7_PIPE_STAGES" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_VFBC7_CMD_FIFO_DEPTH
       int "VFBC7_CMD_FIFO_DEPTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_VFBC7_CMD_AFULL_COUNT
       int "VFBC7_CMD_AFULL_COUNT" if ALLOW_EDIT_AUTO
       default 3

config XILINX_MPMC_0_VFBC7_RDWD_DATA_WIDTH
       int "VFBC7_RDWD_DATA_WIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MPMC_0_VFBC7_RDWD_FIFO_DEPTH
       int "VFBC7_RDWD_FIFO_DEPTH" if ALLOW_EDIT_AUTO
       default 1024

config XILINX_MPMC_0_VFBC7_RD_AEMPTY_WD_AFULL_COUNT
       int "VFBC7_RD_AEMPTY_WD_AFULL_COUNT" if ALLOW_EDIT_AUTO
       default 3

config XILINX_MPMC_0_PI7_RD_FIFO_TYPE
       string "PI7_RD_FIFO_TYPE" if ALLOW_EDIT_AUTO
       default "BRAM"

config XILINX_MPMC_0_PI7_WR_FIFO_TYPE
       string "PI7_WR_FIFO_TYPE" if ALLOW_EDIT_AUTO
       default "BRAM"

config XILINX_MPMC_0_PI7_ADDRACK_PIPELINE
       int "PI7_ADDRACK_PIPELINE" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PI7_RD_FIFO_APP_PIPELINE
       int "PI7_RD_FIFO_APP_PIPELINE" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PI7_RD_FIFO_MEM_PIPELINE
       int "PI7_RD_FIFO_MEM_PIPELINE" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PI7_WR_FIFO_APP_PIPELINE
       int "PI7_WR_FIFO_APP_PIPELINE" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PI7_WR_FIFO_MEM_PIPELINE
       int "PI7_WR_FIFO_MEM_PIPELINE" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PI7_PM_USED
       int "PI7_PM_USED" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_PI7_PM_DC_CNTR
       int "PI7_PM_DC_CNTR" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_WR_TRAINING_PORT
       int "WR_TRAINING_PORT" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_ARB_BRAM_INIT_00
       hex "ARB_BRAM_INIT_00" if ALLOW_EDIT_AUTO
       default 0x00FFFFFF

config XILINX_MPMC_0_ARB_BRAM_INIT_01
       hex "ARB_BRAM_INIT_01" if ALLOW_EDIT_AUTO
       default 0x00FFFFFF

config XILINX_MPMC_0_ARB_BRAM_INIT_02
       hex "ARB_BRAM_INIT_02" if ALLOW_EDIT_AUTO
       default 0x00FFFFFF

config XILINX_MPMC_0_ARB_BRAM_INIT_03
       hex "ARB_BRAM_INIT_03" if ALLOW_EDIT_AUTO
       default 0x00FFFFFF

config XILINX_MPMC_0_ARB_BRAM_INIT_04
       hex "ARB_BRAM_INIT_04" if ALLOW_EDIT_AUTO
       default 0x00FFFFFF

config XILINX_MPMC_0_ARB_BRAM_INIT_05
       hex "ARB_BRAM_INIT_05" if ALLOW_EDIT_AUTO
       default 0x00FFFFFF

config XILINX_MPMC_0_ARB_BRAM_INIT_06
       hex "ARB_BRAM_INIT_06" if ALLOW_EDIT_AUTO
       default 0x00FFFFFF

config XILINX_MPMC_0_ARB_BRAM_INIT_07
       hex "ARB_BRAM_INIT_07" if ALLOW_EDIT_AUTO
       default 0x00FFFFFF

config XILINX_MPMC_0_NCK_PER_CLK
       int "NCK_PER_CLK" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_TWR
       int "TWR" if ALLOW_EDIT_AUTO
       default 15000

config XILINX_MPMC_0_CTRL_COMPLETE_INDEX
       int "CTRL_COMPLETE_INDEX" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_CTRL_IS_WRITE_INDEX
       int "CTRL_IS_WRITE_INDEX" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_CTRL_PHYIF_RAS_N_INDEX
       int "CTRL_PHYIF_RAS_N_INDEX" if ALLOW_EDIT_AUTO
       default 2

config XILINX_MPMC_0_CTRL_PHYIF_CAS_N_INDEX
       int "CTRL_PHYIF_CAS_N_INDEX" if ALLOW_EDIT_AUTO
       default 3

config XILINX_MPMC_0_CTRL_PHYIF_WE_N_INDEX
       int "CTRL_PHYIF_WE_N_INDEX" if ALLOW_EDIT_AUTO
       default 4

config XILINX_MPMC_0_CTRL_RMW_INDEX
       int "CTRL_RMW_INDEX" if ALLOW_EDIT_AUTO
       default 6

config XILINX_MPMC_0_CTRL_SKIP_0_INDEX
       int "CTRL_SKIP_0_INDEX" if ALLOW_EDIT_AUTO
       default 7

config XILINX_MPMC_0_CTRL_PHYIF_DQS_O_INDEX
       int "CTRL_PHYIF_DQS_O_INDEX" if ALLOW_EDIT_AUTO
       default 8

config XILINX_MPMC_0_CTRL_SKIP_1_INDEX
       int "CTRL_SKIP_1_INDEX" if ALLOW_EDIT_AUTO
       default 9

config XILINX_MPMC_0_CTRL_DP_RDFIFO_PUSH_INDEX
       int "CTRL_DP_RDFIFO_PUSH_INDEX" if ALLOW_EDIT_AUTO
       default 10

config XILINX_MPMC_0_CTRL_SKIP_2_INDEX
       int "CTRL_SKIP_2_INDEX" if ALLOW_EDIT_AUTO
       default 11

config XILINX_MPMC_0_CTRL_AP_COL_CNT_LOAD_INDEX
       int "CTRL_AP_COL_CNT_LOAD_INDEX" if ALLOW_EDIT_AUTO
       default 12

config XILINX_MPMC_0_CTRL_AP_COL_CNT_ENABLE_INDEX
       int "CTRL_AP_COL_CNT_ENABLE_INDEX" if ALLOW_EDIT_AUTO
       default 13

config XILINX_MPMC_0_CTRL_AP_PRECHARGE_ADDR10_INDEX
       int "CTRL_AP_PRECHARGE_ADDR10_INDEX" if ALLOW_EDIT_AUTO
       default 14

config XILINX_MPMC_0_CTRL_AP_ROW_COL_SEL_INDEX
       int "CTRL_AP_ROW_COL_SEL_INDEX" if ALLOW_EDIT_AUTO
       default 15

config XILINX_MPMC_0_CTRL_PHYIF_FORCE_DM_INDEX
       int "CTRL_PHYIF_FORCE_DM_INDEX" if ALLOW_EDIT_AUTO
       default 16

config XILINX_MPMC_0_CTRL_REPEAT4_INDEX
       int "CTRL_REPEAT4_INDEX" if ALLOW_EDIT_AUTO
       default 17

config XILINX_MPMC_0_CTRL_DFI_RAS_N_0_INDEX
       int "CTRL_DFI_RAS_N_0_INDEX" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_CTRL_DFI_CAS_N_0_INDEX
       int "CTRL_DFI_CAS_N_0_INDEX" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_CTRL_DFI_WE_N_0_INDEX
       int "CTRL_DFI_WE_N_0_INDEX" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_CTRL_DFI_RAS_N_1_INDEX
       int "CTRL_DFI_RAS_N_1_INDEX" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_CTRL_DFI_CAS_N_1_INDEX
       int "CTRL_DFI_CAS_N_1_INDEX" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_CTRL_DFI_WE_N_1_INDEX
       int "CTRL_DFI_WE_N_1_INDEX" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_CTRL_DP_WRFIFO_POP_INDEX
       int "CTRL_DP_WRFIFO_POP_INDEX" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_CTRL_DFI_WRDATA_EN_INDEX
       int "CTRL_DFI_WRDATA_EN_INDEX" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_CTRL_DFI_RDDATA_EN_INDEX
       int "CTRL_DFI_RDDATA_EN_INDEX" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_CTRL_AP_OTF_ADDR12_INDEX
       int "CTRL_AP_OTF_ADDR12_INDEX" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_CTRL_ARB_RDMODWR_DELAY
       int "CTRL_ARB_RDMODWR_DELAY" if ALLOW_EDIT_AUTO
       default 3

config XILINX_MPMC_0_CTRL_AP_COL_DELAY
       int "CTRL_AP_COL_DELAY" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_CTRL_AP_PI_ADDR_CE_DELAY
       int "CTRL_AP_PI_ADDR_CE_DELAY" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_CTRL_AP_PORT_SELECT_DELAY
       int "CTRL_AP_PORT_SELECT_DELAY" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_CTRL_AP_PIPELINE1_CE_DELAY
       int "CTRL_AP_PIPELINE1_CE_DELAY" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_CTRL_DP_LOAD_RDWDADDR_DELAY
       int "CTRL_DP_LOAD_RDWDADDR_DELAY" if ALLOW_EDIT_AUTO
       default 2

config XILINX_MPMC_0_CTRL_DP_RDFIFO_WHICHPORT_DELAY
       int "CTRL_DP_RDFIFO_WHICHPORT_DELAY" if ALLOW_EDIT_AUTO
       default 12

config XILINX_MPMC_0_CTRL_DP_SIZE_DELAY
       int "CTRL_DP_SIZE_DELAY" if ALLOW_EDIT_AUTO
       default 2

config XILINX_MPMC_0_CTRL_DP_WRFIFO_WHICHPORT_DELAY
       int "CTRL_DP_WRFIFO_WHICHPORT_DELAY" if ALLOW_EDIT_AUTO
       default 4

config XILINX_MPMC_0_CTRL_PHYIF_DUMMYREADSTART_DELAY
       int "CTRL_PHYIF_DUMMYREADSTART_DELAY" if ALLOW_EDIT_AUTO
       default 5

config XILINX_MPMC_0_CTRL_Q0_DELAY
       int "CTRL_Q0_DELAY" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_CTRL_Q1_DELAY
       int "CTRL_Q1_DELAY" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_CTRL_Q2_DELAY
       int "CTRL_Q2_DELAY" if ALLOW_EDIT_AUTO
       default 2

config XILINX_MPMC_0_CTRL_Q3_DELAY
       int "CTRL_Q3_DELAY" if ALLOW_EDIT_AUTO
       default 2

config XILINX_MPMC_0_CTRL_Q4_DELAY
       int "CTRL_Q4_DELAY" if ALLOW_EDIT_AUTO
       default 2

config XILINX_MPMC_0_CTRL_Q5_DELAY
       int "CTRL_Q5_DELAY" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_CTRL_Q6_DELAY
       int "CTRL_Q6_DELAY" if ALLOW_EDIT_AUTO
       default 5

config XILINX_MPMC_0_CTRL_Q7_DELAY
       int "CTRL_Q7_DELAY" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_CTRL_Q8_DELAY
       int "CTRL_Q8_DELAY" if ALLOW_EDIT_AUTO
       default 2

config XILINX_MPMC_0_CTRL_Q9_DELAY
       int "CTRL_Q9_DELAY" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_CTRL_Q10_DELAY
       int "CTRL_Q10_DELAY" if ALLOW_EDIT_AUTO
       default 2

config XILINX_MPMC_0_CTRL_Q11_DELAY
       int "CTRL_Q11_DELAY" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_CTRL_Q12_DELAY
       int "CTRL_Q12_DELAY" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_CTRL_Q13_DELAY
       int "CTRL_Q13_DELAY" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_CTRL_Q14_DELAY
       int "CTRL_Q14_DELAY" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_CTRL_Q15_DELAY
       int "CTRL_Q15_DELAY" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_CTRL_Q16_DELAY
       int "CTRL_Q16_DELAY" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_CTRL_Q17_DELAY
       int "CTRL_Q17_DELAY" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_0_CTRL_Q18_DELAY
       int "CTRL_Q18_DELAY" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_CTRL_Q19_DELAY
       int "CTRL_Q19_DELAY" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_CTRL_Q20_DELAY
       int "CTRL_Q20_DELAY" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_CTRL_Q21_DELAY
       int "CTRL_Q21_DELAY" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_CTRL_Q22_DELAY
       int "CTRL_Q22_DELAY" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_CTRL_Q23_DELAY
       int "CTRL_Q23_DELAY" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_CTRL_Q24_DELAY
       int "CTRL_Q24_DELAY" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_CTRL_Q25_DELAY
       int "CTRL_Q25_DELAY" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_CTRL_Q26_DELAY
       int "CTRL_Q26_DELAY" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_CTRL_Q27_DELAY
       int "CTRL_Q27_DELAY" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_CTRL_Q28_DELAY
       int "CTRL_Q28_DELAY" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_CTRL_Q29_DELAY
       int "CTRL_Q29_DELAY" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_CTRL_Q30_DELAY
       int "CTRL_Q30_DELAY" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_CTRL_Q31_DELAY
       int "CTRL_Q31_DELAY" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_CTRL_Q32_DELAY
       int "CTRL_Q32_DELAY" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_CTRL_Q33_DELAY
       int "CTRL_Q33_DELAY" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_CTRL_Q34_DELAY
       int "CTRL_Q34_DELAY" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_CTRL_Q35_DELAY
       int "CTRL_Q35_DELAY" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_SKIP_1_VALUE
       int "SKIP_1_VALUE" if ALLOW_EDIT_AUTO
       default 0x001

config XILINX_MPMC_0_SKIP_2_VALUE
       int "SKIP_2_VALUE" if ALLOW_EDIT_AUTO
       default 0x001

config XILINX_MPMC_0_SKIP_3_VALUE
       int "SKIP_3_VALUE" if ALLOW_EDIT_AUTO
       default 0x001

config XILINX_MPMC_0_SKIP_4_VALUE
       int "SKIP_4_VALUE" if ALLOW_EDIT_AUTO
       default 0x001

config XILINX_MPMC_0_SKIP_5_VALUE
       int "SKIP_5_VALUE" if ALLOW_EDIT_AUTO
       default 0x001

config XILINX_MPMC_0_SKIP_6_VALUE
       int "SKIP_6_VALUE" if ALLOW_EDIT_AUTO
       default 0x001

config XILINX_MPMC_0_SKIP_7_VALUE
       int "SKIP_7_VALUE" if ALLOW_EDIT_AUTO
       default 0x001

config XILINX_MPMC_0_B16_REPEAT_CNT
       int "B16_REPEAT_CNT" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MPMC_0_B32_REPEAT_CNT
       int "B32_REPEAT_CNT" if ALLOW_EDIT_AUTO
       default 6

config XILINX_MPMC_0_B64_REPEAT_CNT
       int "B64_REPEAT_CNT" if ALLOW_EDIT_AUTO
       default 14

config XILINX_MPMC_0_BASEADDR_CTRL0
       hex "BASEADDR_CTRL0" if ALLOW_EDIT_AUTO
       default 0x00000000

config XILINX_MPMC_0_HIGHADDR_CTRL0
       hex "HIGHADDR_CTRL0" if ALLOW_EDIT_AUTO
       default 0x0000000B

config XILINX_MPMC_0_BASEADDR_CTRL1
       hex "BASEADDR_CTRL1" if ALLOW_EDIT_AUTO
       default 0x0000000C

config XILINX_MPMC_0_HIGHADDR_CTRL1
       hex "HIGHADDR_CTRL1" if ALLOW_EDIT_AUTO
       default 0x00000013

config XILINX_MPMC_0_BASEADDR_CTRL2
       hex "BASEADDR_CTRL2" if ALLOW_EDIT_AUTO
       default 0x00000014

config XILINX_MPMC_0_HIGHADDR_CTRL2
       hex "HIGHADDR_CTRL2" if ALLOW_EDIT_AUTO
       default 0x0000001F

config XILINX_MPMC_0_BASEADDR_CTRL3
       hex "BASEADDR_CTRL3" if ALLOW_EDIT_AUTO
       default 0x00000020

config XILINX_MPMC_0_HIGHADDR_CTRL3
       hex "HIGHADDR_CTRL3" if ALLOW_EDIT_AUTO
       default 0x00000027

config XILINX_MPMC_0_BASEADDR_CTRL4
       hex "BASEADDR_CTRL4" if ALLOW_EDIT_AUTO
       default 0x00000028

config XILINX_MPMC_0_HIGHADDR_CTRL4
       hex "HIGHADDR_CTRL4" if ALLOW_EDIT_AUTO
       default 0x00000035

config XILINX_MPMC_0_BASEADDR_CTRL5
       hex "BASEADDR_CTRL5" if ALLOW_EDIT_AUTO
       default 0x00000036

config XILINX_MPMC_0_HIGHADDR_CTRL5
       hex "HIGHADDR_CTRL5" if ALLOW_EDIT_AUTO
       default 0x0000003E

config XILINX_MPMC_0_BASEADDR_CTRL6
       hex "BASEADDR_CTRL6" if ALLOW_EDIT_AUTO
       default 0x0000003F

config XILINX_MPMC_0_HIGHADDR_CTRL6
       hex "HIGHADDR_CTRL6" if ALLOW_EDIT_AUTO
       default 0x00000050

config XILINX_MPMC_0_BASEADDR_CTRL7
       hex "BASEADDR_CTRL7" if ALLOW_EDIT_AUTO
       default 0x00000051

config XILINX_MPMC_0_HIGHADDR_CTRL7
       hex "HIGHADDR_CTRL7" if ALLOW_EDIT_AUTO
       default 0x0000005D

config XILINX_MPMC_0_BASEADDR_CTRL8
       hex "BASEADDR_CTRL8" if ALLOW_EDIT_AUTO
       default 0x0000005E

config XILINX_MPMC_0_HIGHADDR_CTRL8
       hex "HIGHADDR_CTRL8" if ALLOW_EDIT_AUTO
       default 0x00000077

config XILINX_MPMC_0_BASEADDR_CTRL9
       hex "BASEADDR_CTRL9" if ALLOW_EDIT_AUTO
       default 0x00000078

config XILINX_MPMC_0_HIGHADDR_CTRL9
       hex "HIGHADDR_CTRL9" if ALLOW_EDIT_AUTO
       default 0x0000008C

config XILINX_MPMC_0_BASEADDR_CTRL10
       hex "BASEADDR_CTRL10" if ALLOW_EDIT_AUTO
       default 0x0000008D

config XILINX_MPMC_0_HIGHADDR_CTRL10
       hex "HIGHADDR_CTRL10" if ALLOW_EDIT_AUTO
       default 0x0000009E

config XILINX_MPMC_0_BASEADDR_CTRL11
       hex "BASEADDR_CTRL11" if ALLOW_EDIT_AUTO
       default 0x0000009F

config XILINX_MPMC_0_HIGHADDR_CTRL11
       hex "HIGHADDR_CTRL11" if ALLOW_EDIT_AUTO
       default 0x000000AB

config XILINX_MPMC_0_BASEADDR_CTRL12
       hex "BASEADDR_CTRL12" if ALLOW_EDIT_AUTO
       default 0x000000AC

config XILINX_MPMC_0_HIGHADDR_CTRL12
       hex "HIGHADDR_CTRL12" if ALLOW_EDIT_AUTO
       default 0x000000BD

config XILINX_MPMC_0_BASEADDR_CTRL13
       hex "BASEADDR_CTRL13" if ALLOW_EDIT_AUTO
       default 0x000000BE

config XILINX_MPMC_0_HIGHADDR_CTRL13
       hex "HIGHADDR_CTRL13" if ALLOW_EDIT_AUTO
       default 0x000000CA

config XILINX_MPMC_0_BASEADDR_CTRL14
       hex "BASEADDR_CTRL14" if ALLOW_EDIT_AUTO
       default 0x000000CB

config XILINX_MPMC_0_HIGHADDR_CTRL14
       hex "HIGHADDR_CTRL14" if ALLOW_EDIT_AUTO
       default 0x000000DD

config XILINX_MPMC_0_BASEADDR_CTRL15
       hex "BASEADDR_CTRL15" if ALLOW_EDIT_AUTO
       default 0x000000DE

config XILINX_MPMC_0_HIGHADDR_CTRL15
       hex "HIGHADDR_CTRL15" if ALLOW_EDIT_AUTO
       default 0x000000DF

config XILINX_MPMC_0_CTRL_BRAM_INIT_3F
       hex "CTRL_BRAM_INIT_3F" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_3E
       hex "CTRL_BRAM_INIT_3E" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_3D
       hex "CTRL_BRAM_INIT_3D" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_3C
       hex "CTRL_BRAM_INIT_3C" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_3B
       hex "CTRL_BRAM_INIT_3B" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_3A
       hex "CTRL_BRAM_INIT_3A" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_39
       hex "CTRL_BRAM_INIT_39" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_38
       hex "CTRL_BRAM_INIT_38" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_37
       hex "CTRL_BRAM_INIT_37" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_36
       hex "CTRL_BRAM_INIT_36" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_35
       hex "CTRL_BRAM_INIT_35" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_34
       hex "CTRL_BRAM_INIT_34" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_33
       hex "CTRL_BRAM_INIT_33" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_32
       hex "CTRL_BRAM_INIT_32" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_31
       hex "CTRL_BRAM_INIT_31" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_30
       hex "CTRL_BRAM_INIT_30" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_2F
       hex "CTRL_BRAM_INIT_2F" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_2E
       hex "CTRL_BRAM_INIT_2E" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_2D
       hex "CTRL_BRAM_INIT_2D" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_2C
       hex "CTRL_BRAM_INIT_2C" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_2B
       hex "CTRL_BRAM_INIT_2B" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_2A
       hex "CTRL_BRAM_INIT_2A" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_29
       hex "CTRL_BRAM_INIT_29" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_28
       hex "CTRL_BRAM_INIT_28" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_27
       hex "CTRL_BRAM_INIT_27" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_26
       hex "CTRL_BRAM_INIT_26" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_25
       hex "CTRL_BRAM_INIT_25" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_24
       hex "CTRL_BRAM_INIT_24" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_23
       hex "CTRL_BRAM_INIT_23" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_22
       hex "CTRL_BRAM_INIT_22" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_21
       hex "CTRL_BRAM_INIT_21" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_20
       hex "CTRL_BRAM_INIT_20" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_1F
       hex "CTRL_BRAM_INIT_1F" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_1E
       hex "CTRL_BRAM_INIT_1E" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_1D
       hex "CTRL_BRAM_INIT_1D" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_1C
       hex "CTRL_BRAM_INIT_1C" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_1B
       hex "CTRL_BRAM_INIT_1B" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_1A
       hex "CTRL_BRAM_INIT_1A" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_19
       hex "CTRL_BRAM_INIT_19" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_18
       hex "CTRL_BRAM_INIT_18" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_17
       hex "CTRL_BRAM_INIT_17" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_16
       hex "CTRL_BRAM_INIT_16" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_15
       hex "CTRL_BRAM_INIT_15" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_14
       hex "CTRL_BRAM_INIT_14" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_13
       hex "CTRL_BRAM_INIT_13" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_12
       hex "CTRL_BRAM_INIT_12" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_11
       hex "CTRL_BRAM_INIT_11" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_10
       hex "CTRL_BRAM_INIT_10" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_0F
       hex "CTRL_BRAM_INIT_0F" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_0E
       hex "CTRL_BRAM_INIT_0E" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_0D
       hex "CTRL_BRAM_INIT_0D" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_0C
       hex "CTRL_BRAM_INIT_0C" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_0B
       hex "CTRL_BRAM_INIT_0B" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_0A
       hex "CTRL_BRAM_INIT_0A" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_09
       hex "CTRL_BRAM_INIT_09" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_08
       hex "CTRL_BRAM_INIT_08" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_07
       hex "CTRL_BRAM_INIT_07" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_06
       hex "CTRL_BRAM_INIT_06" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_05
       hex "CTRL_BRAM_INIT_05" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_04
       hex "CTRL_BRAM_INIT_04" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_03
       hex "CTRL_BRAM_INIT_03" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_02
       hex "CTRL_BRAM_INIT_02" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_01
       hex "CTRL_BRAM_INIT_01" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INIT_00
       hex "CTRL_BRAM_INIT_00" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_SRVAL
       hex "CTRL_BRAM_SRVAL" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INITP_07
       hex "CTRL_BRAM_INITP_07" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INITP_06
       hex "CTRL_BRAM_INITP_06" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INITP_05
       hex "CTRL_BRAM_INITP_05" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INITP_04
       hex "CTRL_BRAM_INITP_04" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INITP_03
       hex "CTRL_BRAM_INITP_03" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INITP_02
       hex "CTRL_BRAM_INITP_02" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INITP_01
       hex "CTRL_BRAM_INITP_01" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_CTRL_BRAM_INITP_00
       hex "CTRL_BRAM_INITP_00" if ALLOW_EDIT_AUTO
       default 0x0

config XILINX_MPMC_0_HW_VER
       string "Core version number" if ALLOW_EDIT_AUTO
       default "5.04.a"

config XILINX_MPMC_0_INSTANCE
       string "Core Instance Name" if ALLOW_EDIT_AUTO
       default "DDR2"

config XILINX_MPMC_0_HW_VER
       string "Core version number" if ALLOW_EDIT_AUTO
       default "5.04.a"

config XILINX_MPMC_0_INSTANCE
       string "Core Instance Name" if ALLOW_EDIT_AUTO
       default "DDR2"

config XILINX_MPMC_0_SDMA4_RX_INTOUT_IRQ
       int "IRQ number of MPMC_0 IRQ output SDMA4_RX_INTOUT" if ALLOW_EDIT_AUTO
       default 3

config XILINX_MPMC_0_SDMA4_TX_INTOUT_IRQ
       int "IRQ number of MPMC_0 IRQ output SDMA4_TX_INTOUT" if ALLOW_EDIT_AUTO
       default 2


# Definitions for MCH_EMC_0
comment "Definitions for MCH_EMC_0"
      depends on ALLOW_EDIT_AUTO

config XILINX_MCH_EMC_0_FAMILY
       string "Targetted FPGA family" if ALLOW_EDIT_AUTO
       default "virtex5"

config XILINX_MCH_EMC_0_NUM_BANKS_MEM
       int "NUM_BANKS_MEM" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MCH_EMC_0_NUM_CHANNELS
       int "NUM_CHANNELS" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MCH_EMC_0_PRIORITY_MODE
       int "PRIORITY_MODE" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MCH_EMC_0_INCLUDE_PLB_IPIF
       int "INCLUDE_PLB_IPIF" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MCH_EMC_0_INCLUDE_WRBUF
       int "INCLUDE_WRBUF" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MCH_EMC_0_SPLB_MID_WIDTH
       int "SPLB_MID_WIDTH" if ALLOW_EDIT_AUTO
       default 2

config XILINX_MCH_EMC_0_SPLB_NUM_MASTERS
       int "SPLB_NUM_MASTERS" if ALLOW_EDIT_AUTO
       default 4

config XILINX_MCH_EMC_0_SPLB_P2P
       int "SPLB_P2P" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MCH_EMC_0_SPLB_DWIDTH
       int "SPLB_DWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MCH_EMC_0_MCH_SPLB_AWIDTH
       int "MCH_SPLB_AWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MCH_EMC_0_SPLB_SMALLEST_MASTER
       int "SPLB_SMALLEST_MASTER" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MCH_EMC_0_MCH_NATIVE_DWIDTH
       int "MCH_NATIVE_DWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MCH_EMC_0_MCH_SPLB_CLK_PERIOD_PS
       int "MCH_SPLB_CLK_PERIOD_PS" if ALLOW_EDIT_AUTO
       default 8000

config XILINX_MCH_EMC_0_MEM0_BASEADDR
       hex "MEM0_BASEADDR" if ALLOW_EDIT_AUTO
       default 0x87000000

config XILINX_MCH_EMC_0_MEM0_HIGHADDR
       hex "MEM0_HIGHADDR" if ALLOW_EDIT_AUTO
       default 0x87FFFFFF

config XILINX_MCH_EMC_0_MEM1_BASEADDR
       hex "MEM1_BASEADDR" if ALLOW_EDIT_AUTO
       default 0xFFFFFFFF

config XILINX_MCH_EMC_0_MEM1_HIGHADDR
       hex "MEM1_HIGHADDR" if ALLOW_EDIT_AUTO
       default 0x00000000

config XILINX_MCH_EMC_0_MEM2_BASEADDR
       hex "MEM2_BASEADDR" if ALLOW_EDIT_AUTO
       default 0xFFFFFFFF

config XILINX_MCH_EMC_0_MEM2_HIGHADDR
       hex "MEM2_HIGHADDR" if ALLOW_EDIT_AUTO
       default 0x00000000

config XILINX_MCH_EMC_0_MEM3_BASEADDR
       hex "MEM3_BASEADDR" if ALLOW_EDIT_AUTO
       default 0xFFFFFFFF

config XILINX_MCH_EMC_0_MEM3_HIGHADDR
       hex "MEM3_HIGHADDR" if ALLOW_EDIT_AUTO
       default 0x00000000

config XILINX_MCH_EMC_0_PAGEMODE_FLASH_0
       int "PAGEMODE_FLASH_0" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MCH_EMC_0_PAGEMODE_FLASH_1
       int "PAGEMODE_FLASH_1" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MCH_EMC_0_PAGEMODE_FLASH_2
       int "PAGEMODE_FLASH_2" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MCH_EMC_0_PAGEMODE_FLASH_3
       int "PAGEMODE_FLASH_3" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MCH_EMC_0_INCLUDE_NEGEDGE_IOREGS
       int "INCLUDE_NEGEDGE_IOREGS" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MCH_EMC_0_MEM0_WIDTH
       int "MEM0_WIDTH" if ALLOW_EDIT_AUTO
       default 16

config XILINX_MCH_EMC_0_MEM1_WIDTH
       int "MEM1_WIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MCH_EMC_0_MEM2_WIDTH
       int "MEM2_WIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MCH_EMC_0_MEM3_WIDTH
       int "MEM3_WIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MCH_EMC_0_MAX_MEM_WIDTH
       int "MAX_MEM_WIDTH" if ALLOW_EDIT_AUTO
       default 16

config XILINX_MCH_EMC_0_INCLUDE_DATAWIDTH_MATCHING_0
       int "INCLUDE_DATAWIDTH_MATCHING_0" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MCH_EMC_0_INCLUDE_DATAWIDTH_MATCHING_1
       int "INCLUDE_DATAWIDTH_MATCHING_1" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MCH_EMC_0_INCLUDE_DATAWIDTH_MATCHING_2
       int "INCLUDE_DATAWIDTH_MATCHING_2" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MCH_EMC_0_INCLUDE_DATAWIDTH_MATCHING_3
       int "INCLUDE_DATAWIDTH_MATCHING_3" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MCH_EMC_0_SYNCH_MEM_0
       int "SYNCH_MEM_0" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MCH_EMC_0_SYNCH_PIPEDELAY_0
       int "SYNCH_PIPEDELAY_0" if ALLOW_EDIT_AUTO
       default 2

config XILINX_MCH_EMC_0_TCEDV_PS_MEM_0
       int "TCEDV_PS_MEM_0" if ALLOW_EDIT_AUTO
       default 85000

config XILINX_MCH_EMC_0_TAVDV_PS_MEM_0
       int "TAVDV_PS_MEM_0" if ALLOW_EDIT_AUTO
       default 85000

config XILINX_MCH_EMC_0_TPACC_PS_FLASH_0
       int "TPACC_PS_FLASH_0" if ALLOW_EDIT_AUTO
       default 25000

config XILINX_MCH_EMC_0_THZCE_PS_MEM_0
       int "THZCE_PS_MEM_0" if ALLOW_EDIT_AUTO
       default 24000

config XILINX_MCH_EMC_0_THZOE_PS_MEM_0
       int "THZOE_PS_MEM_0" if ALLOW_EDIT_AUTO
       default 24000

config XILINX_MCH_EMC_0_TWC_PS_MEM_0
       int "TWC_PS_MEM_0" if ALLOW_EDIT_AUTO
       default 70000

config XILINX_MCH_EMC_0_TWP_PS_MEM_0
       int "TWP_PS_MEM_0" if ALLOW_EDIT_AUTO
       default 50000

config XILINX_MCH_EMC_0_TLZWE_PS_MEM_0
       int "TLZWE_PS_MEM_0" if ALLOW_EDIT_AUTO
       default 5000

config XILINX_MCH_EMC_0_SYNCH_MEM_1
       int "SYNCH_MEM_1" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MCH_EMC_0_SYNCH_PIPEDELAY_1
       int "SYNCH_PIPEDELAY_1" if ALLOW_EDIT_AUTO
       default 2

config XILINX_MCH_EMC_0_TCEDV_PS_MEM_1
       int "TCEDV_PS_MEM_1" if ALLOW_EDIT_AUTO
       default 15000

config XILINX_MCH_EMC_0_TAVDV_PS_MEM_1
       int "TAVDV_PS_MEM_1" if ALLOW_EDIT_AUTO
       default 15000

config XILINX_MCH_EMC_0_TPACC_PS_FLASH_1
       int "TPACC_PS_FLASH_1" if ALLOW_EDIT_AUTO
       default 25000

config XILINX_MCH_EMC_0_THZCE_PS_MEM_1
       int "THZCE_PS_MEM_1" if ALLOW_EDIT_AUTO
       default 7000

config XILINX_MCH_EMC_0_THZOE_PS_MEM_1
       int "THZOE_PS_MEM_1" if ALLOW_EDIT_AUTO
       default 7000

config XILINX_MCH_EMC_0_TWC_PS_MEM_1
       int "TWC_PS_MEM_1" if ALLOW_EDIT_AUTO
       default 15000

config XILINX_MCH_EMC_0_TWP_PS_MEM_1
       int "TWP_PS_MEM_1" if ALLOW_EDIT_AUTO
       default 12000

config XILINX_MCH_EMC_0_TLZWE_PS_MEM_1
       int "TLZWE_PS_MEM_1" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MCH_EMC_0_SYNCH_MEM_2
       int "SYNCH_MEM_2" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MCH_EMC_0_SYNCH_PIPEDELAY_2
       int "SYNCH_PIPEDELAY_2" if ALLOW_EDIT_AUTO
       default 2

config XILINX_MCH_EMC_0_TCEDV_PS_MEM_2
       int "TCEDV_PS_MEM_2" if ALLOW_EDIT_AUTO
       default 15000

config XILINX_MCH_EMC_0_TAVDV_PS_MEM_2
       int "TAVDV_PS_MEM_2" if ALLOW_EDIT_AUTO
       default 15000

config XILINX_MCH_EMC_0_TPACC_PS_FLASH_2
       int "TPACC_PS_FLASH_2" if ALLOW_EDIT_AUTO
       default 25000

config XILINX_MCH_EMC_0_THZCE_PS_MEM_2
       int "THZCE_PS_MEM_2" if ALLOW_EDIT_AUTO
       default 7000

config XILINX_MCH_EMC_0_THZOE_PS_MEM_2
       int "THZOE_PS_MEM_2" if ALLOW_EDIT_AUTO
       default 7000

config XILINX_MCH_EMC_0_TWC_PS_MEM_2
       int "TWC_PS_MEM_2" if ALLOW_EDIT_AUTO
       default 15000

config XILINX_MCH_EMC_0_TWP_PS_MEM_2
       int "TWP_PS_MEM_2" if ALLOW_EDIT_AUTO
       default 12000

config XILINX_MCH_EMC_0_TLZWE_PS_MEM_2
       int "TLZWE_PS_MEM_2" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MCH_EMC_0_SYNCH_MEM_3
       int "SYNCH_MEM_3" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MCH_EMC_0_SYNCH_PIPEDELAY_3
       int "SYNCH_PIPEDELAY_3" if ALLOW_EDIT_AUTO
       default 2

config XILINX_MCH_EMC_0_TCEDV_PS_MEM_3
       int "TCEDV_PS_MEM_3" if ALLOW_EDIT_AUTO
       default 15000

config XILINX_MCH_EMC_0_TAVDV_PS_MEM_3
       int "TAVDV_PS_MEM_3" if ALLOW_EDIT_AUTO
       default 15000

config XILINX_MCH_EMC_0_TPACC_PS_FLASH_3
       int "TPACC_PS_FLASH_3" if ALLOW_EDIT_AUTO
       default 25000

config XILINX_MCH_EMC_0_THZCE_PS_MEM_3
       int "THZCE_PS_MEM_3" if ALLOW_EDIT_AUTO
       default 7000

config XILINX_MCH_EMC_0_THZOE_PS_MEM_3
       int "THZOE_PS_MEM_3" if ALLOW_EDIT_AUTO
       default 7000

config XILINX_MCH_EMC_0_TWC_PS_MEM_3
       int "TWC_PS_MEM_3" if ALLOW_EDIT_AUTO
       default 15000

config XILINX_MCH_EMC_0_TWP_PS_MEM_3
       int "TWP_PS_MEM_3" if ALLOW_EDIT_AUTO
       default 12000

config XILINX_MCH_EMC_0_TLZWE_PS_MEM_3
       int "TLZWE_PS_MEM_3" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MCH_EMC_0_MCH0_PROTOCOL
       int "MCH0_PROTOCOL" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MCH_EMC_0_MCH0_ACCESSBUF_DEPTH
       int "MCH0_ACCESSBUF_DEPTH" if ALLOW_EDIT_AUTO
       default 16

config XILINX_MCH_EMC_0_MCH0_RDDATABUF_DEPTH
       int "MCH0_RDDATABUF_DEPTH" if ALLOW_EDIT_AUTO
       default 16

config XILINX_MCH_EMC_0_MCH1_PROTOCOL
       int "MCH1_PROTOCOL" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MCH_EMC_0_MCH1_ACCESSBUF_DEPTH
       int "MCH1_ACCESSBUF_DEPTH" if ALLOW_EDIT_AUTO
       default 16

config XILINX_MCH_EMC_0_MCH1_RDDATABUF_DEPTH
       int "MCH1_RDDATABUF_DEPTH" if ALLOW_EDIT_AUTO
       default 16

config XILINX_MCH_EMC_0_MCH2_PROTOCOL
       int "MCH2_PROTOCOL" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MCH_EMC_0_MCH2_ACCESSBUF_DEPTH
       int "MCH2_ACCESSBUF_DEPTH" if ALLOW_EDIT_AUTO
       default 16

config XILINX_MCH_EMC_0_MCH2_RDDATABUF_DEPTH
       int "MCH2_RDDATABUF_DEPTH" if ALLOW_EDIT_AUTO
       default 16

config XILINX_MCH_EMC_0_MCH3_PROTOCOL
       int "MCH3_PROTOCOL" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MCH_EMC_0_MCH3_ACCESSBUF_DEPTH
       int "MCH3_ACCESSBUF_DEPTH" if ALLOW_EDIT_AUTO
       default 16

config XILINX_MCH_EMC_0_MCH3_RDDATABUF_DEPTH
       int "MCH3_RDDATABUF_DEPTH" if ALLOW_EDIT_AUTO
       default 16

config XILINX_MCH_EMC_0_XCL0_LINESIZE
       int "XCL0_LINESIZE" if ALLOW_EDIT_AUTO
       default 4

config XILINX_MCH_EMC_0_XCL0_WRITEXFER
       int "XCL0_WRITEXFER" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MCH_EMC_0_XCL1_LINESIZE
       int "XCL1_LINESIZE" if ALLOW_EDIT_AUTO
       default 4

config XILINX_MCH_EMC_0_XCL1_WRITEXFER
       int "XCL1_WRITEXFER" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MCH_EMC_0_XCL2_LINESIZE
       int "XCL2_LINESIZE" if ALLOW_EDIT_AUTO
       default 4

config XILINX_MCH_EMC_0_XCL2_WRITEXFER
       int "XCL2_WRITEXFER" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MCH_EMC_0_XCL3_LINESIZE
       int "XCL3_LINESIZE" if ALLOW_EDIT_AUTO
       default 4

config XILINX_MCH_EMC_0_XCL3_WRITEXFER
       int "XCL3_WRITEXFER" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MCH_EMC_0_HW_VER
       string "Core version number" if ALLOW_EDIT_AUTO
       default "3.01.a"

config XILINX_MCH_EMC_0_INSTANCE
       string "Core Instance Name" if ALLOW_EDIT_AUTO
       default "FLASH"

config XILINX_MCH_EMC_0_HW_VER
       string "Core version number" if ALLOW_EDIT_AUTO
       default "3.01.a"

config XILINX_MCH_EMC_0_INSTANCE
       string "Core Instance Name" if ALLOW_EDIT_AUTO
       default "FLASH"


# Definitions for LMB_BRAM_IF_CNTLR_0
comment "Definitions for LMB_BRAM_IF_CNTLR_0"
      depends on ALLOW_EDIT_AUTO

config XILINX_LMB_BRAM_IF_CNTLR_0_BASEADDR
       hex "Base address" if ALLOW_EDIT_AUTO
       default 0x00000000

config XILINX_LMB_BRAM_IF_CNTLR_0_HIGHADDR
       hex "High address" if ALLOW_EDIT_AUTO
       default 0x00003FFF

config XILINX_LMB_BRAM_IF_CNTLR_0_MASK
       hex "MASK" if ALLOW_EDIT_AUTO
       default 0xC0000000

config XILINX_LMB_BRAM_IF_CNTLR_0_LMB_AWIDTH
       int "LMB_AWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_LMB_BRAM_IF_CNTLR_0_LMB_DWIDTH
       int "LMB_DWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_LMB_BRAM_IF_CNTLR_0_HW_VER
       string "Core version number" if ALLOW_EDIT_AUTO
       default "2.10.b"

config XILINX_LMB_BRAM_IF_CNTLR_0_INSTANCE
       string "Core Instance Name" if ALLOW_EDIT_AUTO
       default "dlmb_cntlr"

config XILINX_LMB_BRAM_IF_CNTLR_0_HW_VER
       string "Core version number" if ALLOW_EDIT_AUTO
       default "2.10.b"

config XILINX_LMB_BRAM_IF_CNTLR_0_INSTANCE
       string "Core Instance Name" if ALLOW_EDIT_AUTO
       default "DLMB_CNTLR"


# Definitions for LMB_BRAM_IF_CNTLR_1
comment "Definitions for LMB_BRAM_IF_CNTLR_1"
      depends on ALLOW_EDIT_AUTO

config XILINX_LMB_BRAM_IF_CNTLR_1_BASEADDR
       hex "Base address" if ALLOW_EDIT_AUTO
       default 0x00000000

config XILINX_LMB_BRAM_IF_CNTLR_1_HIGHADDR
       hex "High address" if ALLOW_EDIT_AUTO
       default 0x00003FFF

config XILINX_LMB_BRAM_IF_CNTLR_1_MASK
       hex "MASK" if ALLOW_EDIT_AUTO
       default 0xC0000000

config XILINX_LMB_BRAM_IF_CNTLR_1_LMB_AWIDTH
       int "LMB_AWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_LMB_BRAM_IF_CNTLR_1_LMB_DWIDTH
       int "LMB_DWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_LMB_BRAM_IF_CNTLR_1_HW_VER
       string "Core version number" if ALLOW_EDIT_AUTO
       default "2.10.b"

config XILINX_LMB_BRAM_IF_CNTLR_1_INSTANCE
       string "Core Instance Name" if ALLOW_EDIT_AUTO
       default "ilmb_cntlr"

config XILINX_LMB_BRAM_IF_CNTLR_1_HW_VER
       string "Core version number" if ALLOW_EDIT_AUTO
       default "2.10.b"

config XILINX_LMB_BRAM_IF_CNTLR_1_INSTANCE
       string "Core Instance Name" if ALLOW_EDIT_AUTO
       default "ILMB_CNTLR"


# Definitions for LABX_AUDIO_DEPACKETIZER_0
comment "Definitions for LABX_AUDIO_DEPACKETIZER_0"
      depends on ALLOW_EDIT_AUTO

config XILINX_LABX_AUDIO_DEPACKETIZER_0_BASEADDR
       hex "Base address" if ALLOW_EDIT_AUTO
       default 0x80020000

config XILINX_LABX_AUDIO_DEPACKETIZER_0_HIGHADDR
       hex "High address" if ALLOW_EDIT_AUTO
       default 0x8002FFFF

config XILINX_LABX_AUDIO_DEPACKETIZER_0_SPLB_AWIDTH
       int "SPLB_AWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_LABX_AUDIO_DEPACKETIZER_0_SPLB_DWIDTH
       int "SPLB_DWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_LABX_AUDIO_DEPACKETIZER_0_SPLB_NUM_MASTERS
       int "SPLB_NUM_MASTERS" if ALLOW_EDIT_AUTO
       default 4

config XILINX_LABX_AUDIO_DEPACKETIZER_0_SPLB_MID_WIDTH
       int "SPLB_MID_WIDTH" if ALLOW_EDIT_AUTO
       default 2

config XILINX_LABX_AUDIO_DEPACKETIZER_0_SPLB_NATIVE_DWIDTH
       int "SPLB_NATIVE_DWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_LABX_AUDIO_DEPACKETIZER_0_SPLB_P2P
       int "SPLB_P2P" if ALLOW_EDIT_AUTO
       default 0

config XILINX_LABX_AUDIO_DEPACKETIZER_0_SPLB_SUPPORT_BURSTS
       int "SPLB_SUPPORT_BURSTS" if ALLOW_EDIT_AUTO
       default 0

config XILINX_LABX_AUDIO_DEPACKETIZER_0_SPLB_SMALLEST_MASTER
       int "SPLB_SMALLEST_MASTER" if ALLOW_EDIT_AUTO
       default 32

config XILINX_LABX_AUDIO_DEPACKETIZER_0_SPLB_CLK_PERIOD_PS
       int "SPLB_CLK_PERIOD_PS" if ALLOW_EDIT_AUTO
       default 8000

config XILINX_LABX_AUDIO_DEPACKETIZER_0_MPLB_AWIDTH
       int "MPLB_AWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_LABX_AUDIO_DEPACKETIZER_0_MPLB_DWIDTH
       int "MPLB_DWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_LABX_AUDIO_DEPACKETIZER_0_MPLB_NATIVE_DWIDTH
       int "MPLB_NATIVE_DWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_LABX_AUDIO_DEPACKETIZER_0_MPLB_P2P
       int "MPLB_P2P" if ALLOW_EDIT_AUTO
       default 0

config XILINX_LABX_AUDIO_DEPACKETIZER_0_MPLB_SMALLEST_SLAVE
       int "MPLB_SMALLEST_SLAVE" if ALLOW_EDIT_AUTO
       default 32

config XILINX_LABX_AUDIO_DEPACKETIZER_0_MPLB_CLK_PERIOD_PS
       int "MPLB_CLK_PERIOD_PS" if ALLOW_EDIT_AUTO
       default 8000

config XILINX_LABX_AUDIO_DEPACKETIZER_0_INCLUDE_DPHASE_TIMER
       int "INCLUDE_DPHASE_TIMER" if ALLOW_EDIT_AUTO
       default 0

config XILINX_LABX_AUDIO_DEPACKETIZER_0_FAMILY
       string "Targetted FPGA family" if ALLOW_EDIT_AUTO
       default "virtex5"

config XILINX_LABX_AUDIO_DEPACKETIZER_0_INTERFACE_TYPE
       string "INTERFACE_TYPE" if ALLOW_EDIT_AUTO
       default "DMA_PLB"

config XILINX_LABX_AUDIO_DEPACKETIZER_0_NUM_CLOCK_DOMAINS
       int "NUM_CLOCK_DOMAINS" if ALLOW_EDIT_AUTO
       default 2

config XILINX_LABX_AUDIO_DEPACKETIZER_0_CACHE_ADDRESS_WIDTH
       int "CACHE_ADDRESS_WIDTH" if ALLOW_EDIT_AUTO
       default 11

config XILINX_LABX_AUDIO_DEPACKETIZER_0_CACHE_DATA_WIDTH
       int "CACHE_DATA_WIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_LABX_AUDIO_DEPACKETIZER_0_PARAM_ADDRESS_WIDTH
       int "PARAM_ADDRESS_WIDTH" if ALLOW_EDIT_AUTO
       default 10

config XILINX_LABX_AUDIO_DEPACKETIZER_0_NPI_DATA_WIDTH
       int "NPI_DATA_WIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_LABX_AUDIO_DEPACKETIZER_0_PLB_MASTER_RATIO
       int "PLB_MASTER_RATIO" if ALLOW_EDIT_AUTO
       default 2

config XILINX_LABX_AUDIO_DEPACKETIZER_0_HW_VER
       string "Core version number" if ALLOW_EDIT_AUTO
       default "1.00.a"

config XILINX_LABX_AUDIO_DEPACKETIZER_0_INSTANCE
       string "Core Instance Name" if ALLOW_EDIT_AUTO
       default "labx_audio_depacketizer_0"

config XILINX_LABX_AUDIO_DEPACKETIZER_0_HW_VER
       string "Core version number" if ALLOW_EDIT_AUTO
       default "1.00.a"

config XILINX_LABX_AUDIO_DEPACKETIZER_0_INSTANCE
       string "Core Instance Name" if ALLOW_EDIT_AUTO
       default "LABX_AUDIO_DEPACKETIZER_0"

config XILINX_LABX_AUDIO_DEPACKETIZER_0_IRQ
       int "IRQ number of LABX_AUDIO_DEPACKETIZER_0" if ALLOW_EDIT_AUTO
       default 5


# Definitions for LABX_AUDIO_PACKETIZER_0
comment "Definitions for LABX_AUDIO_PACKETIZER_0"
      depends on ALLOW_EDIT_AUTO

config XILINX_LABX_AUDIO_PACKETIZER_0_BASEADDR
       hex "Base address" if ALLOW_EDIT_AUTO
       default 0x80010000

config XILINX_LABX_AUDIO_PACKETIZER_0_HIGHADDR
       hex "High address" if ALLOW_EDIT_AUTO
       default 0x8001FFFF

config XILINX_LABX_AUDIO_PACKETIZER_0_SPLB_AWIDTH
       int "SPLB_AWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_LABX_AUDIO_PACKETIZER_0_SPLB_DWIDTH
       int "SPLB_DWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_LABX_AUDIO_PACKETIZER_0_SPLB_NUM_MASTERS
       int "SPLB_NUM_MASTERS" if ALLOW_EDIT_AUTO
       default 4

config XILINX_LABX_AUDIO_PACKETIZER_0_SPLB_MID_WIDTH
       int "SPLB_MID_WIDTH" if ALLOW_EDIT_AUTO
       default 2

config XILINX_LABX_AUDIO_PACKETIZER_0_SPLB_NATIVE_DWIDTH
       int "SPLB_NATIVE_DWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_LABX_AUDIO_PACKETIZER_0_SPLB_P2P
       int "SPLB_P2P" if ALLOW_EDIT_AUTO
       default 0

config XILINX_LABX_AUDIO_PACKETIZER_0_SPLB_SUPPORT_BURSTS
       int "SPLB_SUPPORT_BURSTS" if ALLOW_EDIT_AUTO
       default 0

config XILINX_LABX_AUDIO_PACKETIZER_0_SPLB_SMALLEST_MASTER
       int "SPLB_SMALLEST_MASTER" if ALLOW_EDIT_AUTO
       default 32

config XILINX_LABX_AUDIO_PACKETIZER_0_SPLB_CLK_PERIOD_PS
       int "SPLB_CLK_PERIOD_PS" if ALLOW_EDIT_AUTO
       default 8000

config XILINX_LABX_AUDIO_PACKETIZER_0_INCLUDE_DPHASE_TIMER
       int "INCLUDE_DPHASE_TIMER" if ALLOW_EDIT_AUTO
       default 0

config XILINX_LABX_AUDIO_PACKETIZER_0_FAMILY
       string "Targetted FPGA family" if ALLOW_EDIT_AUTO
       default "virtex5"

config XILINX_LABX_AUDIO_PACKETIZER_0_NUM_CLOCK_DOMAINS
       int "NUM_CLOCK_DOMAINS" if ALLOW_EDIT_AUTO
       default 2

config XILINX_LABX_AUDIO_PACKETIZER_0_CACHE_ADDRESS_WIDTH
       int "CACHE_ADDRESS_WIDTH" if ALLOW_EDIT_AUTO
       default 10

config XILINX_LABX_AUDIO_PACKETIZER_0_CACHE_DATA_WIDTH
       int "CACHE_DATA_WIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_LABX_AUDIO_PACKETIZER_0_CACHE_ENABLE_WIDTH
       int "CACHE_ENABLE_WIDTH" if ALLOW_EDIT_AUTO
       default 4

config XILINX_LABX_AUDIO_PACKETIZER_0_HW_VER
       string "Core version number" if ALLOW_EDIT_AUTO
       default "1.00.a"

config XILINX_LABX_AUDIO_PACKETIZER_0_INSTANCE
       string "Core Instance Name" if ALLOW_EDIT_AUTO
       default "labx_audio_packetizer_0"

config XILINX_LABX_AUDIO_PACKETIZER_0_HW_VER
       string "Core version number" if ALLOW_EDIT_AUTO
       default "1.00.a"

config XILINX_LABX_AUDIO_PACKETIZER_0_INSTANCE
       string "Core Instance Name" if ALLOW_EDIT_AUTO
       default "LABX_AUDIO_PACKETIZER_0"

config XILINX_LABX_AUDIO_PACKETIZER_0_IRQ
       int "IRQ number of LABX_AUDIO_PACKETIZER_0" if ALLOW_EDIT_AUTO
       default 8


# Definitions for LABX_ETH_LOCALLINK_0
comment "Definitions for LABX_ETH_LOCALLINK_0"
      depends on ALLOW_EDIT_AUTO

config XILINX_LABX_ETH_LOCALLINK_0_BASEADDR
       hex "Base address" if ALLOW_EDIT_AUTO
       default 0x80050000

config XILINX_LABX_ETH_LOCALLINK_0_HIGHADDR
       hex "High address" if ALLOW_EDIT_AUTO
       default 0x8005FFFF

config XILINX_LABX_ETH_LOCALLINK_0_SPLB_AWIDTH
       int "SPLB_AWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_LABX_ETH_LOCALLINK_0_SPLB_DWIDTH
       int "SPLB_DWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_LABX_ETH_LOCALLINK_0_SPLB_NUM_MASTERS
       int "SPLB_NUM_MASTERS" if ALLOW_EDIT_AUTO
       default 4

config XILINX_LABX_ETH_LOCALLINK_0_SPLB_MID_WIDTH
       int "SPLB_MID_WIDTH" if ALLOW_EDIT_AUTO
       default 2

config XILINX_LABX_ETH_LOCALLINK_0_CLIENT_LLINK_WIDTH
       int "CLIENT_LLINK_WIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_LABX_ETH_LOCALLINK_0_CLIENT_LLINK_REM_WIDTH
       int "CLIENT_LLINK_REM_WIDTH" if ALLOW_EDIT_AUTO
       default 4

config XILINX_LABX_ETH_LOCALLINK_0_FAMILY
       string "Targetted FPGA family" if ALLOW_EDIT_AUTO
       default "virtex5"

config XILINX_LABX_ETH_LOCALLINK_0_HW_VER
       string "Core version number" if ALLOW_EDIT_AUTO
       default "1.00.a"

config XILINX_LABX_ETH_LOCALLINK_0_INSTANCE
       string "Core Instance Name" if ALLOW_EDIT_AUTO
       default "labx_eth_locallink_0"

config XILINX_LABX_ETH_LOCALLINK_0_HW_VER
       string "Core version number" if ALLOW_EDIT_AUTO
       default "1.00.a"

config XILINX_LABX_ETH_LOCALLINK_0_INSTANCE
       string "Core Instance Name" if ALLOW_EDIT_AUTO
       default "LABX_ETH_LOCALLINK_0"

config XILINX_LABX_ETH_LOCALLINK_0_IRQ
       int "IRQ number of LABX_ETH_LOCALLINK_0" if ALLOW_EDIT_AUTO
       default 7


# Definitions for LABX_LOCAL_AUDIO_0
comment "Definitions for LABX_LOCAL_AUDIO_0"
      depends on ALLOW_EDIT_AUTO

config XILINX_LABX_LOCAL_AUDIO_0_BASEADDR
       hex "Base address" if ALLOW_EDIT_AUTO
       default 0x80060000

config XILINX_LABX_LOCAL_AUDIO_0_HIGHADDR
       hex "High address" if ALLOW_EDIT_AUTO
       default 0x8006FFFF

config XILINX_LABX_LOCAL_AUDIO_0_SPLB_AWIDTH
       int "SPLB_AWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_LABX_LOCAL_AUDIO_0_SPLB_DWIDTH
       int "SPLB_DWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_LABX_LOCAL_AUDIO_0_SPLB_NUM_MASTERS
       int "SPLB_NUM_MASTERS" if ALLOW_EDIT_AUTO
       default 4

config XILINX_LABX_LOCAL_AUDIO_0_SPLB_MID_WIDTH
       int "SPLB_MID_WIDTH" if ALLOW_EDIT_AUTO
       default 2

config XILINX_LABX_LOCAL_AUDIO_0_SPLB_NATIVE_DWIDTH
       int "SPLB_NATIVE_DWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_LABX_LOCAL_AUDIO_0_SPLB_P2P
       int "SPLB_P2P" if ALLOW_EDIT_AUTO
       default 0

config XILINX_LABX_LOCAL_AUDIO_0_SPLB_SUPPORT_BURSTS
       int "SPLB_SUPPORT_BURSTS" if ALLOW_EDIT_AUTO
       default 0

config XILINX_LABX_LOCAL_AUDIO_0_SPLB_SMALLEST_MASTER
       int "SPLB_SMALLEST_MASTER" if ALLOW_EDIT_AUTO
       default 32

config XILINX_LABX_LOCAL_AUDIO_0_SPLB_CLK_PERIOD_PS
       int "SPLB_CLK_PERIOD_PS" if ALLOW_EDIT_AUTO
       default 8000

config XILINX_LABX_LOCAL_AUDIO_0_MPLB_AWIDTH
       int "MPLB_AWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_LABX_LOCAL_AUDIO_0_MPLB_DWIDTH
       int "MPLB_DWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_LABX_LOCAL_AUDIO_0_MPLB_NATIVE_DWIDTH
       int "MPLB_NATIVE_DWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_LABX_LOCAL_AUDIO_0_MPLB_P2P
       int "MPLB_P2P" if ALLOW_EDIT_AUTO
       default 0

config XILINX_LABX_LOCAL_AUDIO_0_MPLB_SMALLEST_SLAVE
       int "MPLB_SMALLEST_SLAVE" if ALLOW_EDIT_AUTO
       default 32

config XILINX_LABX_LOCAL_AUDIO_0_MPLB_CLK_PERIOD_PS
       int "MPLB_CLK_PERIOD_PS" if ALLOW_EDIT_AUTO
       default 8000

config XILINX_LABX_LOCAL_AUDIO_0_INCLUDE_DPHASE_TIMER
       int "INCLUDE_DPHASE_TIMER" if ALLOW_EDIT_AUTO
       default 0

config XILINX_LABX_LOCAL_AUDIO_0_FAMILY
       string "Targetted FPGA family" if ALLOW_EDIT_AUTO
       default "virtex5"

config XILINX_LABX_LOCAL_AUDIO_0_NUM_I2S_STREAMS
       int "NUM_I2S_STREAMS" if ALLOW_EDIT_AUTO
       default 12

config XILINX_LABX_LOCAL_AUDIO_0_AUDIO_CLOCK_FACTOR
       int "AUDIO_CLOCK_FACTOR" if ALLOW_EDIT_AUTO
       default 256

config XILINX_LABX_LOCAL_AUDIO_0_AUDIO_FORMAT
       string "AUDIO_FORMAT" if ALLOW_EDIT_AUTO
       default "I2S"

config XILINX_LABX_LOCAL_AUDIO_0_PARAM_ADDRESS_WIDTH
       int "PARAM_ADDRESS_WIDTH" if ALLOW_EDIT_AUTO
       default 10

config XILINX_LABX_LOCAL_AUDIO_0_HW_VER
       string "Core version number" if ALLOW_EDIT_AUTO
       default "1.00.a"

config XILINX_LABX_LOCAL_AUDIO_0_INSTANCE
       string "Core Instance Name" if ALLOW_EDIT_AUTO
       default "labx_local_audio_0"

config XILINX_LABX_LOCAL_AUDIO_0_HW_VER
       string "Core version number" if ALLOW_EDIT_AUTO
       default "1.00.a"

config XILINX_LABX_LOCAL_AUDIO_0_INSTANCE
       string "Core Instance Name" if ALLOW_EDIT_AUTO
       default "LABX_LOCAL_AUDIO_0"


# Definitions for LABX_PTP_0
comment "Definitions for LABX_PTP_0"
      depends on ALLOW_EDIT_AUTO

config XILINX_LABX_PTP_0_BASEADDR
       hex "Base address" if ALLOW_EDIT_AUTO
       default 0x80040000

config XILINX_LABX_PTP_0_HIGHADDR
       hex "High address" if ALLOW_EDIT_AUTO
       default 0x8004FFFF

config XILINX_LABX_PTP_0_SPLB_AWIDTH
       int "SPLB_AWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_LABX_PTP_0_SPLB_DWIDTH
       int "SPLB_DWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_LABX_PTP_0_SPLB_NUM_MASTERS
       int "SPLB_NUM_MASTERS" if ALLOW_EDIT_AUTO
       default 4

config XILINX_LABX_PTP_0_SPLB_MID_WIDTH
       int "SPLB_MID_WIDTH" if ALLOW_EDIT_AUTO
       default 2

config XILINX_LABX_PTP_0_SPLB_NATIVE_DWIDTH
       int "SPLB_NATIVE_DWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_LABX_PTP_0_SPLB_P2P
       int "SPLB_P2P" if ALLOW_EDIT_AUTO
       default 0

config XILINX_LABX_PTP_0_SPLB_SUPPORT_BURSTS
       int "SPLB_SUPPORT_BURSTS" if ALLOW_EDIT_AUTO
       default 0

config XILINX_LABX_PTP_0_SPLB_SMALLEST_MASTER
       int "SPLB_SMALLEST_MASTER" if ALLOW_EDIT_AUTO
       default 32

config XILINX_LABX_PTP_0_SPLB_CLK_PERIOD_PS
       int "SPLB_CLK_PERIOD_PS" if ALLOW_EDIT_AUTO
       default 8000

config XILINX_LABX_PTP_0_INCLUDE_DPHASE_TIMER
       int "INCLUDE_DPHASE_TIMER" if ALLOW_EDIT_AUTO
       default 0

config XILINX_LABX_PTP_0_FAMILY
       string "Targetted FPGA family" if ALLOW_EDIT_AUTO
       default "virtex5"

config XILINX_LABX_PTP_0_HW_VER
       string "Core version number" if ALLOW_EDIT_AUTO
       default "1.00.a"

config XILINX_LABX_PTP_0_INSTANCE
       string "Core Instance Name" if ALLOW_EDIT_AUTO
       default "labx_ptp_0"

config XILINX_LABX_PTP_0_HW_VER
       string "Core version number" if ALLOW_EDIT_AUTO
       default "1.00.a"

config XILINX_LABX_PTP_0_INSTANCE
       string "Core Instance Name" if ALLOW_EDIT_AUTO
       default "LABX_PTP_0"

config XILINX_LABX_PTP_0_IRQ
       int "IRQ number of LABX_PTP_0" if ALLOW_EDIT_AUTO
       default 4


# Definitions for MDM_0
comment "Definitions for MDM_0"
      depends on ALLOW_EDIT_AUTO

config XILINX_MDM_0_FAMILY
       string "Targetted FPGA family" if ALLOW_EDIT_AUTO
       default "virtex5"

config XILINX_MDM_0_JTAG_CHAIN
       int "JTAG_CHAIN" if ALLOW_EDIT_AUTO
       default 2

config XILINX_MDM_0_INTERCONNECT
       int "INTERCONNECT" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MDM_0_BASEADDR
       hex "Base address" if ALLOW_EDIT_AUTO
       default 0x84400000

config XILINX_MDM_0_HIGHADDR
       hex "High address" if ALLOW_EDIT_AUTO
       default 0x8440FFFF

config XILINX_MDM_0_SPLB_AWIDTH
       int "SPLB_AWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MDM_0_SPLB_DWIDTH
       int "SPLB_DWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MDM_0_SPLB_P2P
       int "SPLB_P2P" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MDM_0_SPLB_MID_WIDTH
       int "SPLB_MID_WIDTH" if ALLOW_EDIT_AUTO
       default 2

config XILINX_MDM_0_SPLB_NUM_MASTERS
       int "SPLB_NUM_MASTERS" if ALLOW_EDIT_AUTO
       default 4

config XILINX_MDM_0_SPLB_NATIVE_DWIDTH
       int "SPLB_NATIVE_DWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MDM_0_SPLB_SUPPORT_BURSTS
       int "SPLB_SUPPORT_BURSTS" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MDM_0_OPB_DWIDTH
       int "OPB_DWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MDM_0_OPB_AWIDTH
       int "OPB_AWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_MDM_0_MB_DBG_PORTS
       int "MB_DBG_PORTS" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MDM_0_USE_UART
       int "USE_UART" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MDM_0_UART_WIDTH
       int "UART_WIDTH" if ALLOW_EDIT_AUTO
       default 8

config XILINX_MDM_0_WRITE_FSL_PORTS
       int "WRITE_FSL_PORTS" if ALLOW_EDIT_AUTO
       default 0

config XILINX_MDM_0_HW_VER
       string "Core version number" if ALLOW_EDIT_AUTO
       default "1.00.g"

config XILINX_MDM_0_INSTANCE
       string "Core Instance Name" if ALLOW_EDIT_AUTO
       default "mdm_0"

config XILINX_MDM_0_HW_VER
       string "Core version number" if ALLOW_EDIT_AUTO
       default "1.00.g"

config XILINX_MDM_0_INSTANCE
       string "Core Instance Name" if ALLOW_EDIT_AUTO
       default "MDM_0"

config XILINX_MDM_0_IRQ
       int "IRQ number of MDM_0" if ALLOW_EDIT_AUTO
       default 1


# Definitions for UARTLITE_0
comment "Definitions for UARTLITE_0"
      depends on ALLOW_EDIT_AUTO

config XILINX_UARTLITE_0_FAMILY
       string "Targetted FPGA family" if ALLOW_EDIT_AUTO
       default "virtex5"

config XILINX_UARTLITE_0_SPLB_CLK_FREQ_HZ
       int "SPLB_CLK_FREQ_HZ" if ALLOW_EDIT_AUTO
       default 125000000

config XILINX_UARTLITE_0_BASEADDR
       hex "Base address" if ALLOW_EDIT_AUTO
       default 0x84000000

config XILINX_UARTLITE_0_HIGHADDR
       hex "High address" if ALLOW_EDIT_AUTO
       default 0x84000FFF

config XILINX_UARTLITE_0_SPLB_AWIDTH
       int "SPLB_AWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_UARTLITE_0_SPLB_DWIDTH
       int "SPLB_DWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_UARTLITE_0_SPLB_P2P
       int "SPLB_P2P" if ALLOW_EDIT_AUTO
       default 0

config XILINX_UARTLITE_0_SPLB_MID_WIDTH
       int "SPLB_MID_WIDTH" if ALLOW_EDIT_AUTO
       default 2

config XILINX_UARTLITE_0_SPLB_NUM_MASTERS
       int "SPLB_NUM_MASTERS" if ALLOW_EDIT_AUTO
       default 4

config XILINX_UARTLITE_0_SPLB_SUPPORT_BURSTS
       int "SPLB_SUPPORT_BURSTS" if ALLOW_EDIT_AUTO
       default 0

config XILINX_UARTLITE_0_SPLB_NATIVE_DWIDTH
       int "SPLB_NATIVE_DWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_UARTLITE_0_BAUDRATE
       int "BAUDRATE" if ALLOW_EDIT_AUTO
       default 115200

config XILINX_UARTLITE_0_DATA_BITS
       int "DATA_BITS" if ALLOW_EDIT_AUTO
       default 8

config XILINX_UARTLITE_0_USE_PARITY
       int "USE_PARITY" if ALLOW_EDIT_AUTO
       default 0

config XILINX_UARTLITE_0_ODD_PARITY
       int "ODD_PARITY" if ALLOW_EDIT_AUTO
       default 1

config XILINX_UARTLITE_0_HW_VER
       string "Core version number" if ALLOW_EDIT_AUTO
       default "1.01.a"

config XILINX_UARTLITE_0_INSTANCE
       string "Core Instance Name" if ALLOW_EDIT_AUTO
       default "xps_uartlite_0"

config XILINX_UARTLITE_0_HW_VER
       string "Core version number" if ALLOW_EDIT_AUTO
       default "1.01.a"

config XILINX_UARTLITE_0_INSTANCE
       string "Core Instance Name" if ALLOW_EDIT_AUTO
       default "XPS_UARTLITE_0"

config XILINX_UARTLITE_0_IRQ
       int "IRQ number of UARTLITE_0" if ALLOW_EDIT_AUTO
       default 6


# Definitions for INTC_0
comment "Definitions for INTC_0"
      depends on ALLOW_EDIT_AUTO

config XILINX_INTC_0_FAMILY
       string "Targetted FPGA family" if ALLOW_EDIT_AUTO
       default "virtex5"

config XILINX_INTC_0_BASEADDR
       hex "Base address" if ALLOW_EDIT_AUTO
       default 0x84001000

config XILINX_INTC_0_HIGHADDR
       hex "High address" if ALLOW_EDIT_AUTO
       default 0x84001FFF

config XILINX_INTC_0_SPLB_AWIDTH
       int "SPLB_AWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_INTC_0_SPLB_DWIDTH
       int "SPLB_DWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_INTC_0_SPLB_P2P
       int "SPLB_P2P" if ALLOW_EDIT_AUTO
       default 0

config XILINX_INTC_0_SPLB_NUM_MASTERS
       int "SPLB_NUM_MASTERS" if ALLOW_EDIT_AUTO
       default 4

config XILINX_INTC_0_SPLB_MID_WIDTH
       int "SPLB_MID_WIDTH" if ALLOW_EDIT_AUTO
       default 2

config XILINX_INTC_0_SPLB_NATIVE_DWIDTH
       int "SPLB_NATIVE_DWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_INTC_0_SPLB_SUPPORT_BURSTS
       int "SPLB_SUPPORT_BURSTS" if ALLOW_EDIT_AUTO
       default 0

config XILINX_INTC_0_NUM_INTR_INPUTS
       int "NUM_INTR_INPUTS" if ALLOW_EDIT_AUTO
       default 9

config XILINX_INTC_0_KIND_OF_INTR
       hex "KIND_OF_INTR" if ALLOW_EDIT_AUTO
       default 0xFFFFFE42

config XILINX_INTC_0_KIND_OF_EDGE
       hex "KIND_OF_EDGE" if ALLOW_EDIT_AUTO
       default 0xFFFFFFFF

config XILINX_INTC_0_KIND_OF_LVL
       hex "KIND_OF_LVL" if ALLOW_EDIT_AUTO
       default 0xFFFFFFFF

config XILINX_INTC_0_HAS_IPR
       int "HAS_IPR" if ALLOW_EDIT_AUTO
       default 1

config XILINX_INTC_0_HAS_SIE
       int "HAS_SIE" if ALLOW_EDIT_AUTO
       default 1

config XILINX_INTC_0_HAS_CIE
       int "HAS_CIE" if ALLOW_EDIT_AUTO
       default 1

config XILINX_INTC_0_HAS_IVR
       int "HAS_IVR" if ALLOW_EDIT_AUTO
       default 1

config XILINX_INTC_0_IRQ_IS_LEVEL
       int "IRQ_IS_LEVEL" if ALLOW_EDIT_AUTO
       default 1

config XILINX_INTC_0_IRQ_ACTIVE
       int "IRQ_ACTIVE" if ALLOW_EDIT_AUTO
       default 1

config XILINX_INTC_0_HW_VER
       string "Core version number" if ALLOW_EDIT_AUTO
       default "2.00.a"

config XILINX_INTC_0_INSTANCE
       string "Core Instance Name" if ALLOW_EDIT_AUTO
       default "xps_intc_0"

config XILINX_INTC_0_HW_VER
       string "Core version number" if ALLOW_EDIT_AUTO
       default "2.00.a"

config XILINX_INTC_0_INSTANCE
       string "Core Instance Name" if ALLOW_EDIT_AUTO
       default "XPS_INTC_0"


# Definitions for TIMER_0
comment "Definitions for TIMER_0"
      depends on ALLOW_EDIT_AUTO

config XILINX_TIMER_0_FAMILY
       string "Targetted FPGA family" if ALLOW_EDIT_AUTO
       default "virtex5"

config XILINX_TIMER_0_COUNT_WIDTH
       int "COUNT_WIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_TIMER_0_ONE_TIMER_ONLY
       int "ONE_TIMER_ONLY" if ALLOW_EDIT_AUTO
       default 0

config XILINX_TIMER_0_TRIG0_ASSERT
       int "TRIG0_ASSERT" if ALLOW_EDIT_AUTO
       default 1

config XILINX_TIMER_0_TRIG1_ASSERT
       int "TRIG1_ASSERT" if ALLOW_EDIT_AUTO
       default 1

config XILINX_TIMER_0_GEN0_ASSERT
       int "GEN0_ASSERT" if ALLOW_EDIT_AUTO
       default 1

config XILINX_TIMER_0_GEN1_ASSERT
       int "GEN1_ASSERT" if ALLOW_EDIT_AUTO
       default 1

config XILINX_TIMER_0_BASEADDR
       hex "Base address" if ALLOW_EDIT_AUTO
       default 0x84002000

config XILINX_TIMER_0_HIGHADDR
       hex "High address" if ALLOW_EDIT_AUTO
       default 0x84002FFF

config XILINX_TIMER_0_SPLB_AWIDTH
       int "SPLB_AWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_TIMER_0_SPLB_DWIDTH
       int "SPLB_DWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_TIMER_0_SPLB_P2P
       int "SPLB_P2P" if ALLOW_EDIT_AUTO
       default 0

config XILINX_TIMER_0_SPLB_MID_WIDTH
       int "SPLB_MID_WIDTH" if ALLOW_EDIT_AUTO
       default 2

config XILINX_TIMER_0_SPLB_NUM_MASTERS
       int "SPLB_NUM_MASTERS" if ALLOW_EDIT_AUTO
       default 4

config XILINX_TIMER_0_SPLB_SUPPORT_BURSTS
       int "SPLB_SUPPORT_BURSTS" if ALLOW_EDIT_AUTO
       default 0

config XILINX_TIMER_0_SPLB_NATIVE_DWIDTH
       int "SPLB_NATIVE_DWIDTH" if ALLOW_EDIT_AUTO
       default 32

config XILINX_TIMER_0_HW_VER
       string "Core version number" if ALLOW_EDIT_AUTO
       default "1.01.b"

config XILINX_TIMER_0_INSTANCE
       string "Core Instance Name" if ALLOW_EDIT_AUTO
       default "xps_timer_0"

config XILINX_TIMER_0_HW_VER
       string "Core version number" if ALLOW_EDIT_AUTO
       default "1.01.b"

config XILINX_TIMER_0_INSTANCE
       string "Core Instance Name" if ALLOW_EDIT_AUTO
       default "XPS_TIMER_0"

config XILINX_TIMER_0_IRQ
       int "IRQ number of TIMER_0" if ALLOW_EDIT_AUTO
       default 0


# Peripheral counts
comment "Peripheral counts"
      depends on ALLOW_EDIT_AUTO

config XILINX_LABX_AUDIO_PACKETIZER_NUM_INSTANCES
       int "Number of LABX_AUDIO_PACKETIZER instances" if ALLOW_EDIT_AUTO
       default 1

config XILINX_TIMER_NUM_INSTANCES
       int "Number of TIMER instances" if ALLOW_EDIT_AUTO
       default 1

config XILINX_LABX_LOCAL_AUDIO_NUM_INSTANCES
       int "Number of LABX_LOCAL_AUDIO instances" if ALLOW_EDIT_AUTO
       default 1

config XILINX_LABX_PTP_NUM_INSTANCES
       int "Number of LABX_PTP instances" if ALLOW_EDIT_AUTO
       default 1

config XILINX_UARTLITE_NUM_INSTANCES
       int "Number of UARTLITE instances" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MCH_EMC_NUM_INSTANCES
       int "Number of MCH_EMC instances" if ALLOW_EDIT_AUTO
       default 1

config XILINX_LMB_BRAM_IF_CNTLR_NUM_INSTANCES
       int "Number of LMB_BRAM_IF_CNTLR instances" if ALLOW_EDIT_AUTO
       default 2

config XILINX_INTC_NUM_INSTANCES
       int "Number of INTC instances" if ALLOW_EDIT_AUTO
       default 1

config XILINX_LABX_AUDIO_DEPACKETIZER_NUM_INSTANCES
       int "Number of LABX_AUDIO_DEPACKETIZER instances" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MPMC_NUM_INSTANCES
       int "Number of MPMC instances" if ALLOW_EDIT_AUTO
       default 1

config XILINX_MDM_NUM_INSTANCES
       int "Number of MDM instances" if ALLOW_EDIT_AUTO
       default 1

config XILINX_LABX_ETH_LOCALLINK_NUM_INSTANCES
       int "Number of LABX_ETH_LOCALLINK instances" if ALLOW_EDIT_AUTO
       default 1


