

================================================================
== Vitis HLS Report for 'dataflow_in_loop_Row_Loop'
================================================================
* Date:           Fri Nov 28 18:38:46 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Lab1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      571|      571|  5.710 us|  5.710 us|  269|  269|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------+-----------------+---------+---------+----------+----------+-----+-----+---------+
        |                    |                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |      Instance      |      Module     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------+-----------------+---------+---------+----------+----------+-----+-----+---------+
        |entry_proc_U0       |entry_proc       |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |Read_Loop_proc_U0   |Read_Loop_proc   |      268|      268|  2.680 us|  2.680 us|  268|  268|       no|
        |Col_Loop_proc_U0    |Col_Loop_proc    |       34|       34|  0.340 us|  0.340 us|   34|   34|       no|
        |Write_Loop_proc_U0  |Write_Loop_proc  |      267|      267|  2.670 us|  2.670 us|  267|  267|       no|
        +--------------------+-----------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      120|    -|
|FIFO                 |        -|     -|       10|       61|    -|
|Instance             |        -|     -|      313|     1698|    -|
|Memory               |        0|     -|      192|      216|    0|
|Multiplexer          |        -|     -|        -|      243|    -|
|Register             |        -|     -|       27|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      542|     2338|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------+-----------------+---------+----+-----+-----+-----+
    |      Instance      |      Module     | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------+-----------------+---------+----+-----+-----+-----+
    |Col_Loop_proc_U0    |Col_Loop_proc    |        0|   0|   17|  658|    0|
    |Read_Loop_proc_U0   |Read_Loop_proc   |        0|   0|  194|  592|    0|
    |Write_Loop_proc_U0  |Write_Loop_proc  |        0|   0|  100|  428|    0|
    |entry_proc_U0       |entry_proc       |        0|   0|    2|   20|    0|
    +--------------------+-----------------+---------+----+-----+-----+-----+
    |Total               |                 |        0|   0|  313| 1698|    0|
    +--------------------+-----------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------------------+---------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |             Memory            |                                Module                               | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------------+---------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |image_diff_posterize_rowA_0_U  |dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W  |        0|  8|   9|    0|    32|    8|     1|          256|
    |image_diff_posterize_rowB_0_U  |dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W  |        0|  8|   9|    0|    32|    8|     1|          256|
    |image_diff_posterize_rowA_1_U  |dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W  |        0|  8|   9|    0|    32|    8|     1|          256|
    |image_diff_posterize_rowB_1_U  |dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W  |        0|  8|   9|    0|    32|    8|     1|          256|
    |image_diff_posterize_rowA_2_U  |dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W  |        0|  8|   9|    0|    32|    8|     1|          256|
    |image_diff_posterize_rowB_2_U  |dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W  |        0|  8|   9|    0|    32|    8|     1|          256|
    |image_diff_posterize_rowA_3_U  |dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W  |        0|  8|   9|    0|    32|    8|     1|          256|
    |image_diff_posterize_rowB_3_U  |dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W  |        0|  8|   9|    0|    32|    8|     1|          256|
    |image_diff_posterize_rowA_4_U  |dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W  |        0|  8|   9|    0|    32|    8|     1|          256|
    |image_diff_posterize_rowB_4_U  |dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W  |        0|  8|   9|    0|    32|    8|     1|          256|
    |image_diff_posterize_rowA_5_U  |dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W  |        0|  8|   9|    0|    32|    8|     1|          256|
    |image_diff_posterize_rowB_5_U  |dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W  |        0|  8|   9|    0|    32|    8|     1|          256|
    |image_diff_posterize_rowA_6_U  |dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W  |        0|  8|   9|    0|    32|    8|     1|          256|
    |image_diff_posterize_rowB_6_U  |dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W  |        0|  8|   9|    0|    32|    8|     1|          256|
    |image_diff_posterize_rowA_7_U  |dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W  |        0|  8|   9|    0|    32|    8|     1|          256|
    |image_diff_posterize_rowB_7_U  |dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W  |        0|  8|   9|    0|    32|    8|     1|          256|
    |image_diff_posterize_rowC_0_U  |dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W  |        0|  8|   9|    0|    32|    8|     1|          256|
    |image_diff_posterize_rowC_1_U  |dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W  |        0|  8|   9|    0|    32|    8|     1|          256|
    |image_diff_posterize_rowC_2_U  |dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W  |        0|  8|   9|    0|    32|    8|     1|          256|
    |image_diff_posterize_rowC_3_U  |dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W  |        0|  8|   9|    0|    32|    8|     1|          256|
    |image_diff_posterize_rowC_4_U  |dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W  |        0|  8|   9|    0|    32|    8|     1|          256|
    |image_diff_posterize_rowC_5_U  |dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W  |        0|  8|   9|    0|    32|    8|     1|          256|
    |image_diff_posterize_rowC_6_U  |dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W  |        0|  8|   9|    0|    32|    8|     1|          256|
    |image_diff_posterize_rowC_7_U  |dataflow_in_loop_Row_Loop_image_diff_posterize_rowA_0_RAM_AUTO_1R1W  |        0|  8|   9|    0|    32|    8|     1|          256|
    +-------------------------------+---------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                          |                                                                     |        0|192| 216|    0|   768|  192|    24|         6144|
    +-------------------------------+---------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    +-------+---------+---+----+-----+------+-----+---------+
    |  Name | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +-------+---------+---+----+-----+------+-----+---------+
    |C_c_U  |        0|  5|   0|    -|     4|   64|      256|
    |tmp_U  |        0|  5|   0|    -|     3|    8|       24|
    +-------+---------+---+----+-----+------+-----+---------+
    |Total  |        0| 10|   0|    0|     7|   72|      280|
    +-------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------------------------------+----------+----+---+----+------------+------------+
    |                   Variable Name                   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------+----------+----+---+----+------------+------------+
    |Col_Loop_proc_U0_ap_continue                       |       and|   0|  0|   2|           1|           1|
    |Col_Loop_proc_U0_ap_start                          |       and|   0|  0|   2|           1|           1|
    |Read_Loop_proc_U0_ap_continue                      |       and|   0|  0|   2|           1|           1|
    |Read_Loop_proc_U0_ap_start                         |       and|   0|  0|   2|           1|           1|
    |Write_Loop_proc_U0_ap_start                        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_image_diff_posterize_rowA_0        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_image_diff_posterize_rowA_1        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_image_diff_posterize_rowA_2        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_image_diff_posterize_rowA_3        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_image_diff_posterize_rowA_4        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_image_diff_posterize_rowA_5        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_image_diff_posterize_rowA_6        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_image_diff_posterize_rowA_7        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_image_diff_posterize_rowB_0        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_image_diff_posterize_rowB_1        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_image_diff_posterize_rowB_2        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_image_diff_posterize_rowB_3        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_image_diff_posterize_rowB_4        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_image_diff_posterize_rowB_5        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_image_diff_posterize_rowB_6        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_image_diff_posterize_rowB_7        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_image_diff_posterize_rowC_0        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_image_diff_posterize_rowC_1        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_image_diff_posterize_rowC_2        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_image_diff_posterize_rowC_3        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_image_diff_posterize_rowC_4        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_image_diff_posterize_rowC_5        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_image_diff_posterize_rowC_6        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_image_diff_posterize_rowC_7        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_tmp                                |       and|   0|  0|   2|           1|           1|
    |ap_idle                                            |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                      |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start                             |       and|   0|  0|   2|           1|           1|
    |ap_sync_Read_Loop_proc_U0_ap_ready                 |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_image_diff_posterize_rowA_0  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_image_diff_posterize_rowA_1  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_image_diff_posterize_rowA_2  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_image_diff_posterize_rowA_3  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_image_diff_posterize_rowA_4  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_image_diff_posterize_rowA_5  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_image_diff_posterize_rowA_6  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_image_diff_posterize_rowA_7  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_image_diff_posterize_rowB_0  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_image_diff_posterize_rowB_1  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_image_diff_posterize_rowB_2  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_image_diff_posterize_rowB_3  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_image_diff_posterize_rowB_4  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_image_diff_posterize_rowB_5  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_image_diff_posterize_rowB_6  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_image_diff_posterize_rowB_7  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_image_diff_posterize_rowC_0  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_image_diff_posterize_rowC_1  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_image_diff_posterize_rowC_2  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_image_diff_posterize_rowC_3  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_image_diff_posterize_rowC_4  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_image_diff_posterize_rowC_5  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_image_diff_posterize_rowC_6  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_image_diff_posterize_rowC_7  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp                          |        or|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready                     |        or|   0|  0|   2|           1|           1|
    +---------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                              |          |   0|  0| 120|          60|          60|
    +---------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------+----+-----------+-----+-----------+
    |                          Name                         | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_Read_Loop_proc_U0_ap_ready                 |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_image_diff_posterize_rowA_0  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_image_diff_posterize_rowA_1  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_image_diff_posterize_rowA_2  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_image_diff_posterize_rowA_3  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_image_diff_posterize_rowA_4  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_image_diff_posterize_rowA_5  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_image_diff_posterize_rowA_6  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_image_diff_posterize_rowA_7  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_image_diff_posterize_rowB_0  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_image_diff_posterize_rowB_1  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_image_diff_posterize_rowB_2  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_image_diff_posterize_rowB_3  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_image_diff_posterize_rowB_4  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_image_diff_posterize_rowB_5  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_image_diff_posterize_rowB_6  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_image_diff_posterize_rowB_7  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_image_diff_posterize_rowC_0  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_image_diff_posterize_rowC_1  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_image_diff_posterize_rowC_2  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_image_diff_posterize_rowC_3  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_image_diff_posterize_rowC_4  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_image_diff_posterize_rowC_5  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_image_diff_posterize_rowC_6  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_image_diff_posterize_rowC_7  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp                          |   9|          2|    1|          2|
    |ap_sync_reg_entry_proc_U0_ap_ready                     |   9|          2|    1|          2|
    +-------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                  | 243|         54|   27|         54|
    +-------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+---+----+-----+-----------+
    |                          Name                         | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_Read_Loop_proc_U0_ap_ready                 |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_image_diff_posterize_rowA_0  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_image_diff_posterize_rowA_1  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_image_diff_posterize_rowA_2  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_image_diff_posterize_rowA_3  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_image_diff_posterize_rowA_4  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_image_diff_posterize_rowA_5  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_image_diff_posterize_rowA_6  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_image_diff_posterize_rowA_7  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_image_diff_posterize_rowB_0  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_image_diff_posterize_rowB_1  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_image_diff_posterize_rowB_2  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_image_diff_posterize_rowB_3  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_image_diff_posterize_rowB_4  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_image_diff_posterize_rowB_5  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_image_diff_posterize_rowB_6  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_image_diff_posterize_rowB_7  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_image_diff_posterize_rowC_0  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_image_diff_posterize_rowC_1  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_image_diff_posterize_rowC_2  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_image_diff_posterize_rowC_3  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_image_diff_posterize_rowC_4  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_image_diff_posterize_rowC_5  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_image_diff_posterize_rowC_6  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_image_diff_posterize_rowC_7  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp                          |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc_U0_ap_ready                     |  1|   0|    1|          0|
    +-------------------------------------------------------+---+----+-----+-----------+
    |Total                                                  | 27|   0|   27|          0|
    +-------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+----------------------+-----+-----+------------+---------------------------+--------------+
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|    8|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|    8|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|   11|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                      gmem0|       pointer|
|i                     |   in|    9|     ap_none|                          i|        scalar|
|i_ap_vld              |   in|    1|     ap_none|                          i|        scalar|
|A                     |   in|   64|     ap_none|                          A|        scalar|
|A_ap_vld              |   in|    1|     ap_none|                          A|        scalar|
|m_axi_gmem1_AWVALID   |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWREADY   |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWADDR    |  out|   64|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWID      |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWLEN     |  out|   32|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWSIZE    |  out|    3|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWBURST   |  out|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWLOCK    |  out|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWCACHE   |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWPROT    |  out|    3|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWQOS     |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWREGION  |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWUSER    |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WVALID    |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WREADY    |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WDATA     |  out|    8|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WSTRB     |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WLAST     |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WID       |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WUSER     |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARVALID   |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARREADY   |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARADDR    |  out|   64|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARID      |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARLEN     |  out|   32|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARSIZE    |  out|    3|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARBURST   |  out|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARLOCK    |  out|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARCACHE   |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARPROT    |  out|    3|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARQOS     |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARREGION  |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARUSER    |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RVALID    |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RREADY    |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RDATA     |   in|    8|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RLAST     |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RID       |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RFIFONUM  |   in|   11|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RUSER     |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RRESP     |   in|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_BVALID    |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_BREADY    |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_BRESP     |   in|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_BID       |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_BUSER     |   in|    1|       m_axi|                      gmem1|       pointer|
|B                     |   in|   64|     ap_none|                          B|        scalar|
|B_ap_vld              |   in|    1|     ap_none|                          B|        scalar|
|m_axi_gmem2_AWVALID   |  out|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_AWREADY   |   in|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_AWADDR    |  out|   64|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_AWID      |  out|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_AWLEN     |  out|   32|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_AWSIZE    |  out|    3|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_AWBURST   |  out|    2|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_AWLOCK    |  out|    2|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_AWCACHE   |  out|    4|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_AWPROT    |  out|    3|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_AWQOS     |  out|    4|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_AWREGION  |  out|    4|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_AWUSER    |  out|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_WVALID    |  out|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_WREADY    |   in|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_WDATA     |  out|    8|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_WSTRB     |  out|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_WLAST     |  out|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_WID       |  out|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_WUSER     |  out|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_ARVALID   |  out|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_ARREADY   |   in|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_ARADDR    |  out|   64|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_ARID      |  out|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_ARLEN     |  out|   32|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_ARSIZE    |  out|    3|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_ARBURST   |  out|    2|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_ARLOCK    |  out|    2|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_ARCACHE   |  out|    4|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_ARPROT    |  out|    3|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_ARQOS     |  out|    4|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_ARREGION  |  out|    4|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_ARUSER    |  out|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_RVALID    |   in|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_RREADY    |  out|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_RDATA     |   in|    8|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_RLAST     |   in|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_RID       |   in|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_RFIFONUM  |   in|   11|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_RUSER     |   in|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_RRESP     |   in|    2|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_BVALID    |   in|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_BREADY    |  out|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_BRESP     |   in|    2|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_BID       |   in|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_BUSER     |   in|    1|       m_axi|                      gmem2|       pointer|
|C                     |   in|   64|     ap_none|                          C|        scalar|
|C_ap_vld              |   in|    1|     ap_none|                          C|        scalar|
|ap_clk                |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_Row_Loop|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_Row_Loop|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_Row_Loop|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_Row_Loop|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_Row_Loop|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_Row_Loop|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_Row_Loop|  return value|
+----------------------+-----+-----+------------+---------------------------+--------------+

