projects:
        - #HOME/fibonacci/

caravel:
    root:           #HOME/asic_tools/caravel_user_project
    test_dir:       #HOME/asic_tools/caravel_user_project/verilog/dv
    rtl_dir:        #HOME/asic_tools/caravel_user_project/verilog/rtl/
    config:         config.tcl

wrapper:
    md5sum:             0ec8fdff7ae891b1b156030a841d1800
    interface:          interface.txt
    instance:           module_instance.v
    upw_template:       user_project_wrapper.sub.v
    includes_template:  uprj_netlists.sub.v

env: # used for simulation
    GCC_PATH:       /opt/riscv64-unknown-elf-gcc-8.3.0-2020.04.1-x86_64-linux-ubuntu14/bin/
    GCC_PREFIX:     riscv64-unknown-elf
    PDK_PATH:       #HOME/asic_tools/pdk/sky130A

lvs:
    PDK_PATH:       #HOME/asic_tools/pdk/sky130A # can't get LVS to work on rc6 PDK: always fails on tap cells
    OPENLANE:       #HOME/asic_tools/openlane    # only used to find the count_lvs.py script

tests:
    gds:
        width:      300
        height:     300
        # https://skywater-pdk.readthedocs.io/en/latest/rules/layers.html?highlight=72#gds-layers-information
        metal5_id:  72 
    tristates:      144

docs:
    pic_dir:        pics
    index:          index.md
