Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr 24 12:09:17 2024
| Host         : rbrinson running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MineSweepWrapper_timing_summary_routed.rpt -pb MineSweepWrapper_timing_summary_routed.pb -rpx MineSweepWrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MineSweepWrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   33          
TIMING-20  Warning   Non-clocked latch               16          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (122)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (122)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: sw[0] (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sw[10] (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sw[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[8] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: sw[9] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[15].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[1].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[5].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[7].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[15]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.762        0.000                      0                  246        0.140        0.000                      0                  246        4.020        0.000                       0                   230  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.762        0.000                      0                  246        0.140        0.000                      0                  246        4.020        0.000                       0                   230  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.762ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.762ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.242ns  (logic 2.014ns (21.792%)  route 7.228ns (78.208%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.623     5.144    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X5Y54          FDCE                                         r  MINESWEEP/RANDOM/bomb2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  MINESWEEP/RANDOM/bomb2_reg[1]/Q
                         net (fo=32, routed)          1.056     6.656    MINESWEEP/RANDOM/bomb2_reg[4]_0[1]
    SLICE_X5Y54          LUT2 (Prop_lut2_I0_O)        0.152     6.808 r  MINESWEEP/RANDOM/bomb1Col0[2]_i_6/O
                         net (fo=2, routed)           0.793     7.601    MINESWEEP/RANDOM/bomb1Col0[2]_i_6_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I0_O)        0.326     7.927 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_38/O
                         net (fo=4, routed)           0.540     8.467    MINESWEEP/RANDOM/bomb1Col0[3]_i_38_n_0
    SLICE_X2Y54          LUT6 (Prop_lut6_I5_O)        0.124     8.591 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_43/O
                         net (fo=11, routed)          0.853     9.444    MINESWEEP/RANDOM/bomb1Col0[3]_i_43_n_0
    SLICE_X1Y55          LUT6 (Prop_lut6_I3_O)        0.124     9.568 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_45/O
                         net (fo=7, routed)           1.008    10.576    MINESWEEP/RANDOM/bomb1Col0[3]_i_45_n_0
    SLICE_X2Y57          LUT6 (Prop_lut6_I0_O)        0.124    10.700 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_39/O
                         net (fo=1, routed)           0.856    11.556    MINESWEEP/RANDOM/bomb1Col0[3]_i_39_n_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I0_O)        0.124    11.680 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_18/O
                         net (fo=5, routed)           0.582    12.262    MINESWEEP/RANDOM/bomb1Col0[3]_i_18_n_0
    SLICE_X7Y57          LUT4 (Prop_lut4_I3_O)        0.124    12.386 f  MINESWEEP/RANDOM/bomb1Col0[3]_i_13/O
                         net (fo=1, routed)           0.791    13.177    MINESWEEP/RANDOM/bomb1Col0[3]_i_13_n_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I2_O)        0.124    13.301 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_4/O
                         net (fo=4, routed)           0.749    14.050    MINESWEEP/RANDOM/bomb1Col0[3]_i_4_n_0
    SLICE_X5Y56          LUT6 (Prop_lut6_I1_O)        0.124    14.174 r  MINESWEEP/RANDOM/bomb1Col0[2]_i_2/O
                         net (fo=1, routed)           0.000    14.174    MINESWEEP/RANDOM/bomb1Col0[2]_i_2_n_0
    SLICE_X5Y56          MUXF7 (Prop_muxf7_I0_O)      0.212    14.386 r  MINESWEEP/RANDOM/bomb1Col0_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    14.386    MINESWEEP/COLLISIONCHAIN/D[2]
    SLICE_X5Y56          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.507    14.848    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X5Y56          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[2]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X5Y56          FDCE (Setup_fdce_C_D)        0.064    15.148    MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[2]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -14.386    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.788ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.202ns  (logic 2.469ns (26.830%)  route 6.733ns (73.170%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.622     5.143    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X4Y57          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.456     5.599 f  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[1]/Q
                         net (fo=23, routed)          1.150     6.749    MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg_n_0_[1]
    SLICE_X2Y58          LUT3 (Prop_lut3_I1_O)        0.146     6.895 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_74/O
                         net (fo=2, routed)           0.821     7.716    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_74_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I0_O)        0.328     8.044 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_56/O
                         net (fo=5, routed)           0.425     8.469    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_56_n_0
    SLICE_X5Y59          LUT3 (Prop_lut3_I1_O)        0.118     8.587 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_6/O
                         net (fo=7, routed)           1.021     9.608    MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_6_n_0
    SLICE_X5Y60          LUT2 (Prop_lut2_I0_O)        0.354     9.962 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[2]_i_12/O
                         net (fo=1, routed)           0.434    10.396    MINESWEEP/COLLISIONCHAIN/bomb2Col1[2]_i_12_n_0
    SLICE_X4Y60          LUT6 (Prop_lut6_I2_O)        0.326    10.722 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[2]_i_9/O
                         net (fo=4, routed)           0.885    11.606    MINESWEEP/COLLISIONCHAIN/bomb2Col1[2]_i_9_n_0
    SLICE_X5Y60          LUT4 (Prop_lut4_I1_O)        0.124    11.730 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_5/O
                         net (fo=6, routed)           0.737    12.467    MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_5_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I2_O)        0.124    12.591 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_30/O
                         net (fo=1, routed)           0.667    13.258    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_30_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I3_O)        0.124    13.382 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_11/O
                         net (fo=4, routed)           0.594    13.976    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_11_n_0
    SLICE_X1Y61          LUT4 (Prop_lut4_I2_O)        0.124    14.100 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[2]_i_3/O
                         net (fo=1, routed)           0.000    14.100    MINESWEEP/COLLISIONCHAIN/bomb2Col1[2]_i_3_n_0
    SLICE_X1Y61          MUXF7 (Prop_muxf7_I1_O)      0.245    14.345 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    14.345    MINESWEEP/COLLISIONCHAIN/bomb2CollDet[2]
    SLICE_X1Y61          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.506    14.847    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X1Y61          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[2]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X1Y61          FDCE (Setup_fdce_C_D)        0.064    15.134    MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -14.345    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.196ns  (logic 2.014ns (21.901%)  route 7.182ns (78.099%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.623     5.144    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X5Y54          FDCE                                         r  MINESWEEP/RANDOM/bomb2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  MINESWEEP/RANDOM/bomb2_reg[1]/Q
                         net (fo=32, routed)          1.056     6.656    MINESWEEP/RANDOM/bomb2_reg[4]_0[1]
    SLICE_X5Y54          LUT2 (Prop_lut2_I0_O)        0.152     6.808 r  MINESWEEP/RANDOM/bomb1Col0[2]_i_6/O
                         net (fo=2, routed)           0.793     7.601    MINESWEEP/RANDOM/bomb1Col0[2]_i_6_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I0_O)        0.326     7.927 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_38/O
                         net (fo=4, routed)           0.540     8.467    MINESWEEP/RANDOM/bomb1Col0[3]_i_38_n_0
    SLICE_X2Y54          LUT6 (Prop_lut6_I5_O)        0.124     8.591 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_43/O
                         net (fo=11, routed)          0.853     9.444    MINESWEEP/RANDOM/bomb1Col0[3]_i_43_n_0
    SLICE_X1Y55          LUT6 (Prop_lut6_I3_O)        0.124     9.568 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_45/O
                         net (fo=7, routed)           1.008    10.576    MINESWEEP/RANDOM/bomb1Col0[3]_i_45_n_0
    SLICE_X2Y57          LUT6 (Prop_lut6_I0_O)        0.124    10.700 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_39/O
                         net (fo=1, routed)           0.856    11.556    MINESWEEP/RANDOM/bomb1Col0[3]_i_39_n_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I0_O)        0.124    11.680 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_18/O
                         net (fo=5, routed)           0.582    12.262    MINESWEEP/RANDOM/bomb1Col0[3]_i_18_n_0
    SLICE_X7Y57          LUT4 (Prop_lut4_I3_O)        0.124    12.386 f  MINESWEEP/RANDOM/bomb1Col0[3]_i_13/O
                         net (fo=1, routed)           0.791    13.177    MINESWEEP/RANDOM/bomb1Col0[3]_i_13_n_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I2_O)        0.124    13.301 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_4/O
                         net (fo=4, routed)           0.703    14.004    MINESWEEP/RANDOM/bomb1Col0[3]_i_4_n_0
    SLICE_X5Y57          LUT5 (Prop_lut5_I1_O)        0.124    14.128 r  MINESWEEP/RANDOM/bomb1Col0[0]_i_2/O
                         net (fo=1, routed)           0.000    14.128    MINESWEEP/RANDOM/bomb1Col0[0]_i_2_n_0
    SLICE_X5Y57          MUXF7 (Prop_muxf7_I0_O)      0.212    14.340 r  MINESWEEP/RANDOM/bomb1Col0_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    14.340    MINESWEEP/COLLISIONCHAIN/D[0]
    SLICE_X5Y57          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.506    14.847    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X5Y57          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[0]/C
                         clock pessimism              0.271    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X5Y57          FDCE (Setup_fdce_C_D)        0.064    15.147    MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[0]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -14.340    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.865ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.138ns  (logic 2.014ns (22.039%)  route 7.124ns (77.961%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.623     5.144    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X5Y54          FDCE                                         r  MINESWEEP/RANDOM/bomb2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  MINESWEEP/RANDOM/bomb2_reg[1]/Q
                         net (fo=32, routed)          1.056     6.656    MINESWEEP/RANDOM/bomb2_reg[4]_0[1]
    SLICE_X5Y54          LUT2 (Prop_lut2_I0_O)        0.152     6.808 r  MINESWEEP/RANDOM/bomb1Col0[2]_i_6/O
                         net (fo=2, routed)           0.793     7.601    MINESWEEP/RANDOM/bomb1Col0[2]_i_6_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I0_O)        0.326     7.927 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_38/O
                         net (fo=4, routed)           0.540     8.467    MINESWEEP/RANDOM/bomb1Col0[3]_i_38_n_0
    SLICE_X2Y54          LUT6 (Prop_lut6_I5_O)        0.124     8.591 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_43/O
                         net (fo=11, routed)          0.853     9.444    MINESWEEP/RANDOM/bomb1Col0[3]_i_43_n_0
    SLICE_X1Y55          LUT6 (Prop_lut6_I3_O)        0.124     9.568 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_45/O
                         net (fo=7, routed)           1.008    10.576    MINESWEEP/RANDOM/bomb1Col0[3]_i_45_n_0
    SLICE_X2Y57          LUT6 (Prop_lut6_I0_O)        0.124    10.700 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_39/O
                         net (fo=1, routed)           0.856    11.556    MINESWEEP/RANDOM/bomb1Col0[3]_i_39_n_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I0_O)        0.124    11.680 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_18/O
                         net (fo=5, routed)           0.582    12.262    MINESWEEP/RANDOM/bomb1Col0[3]_i_18_n_0
    SLICE_X7Y57          LUT4 (Prop_lut4_I3_O)        0.124    12.386 f  MINESWEEP/RANDOM/bomb1Col0[3]_i_13/O
                         net (fo=1, routed)           0.791    13.177    MINESWEEP/RANDOM/bomb1Col0[3]_i_13_n_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I2_O)        0.124    13.301 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_4/O
                         net (fo=4, routed)           0.645    13.946    MINESWEEP/RANDOM/bomb1Col0[3]_i_4_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.124    14.070 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_2/O
                         net (fo=1, routed)           0.000    14.070    MINESWEEP/RANDOM/bomb1Col0[3]_i_2_n_0
    SLICE_X4Y56          MUXF7 (Prop_muxf7_I0_O)      0.212    14.282 r  MINESWEEP/RANDOM/bomb1Col0_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    14.282    MINESWEEP/COLLISIONCHAIN/D[3]
    SLICE_X4Y56          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.507    14.848    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X4Y56          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[3]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y56          FDCE (Setup_fdce_C_D)        0.064    15.148    MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[3]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -14.282    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.150ns  (logic 2.465ns (26.939%)  route 6.685ns (73.061%))
  Logic Levels:           10  (LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.623     5.144    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X5Y54          FDCE                                         r  MINESWEEP/RANDOM/bomb2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  MINESWEEP/RANDOM/bomb2_reg[1]/Q
                         net (fo=32, routed)          1.141     6.741    MINESWEEP/RANDOM/bomb2_reg[4]_0[1]
    SLICE_X1Y54          LUT4 (Prop_lut4_I3_O)        0.152     6.893 f  MINESWEEP/RANDOM/bomb1Col0[3]_i_67/O
                         net (fo=1, routed)           0.699     7.591    MINESWEEP/RANDOM/bomb1Col0[3]_i_67_n_0
    SLICE_X0Y54          LUT6 (Prop_lut6_I0_O)        0.326     7.917 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_65/O
                         net (fo=8, routed)           0.677     8.595    MINESWEEP/RANDOM/bomb1Col0[3]_i_65_n_0
    SLICE_X0Y56          LUT5 (Prop_lut5_I2_O)        0.124     8.719 f  MINESWEEP/RANDOM/bomb1Col0[1]_i_14/O
                         net (fo=1, routed)           0.669     9.388    MINESWEEP/RANDOM/bomb1Col0[1]_i_14_n_0
    SLICE_X0Y56          LUT6 (Prop_lut6_I4_O)        0.124     9.512 r  MINESWEEP/RANDOM/bomb1Col0[1]_i_8/O
                         net (fo=1, routed)           0.795    10.307    MINESWEEP/RANDOM/bomb1Col0[1]_i_8_n_0
    SLICE_X2Y56          LUT5 (Prop_lut5_I1_O)        0.146    10.453 r  MINESWEEP/RANDOM/bomb1Col0[1]_i_6/O
                         net (fo=4, routed)           0.608    11.061    MINESWEEP/RANDOM/bomb1Col0[1]_i_6_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I0_O)        0.354    11.415 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_20/O
                         net (fo=3, routed)           0.760    12.175    MINESWEEP/RANDOM/bomb1Col0[3]_i_20_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I2_O)        0.326    12.501 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_6/O
                         net (fo=4, routed)           0.736    13.237    MINESWEEP/RANDOM/bomb1Col0[3]_i_6_n_0
    SLICE_X6Y57          LUT6 (Prop_lut6_I0_O)        0.124    13.361 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_8/O
                         net (fo=4, routed)           0.600    13.961    MINESWEEP/RANDOM/bomb1Col0[3]_i_8_n_0
    SLICE_X6Y57          LUT6 (Prop_lut6_I3_O)        0.124    14.085 r  MINESWEEP/RANDOM/bomb1Col0[1]_i_2/O
                         net (fo=1, routed)           0.000    14.085    MINESWEEP/RANDOM/bomb1Col0[1]_i_2_n_0
    SLICE_X6Y57          MUXF7 (Prop_muxf7_I0_O)      0.209    14.294 r  MINESWEEP/RANDOM/bomb1Col0_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    14.294    MINESWEEP/COLLISIONCHAIN/D[1]
    SLICE_X6Y57          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.506    14.847    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X6Y57          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[1]/C
                         clock pessimism              0.271    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X6Y57          FDCE (Setup_fdce_C_D)        0.113    15.196    MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[1]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                         -14.294    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.950ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.039ns  (logic 2.441ns (27.004%)  route 6.598ns (72.996%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.622     5.143    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X4Y57          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.456     5.599 f  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[1]/Q
                         net (fo=23, routed)          1.150     6.749    MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg_n_0_[1]
    SLICE_X2Y58          LUT3 (Prop_lut3_I1_O)        0.146     6.895 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_74/O
                         net (fo=2, routed)           0.821     7.716    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_74_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I0_O)        0.328     8.044 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_56/O
                         net (fo=5, routed)           0.425     8.469    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_56_n_0
    SLICE_X5Y59          LUT3 (Prop_lut3_I1_O)        0.118     8.587 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_6/O
                         net (fo=7, routed)           1.021     9.608    MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_6_n_0
    SLICE_X5Y60          LUT2 (Prop_lut2_I0_O)        0.354     9.962 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[2]_i_12/O
                         net (fo=1, routed)           0.434    10.396    MINESWEEP/COLLISIONCHAIN/bomb2Col1[2]_i_12_n_0
    SLICE_X4Y60          LUT6 (Prop_lut6_I2_O)        0.326    10.722 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[2]_i_9/O
                         net (fo=4, routed)           0.885    11.606    MINESWEEP/COLLISIONCHAIN/bomb2Col1[2]_i_9_n_0
    SLICE_X5Y60          LUT4 (Prop_lut4_I1_O)        0.124    11.730 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_5/O
                         net (fo=6, routed)           0.737    12.467    MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_5_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I2_O)        0.124    12.591 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_30/O
                         net (fo=1, routed)           0.667    13.258    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_30_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I3_O)        0.124    13.382 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_11/O
                         net (fo=4, routed)           0.459    13.841    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_11_n_0
    SLICE_X3Y62          LUT5 (Prop_lut5_I3_O)        0.124    13.965 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_3/O
                         net (fo=1, routed)           0.000    13.965    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_3_n_0
    SLICE_X3Y62          MUXF7 (Prop_muxf7_I1_O)      0.217    14.182 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    14.182    MINESWEEP/COLLISIONCHAIN/bomb2CollDet[3]
    SLICE_X3Y62          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.505    14.846    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X3Y62          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X3Y62          FDCE (Setup_fdce_C_D)        0.064    15.133    MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                         -14.182    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.981ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.020ns  (logic 2.441ns (27.062%)  route 6.579ns (72.938%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.622     5.143    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X4Y57          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.456     5.599 f  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[1]/Q
                         net (fo=23, routed)          1.150     6.749    MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg_n_0_[1]
    SLICE_X2Y58          LUT3 (Prop_lut3_I1_O)        0.146     6.895 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_74/O
                         net (fo=2, routed)           0.821     7.716    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_74_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I0_O)        0.328     8.044 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_56/O
                         net (fo=5, routed)           0.425     8.469    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_56_n_0
    SLICE_X5Y59          LUT3 (Prop_lut3_I1_O)        0.118     8.587 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_6/O
                         net (fo=7, routed)           1.021     9.608    MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_6_n_0
    SLICE_X5Y60          LUT2 (Prop_lut2_I0_O)        0.354     9.962 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[2]_i_12/O
                         net (fo=1, routed)           0.434    10.396    MINESWEEP/COLLISIONCHAIN/bomb2Col1[2]_i_12_n_0
    SLICE_X4Y60          LUT6 (Prop_lut6_I2_O)        0.326    10.722 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[2]_i_9/O
                         net (fo=4, routed)           0.885    11.606    MINESWEEP/COLLISIONCHAIN/bomb2Col1[2]_i_9_n_0
    SLICE_X5Y60          LUT4 (Prop_lut4_I1_O)        0.124    11.730 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_5/O
                         net (fo=6, routed)           0.737    12.467    MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_5_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I2_O)        0.124    12.591 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_30/O
                         net (fo=1, routed)           0.667    13.258    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_30_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I3_O)        0.124    13.382 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_11/O
                         net (fo=4, routed)           0.440    13.822    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_11_n_0
    SLICE_X4Y62          LUT4 (Prop_lut4_I2_O)        0.124    13.946 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_3/O
                         net (fo=1, routed)           0.000    13.946    MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_3_n_0
    SLICE_X4Y62          MUXF7 (Prop_muxf7_I1_O)      0.217    14.163 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    14.163    MINESWEEP/COLLISIONCHAIN/bomb2CollDet[0]
    SLICE_X4Y62          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.503    14.844    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X4Y62          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]/C
                         clock pessimism              0.271    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X4Y62          FDCE (Setup_fdce_C_D)        0.064    15.144    MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -14.163    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             1.068ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.933ns  (logic 2.469ns (27.640%)  route 6.464ns (72.360%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.622     5.143    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X4Y57          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.456     5.599 f  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[1]/Q
                         net (fo=23, routed)          1.150     6.749    MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg_n_0_[1]
    SLICE_X2Y58          LUT3 (Prop_lut3_I1_O)        0.146     6.895 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_74/O
                         net (fo=2, routed)           0.821     7.716    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_74_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I0_O)        0.328     8.044 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_56/O
                         net (fo=5, routed)           0.425     8.469    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_56_n_0
    SLICE_X5Y59          LUT3 (Prop_lut3_I1_O)        0.118     8.587 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_6/O
                         net (fo=7, routed)           1.021     9.608    MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_6_n_0
    SLICE_X5Y60          LUT2 (Prop_lut2_I0_O)        0.354     9.962 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[2]_i_12/O
                         net (fo=1, routed)           0.434    10.396    MINESWEEP/COLLISIONCHAIN/bomb2Col1[2]_i_12_n_0
    SLICE_X4Y60          LUT6 (Prop_lut6_I2_O)        0.326    10.722 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[2]_i_9/O
                         net (fo=4, routed)           0.885    11.606    MINESWEEP/COLLISIONCHAIN/bomb2Col1[2]_i_9_n_0
    SLICE_X5Y60          LUT4 (Prop_lut4_I1_O)        0.124    11.730 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_5/O
                         net (fo=6, routed)           0.737    12.467    MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_5_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I2_O)        0.124    12.591 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_30/O
                         net (fo=1, routed)           0.667    13.258    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_30_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I3_O)        0.124    13.382 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_11/O
                         net (fo=4, routed)           0.324    13.706    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_11_n_0
    SLICE_X4Y62          LUT4 (Prop_lut4_I2_O)        0.124    13.830 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_3/O
                         net (fo=1, routed)           0.000    13.830    MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_3_n_0
    SLICE_X4Y62          MUXF7 (Prop_muxf7_I1_O)      0.245    14.075 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    14.075    MINESWEEP/COLLISIONCHAIN/bomb2CollDet[1]
    SLICE_X4Y62          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.503    14.844    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X4Y62          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]/C
                         clock pessimism              0.271    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X4Y62          FDCE (Setup_fdce_C_D)        0.064    15.144    MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -14.075    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.365ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.556ns  (logic 2.530ns (29.571%)  route 6.026ns (70.429%))
  Logic Levels:           10  (LUT2=2 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.622     5.143    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X2Y62          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDCE (Prop_fdce_C_Q)         0.518     5.661 f  MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[3]/Q
                         net (fo=19, routed)          0.843     6.504    MINESWEEP/COLLISIONCHAIN/bomb1[3]
    SLICE_X2Y64          LUT2 (Prop_lut2_I0_O)        0.153     6.657 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_69/O
                         net (fo=1, routed)           0.443     7.099    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_69_n_0
    SLICE_X4Y65          LUT6 (Prop_lut6_I2_O)        0.331     7.430 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_48/O
                         net (fo=7, routed)           0.358     7.788    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_48_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.124     7.912 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_43/O
                         net (fo=9, routed)           0.809     8.721    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_43_n_0
    SLICE_X7Y62          LUT5 (Prop_lut5_I1_O)        0.118     8.839 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_19/O
                         net (fo=7, routed)           1.070     9.908    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_19_n_0
    SLICE_X8Y63          LUT2 (Prop_lut2_I1_O)        0.348    10.256 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_44/O
                         net (fo=3, routed)           0.685    10.941    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_44_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.328    11.269 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_20/O
                         net (fo=2, routed)           0.656    11.925    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_20_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I1_O)        0.124    12.049 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_13/O
                         net (fo=2, routed)           0.553    12.602    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_13_n_0
    SLICE_X9Y65          LUT5 (Prop_lut5_I0_O)        0.124    12.726 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_4/O
                         net (fo=4, routed)           0.610    13.336    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_4_n_0
    SLICE_X11Y64         LUT6 (Prop_lut6_I1_O)        0.124    13.460 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_2/O
                         net (fo=1, routed)           0.000    13.460    MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_2_n_0
    SLICE_X11Y64         MUXF7 (Prop_muxf7_I0_O)      0.238    13.698 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    13.698    MINESWEEP/COLLISIONCHAIN/bomb3CollDet[1]
    SLICE_X11Y64         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.436    14.777    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X11Y64         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[1]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X11Y64         FDCE (Setup_fdce_C_D)        0.064    15.064    MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -13.698    
  -------------------------------------------------------------------
                         slack                                  1.365    

Slack (MET) :             1.401ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.569ns  (logic 2.501ns (29.188%)  route 6.068ns (70.812%))
  Logic Levels:           10  (LUT2=2 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.622     5.143    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X2Y62          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDCE (Prop_fdce_C_Q)         0.518     5.661 f  MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[3]/Q
                         net (fo=19, routed)          0.843     6.504    MINESWEEP/COLLISIONCHAIN/bomb1[3]
    SLICE_X2Y64          LUT2 (Prop_lut2_I0_O)        0.153     6.657 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_69/O
                         net (fo=1, routed)           0.443     7.099    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_69_n_0
    SLICE_X4Y65          LUT6 (Prop_lut6_I2_O)        0.331     7.430 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_48/O
                         net (fo=7, routed)           0.358     7.788    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_48_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.124     7.912 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_43/O
                         net (fo=9, routed)           0.809     8.721    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_43_n_0
    SLICE_X7Y62          LUT5 (Prop_lut5_I1_O)        0.118     8.839 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_19/O
                         net (fo=7, routed)           1.070     9.908    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_19_n_0
    SLICE_X8Y63          LUT2 (Prop_lut2_I1_O)        0.348    10.256 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_44/O
                         net (fo=3, routed)           0.685    10.941    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_44_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.328    11.269 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_20/O
                         net (fo=2, routed)           0.492    11.761    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_20_n_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I4_O)        0.124    11.885 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_5/O
                         net (fo=3, routed)           0.736    12.621    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_5_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I0_O)        0.124    12.745 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[2]_i_5/O
                         net (fo=3, routed)           0.633    13.378    MINESWEEP/COLLISIONCHAIN/bomb3Col2[2]_i_5_n_0
    SLICE_X10Y64         LUT5 (Prop_lut5_I2_O)        0.124    13.502 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_2/O
                         net (fo=1, routed)           0.000    13.502    MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_2_n_0
    SLICE_X10Y64         MUXF7 (Prop_muxf7_I0_O)      0.209    13.711 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    13.711    MINESWEEP/COLLISIONCHAIN/bomb3CollDet[0]
    SLICE_X10Y64         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.436    14.777    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X10Y64         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X10Y64         FDCE (Setup_fdce_C_D)        0.113    15.113    MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -13.711    
  -------------------------------------------------------------------
                         slack                                  1.401    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 MINESWEEP/ClearTiles_inst/PLAYER_EDGE[13].LEVEL_DETECT/held_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/ClearTiles_inst/PLAYER_EDGE[13].LEVEL_DETECT/pulseOut_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.564     1.447    MINESWEEP/ClearTiles_inst/PLAYER_EDGE[13].LEVEL_DETECT/clk_IBUF_BUFG
    SLICE_X15Y56         FDCE                                         r  MINESWEEP/ClearTiles_inst/PLAYER_EDGE[13].LEVEL_DETECT/held_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y56         FDCE (Prop_fdce_C_Q)         0.141     1.588 f  MINESWEEP/ClearTiles_inst/PLAYER_EDGE[13].LEVEL_DETECT/held_reg/Q
                         net (fo=1, routed)           0.087     1.675    MINESWEEP/ClearTiles_inst/PLAYER_EDGE[13].LEVEL_DETECT/held_reg_n_0
    SLICE_X14Y56         LUT2 (Prop_lut2_I1_O)        0.045     1.720 r  MINESWEEP/ClearTiles_inst/PLAYER_EDGE[13].LEVEL_DETECT/pulseOut_i_1__1/O
                         net (fo=1, routed)           0.000     1.720    MINESWEEP/ClearTiles_inst/PLAYER_EDGE[13].LEVEL_DETECT/pulseOut_i_1__1_n_0
    SLICE_X14Y56         FDCE                                         r  MINESWEEP/ClearTiles_inst/PLAYER_EDGE[13].LEVEL_DETECT/pulseOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.833     1.961    MINESWEEP/ClearTiles_inst/PLAYER_EDGE[13].LEVEL_DETECT/clk_IBUF_BUFG
    SLICE_X14Y56         FDCE                                         r  MINESWEEP/ClearTiles_inst/PLAYER_EDGE[13].LEVEL_DETECT/pulseOut_reg/C
                         clock pessimism             -0.501     1.460    
    SLICE_X14Y56         FDCE (Hold_fdce_C_D)         0.120     1.580    MINESWEEP/ClearTiles_inst/PLAYER_EDGE[13].LEVEL_DETECT/pulseOut_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/finalBombLocations_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.563     1.446    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X9Y58          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[0]/Q
                         net (fo=1, routed)           0.110     1.697    MINESWEEP/tempBombLocation[0]
    SLICE_X9Y57          FDCE                                         r  MINESWEEP/finalBombLocations_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.832     1.960    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y57          FDCE                                         r  MINESWEEP/finalBombLocations_reg[0]/C
                         clock pessimism             -0.498     1.462    
    SLICE_X9Y57          FDCE (Hold_fdce_C_D)         0.070     1.532    MINESWEEP/finalBombLocations_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/finalBombLocations_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.563     1.446    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X9Y59          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[1]/Q
                         net (fo=1, routed)           0.116     1.703    MINESWEEP/tempBombLocation[1]
    SLICE_X9Y57          FDCE                                         r  MINESWEEP/finalBombLocations_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.832     1.960    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y57          FDCE                                         r  MINESWEEP/finalBombLocations_reg[1]/C
                         clock pessimism             -0.498     1.462    
    SLICE_X9Y57          FDCE (Hold_fdce_C_D)         0.066     1.528    MINESWEEP/finalBombLocations_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/finalBombLocations_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.661%)  route 0.132ns (48.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.563     1.446    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X11Y58         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[12]/Q
                         net (fo=1, routed)           0.132     1.719    MINESWEEP/tempBombLocation[12]
    SLICE_X12Y58         FDCE                                         r  MINESWEEP/finalBombLocations_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.832     1.960    MINESWEEP/clk_IBUF_BUFG
    SLICE_X12Y58         FDCE                                         r  MINESWEEP/finalBombLocations_reg[12]/C
                         clock pessimism             -0.478     1.482    
    SLICE_X12Y58         FDCE (Hold_fdce_C_D)         0.059     1.541    MINESWEEP/finalBombLocations_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.562     1.445    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X9Y60          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[4]/Q
                         net (fo=1, routed)           0.110     1.696    MINESWEEP/COLLISIONCHAIN/bomb2[4]
    SLICE_X9Y60          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.831     1.959    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X9Y60          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col2_reg[4]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X9Y60          FDCE (Hold_fdce_C_D)         0.072     1.517    MINESWEEP/COLLISIONCHAIN/bomb2Col2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/bomb2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.593     1.476    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X1Y56          FDCE                                         r  MINESWEEP/RANDOM/bomb2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  MINESWEEP/RANDOM/bomb2_reg[4]/Q
                         net (fo=2, routed)           0.123     1.740    MINESWEEP/COLLISIONCHAIN/O42[4]
    SLICE_X1Y57          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.862     1.990    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X1Y57          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[4]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X1Y57          FDCE (Hold_fdce_C_D)         0.070     1.561    MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 MINESWEEP/finalBombLocations_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/ClearTiles_inst/HIT_SCAN.clearTemp_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.935%)  route 0.130ns (41.065%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.563     1.446    MINESWEEP/clk_IBUF_BUFG
    SLICE_X13Y59         FDCE                                         r  MINESWEEP/finalBombLocations_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  MINESWEEP/finalBombLocations_reg[14]/Q
                         net (fo=6, routed)           0.130     1.717    MINESWEEP/ClearTiles_inst/PLAYER_EDGE[14].LEVEL_DETECT/Q[1]
    SLICE_X14Y58         LUT6 (Prop_lut6_I3_O)        0.045     1.762 r  MINESWEEP/ClearTiles_inst/PLAYER_EDGE[14].LEVEL_DETECT/HIT_SCAN.clearTemp[14]_i_1/O
                         net (fo=1, routed)           0.000     1.762    MINESWEEP/ClearTiles_inst/PLAYER_EDGE[14].LEVEL_DETECT_n_1
    SLICE_X14Y58         FDCE                                         r  MINESWEEP/ClearTiles_inst/HIT_SCAN.clearTemp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.832     1.960    MINESWEEP/ClearTiles_inst/clk_IBUF_BUFG
    SLICE_X14Y58         FDCE                                         r  MINESWEEP/ClearTiles_inst/HIT_SCAN.clearTemp_reg[14]/C
                         clock pessimism             -0.498     1.462    
    SLICE_X14Y58         FDCE (Hold_fdce_C_D)         0.120     1.582    MINESWEEP/ClearTiles_inst/HIT_SCAN.clearTemp_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 MINESWEEP/ClearTiles_inst/PLAYER_EDGE[9].LEVEL_DETECT/held_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/ClearTiles_inst/PLAYER_EDGE[9].LEVEL_DETECT/pulseOut_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.246ns (81.603%)  route 0.055ns (18.397%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.564     1.447    MINESWEEP/ClearTiles_inst/PLAYER_EDGE[9].LEVEL_DETECT/clk_IBUF_BUFG
    SLICE_X12Y54         FDCE                                         r  MINESWEEP/ClearTiles_inst/PLAYER_EDGE[9].LEVEL_DETECT/held_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDCE (Prop_fdce_C_Q)         0.148     1.595 f  MINESWEEP/ClearTiles_inst/PLAYER_EDGE[9].LEVEL_DETECT/held_reg/Q
                         net (fo=1, routed)           0.055     1.651    MINESWEEP/ClearTiles_inst/PLAYER_EDGE[9].LEVEL_DETECT/held_reg_n_0
    SLICE_X12Y54         LUT2 (Prop_lut2_I1_O)        0.098     1.749 r  MINESWEEP/ClearTiles_inst/PLAYER_EDGE[9].LEVEL_DETECT/pulseOut_i_1__5/O
                         net (fo=1, routed)           0.000     1.749    MINESWEEP/ClearTiles_inst/PLAYER_EDGE[9].LEVEL_DETECT/pulseOut_i_1__5_n_0
    SLICE_X12Y54         FDCE                                         r  MINESWEEP/ClearTiles_inst/PLAYER_EDGE[9].LEVEL_DETECT/pulseOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.833     1.961    MINESWEEP/ClearTiles_inst/PLAYER_EDGE[9].LEVEL_DETECT/clk_IBUF_BUFG
    SLICE_X12Y54         FDCE                                         r  MINESWEEP/ClearTiles_inst/PLAYER_EDGE[9].LEVEL_DETECT/pulseOut_reg/C
                         clock pessimism             -0.514     1.447    
    SLICE_X12Y54         FDCE (Hold_fdce_C_D)         0.121     1.568    MINESWEEP/ClearTiles_inst/PLAYER_EDGE[9].LEVEL_DETECT/pulseOut_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 MINESWEEP/ClearTiles_inst/PLAYER_EDGE[0].LEVEL_DETECT/held_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/ClearTiles_inst/PLAYER_EDGE[0].LEVEL_DETECT/pulseOut_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.564     1.447    MINESWEEP/ClearTiles_inst/PLAYER_EDGE[0].LEVEL_DETECT/clk_IBUF_BUFG
    SLICE_X8Y54          FDCE                                         r  MINESWEEP/ClearTiles_inst/PLAYER_EDGE[0].LEVEL_DETECT/held_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDCE (Prop_fdce_C_Q)         0.148     1.595 f  MINESWEEP/ClearTiles_inst/PLAYER_EDGE[0].LEVEL_DETECT/held_reg/Q
                         net (fo=1, routed)           0.059     1.654    MINESWEEP/ClearTiles_inst/PLAYER_EDGE[0].LEVEL_DETECT/held_reg_n_0
    SLICE_X8Y54          LUT2 (Prop_lut2_I1_O)        0.098     1.752 r  MINESWEEP/ClearTiles_inst/PLAYER_EDGE[0].LEVEL_DETECT/pulseOut_i_1__14/O
                         net (fo=1, routed)           0.000     1.752    MINESWEEP/ClearTiles_inst/PLAYER_EDGE[0].LEVEL_DETECT/pulseOut_i_1__14_n_0
    SLICE_X8Y54          FDCE                                         r  MINESWEEP/ClearTiles_inst/PLAYER_EDGE[0].LEVEL_DETECT/pulseOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.833     1.961    MINESWEEP/ClearTiles_inst/PLAYER_EDGE[0].LEVEL_DETECT/clk_IBUF_BUFG
    SLICE_X8Y54          FDCE                                         r  MINESWEEP/ClearTiles_inst/PLAYER_EDGE[0].LEVEL_DETECT/pulseOut_reg/C
                         clock pessimism             -0.514     1.447    
    SLICE_X8Y54          FDCE (Hold_fdce_C_D)         0.120     1.567    MINESWEEP/ClearTiles_inst/PLAYER_EDGE[0].LEVEL_DETECT/pulseOut_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 MINESWEEP/ClearTiles_inst/PLAYER_EDGE[10].LEVEL_DETECT/held_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/ClearTiles_inst/PLAYER_EDGE[10].LEVEL_DETECT/pulseOut_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.564     1.447    MINESWEEP/ClearTiles_inst/PLAYER_EDGE[10].LEVEL_DETECT/clk_IBUF_BUFG
    SLICE_X12Y54         FDCE                                         r  MINESWEEP/ClearTiles_inst/PLAYER_EDGE[10].LEVEL_DETECT/held_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDCE (Prop_fdce_C_Q)         0.148     1.595 f  MINESWEEP/ClearTiles_inst/PLAYER_EDGE[10].LEVEL_DETECT/held_reg/Q
                         net (fo=1, routed)           0.059     1.654    MINESWEEP/ClearTiles_inst/PLAYER_EDGE[10].LEVEL_DETECT/held_reg_n_0
    SLICE_X12Y54         LUT2 (Prop_lut2_I1_O)        0.098     1.752 r  MINESWEEP/ClearTiles_inst/PLAYER_EDGE[10].LEVEL_DETECT/pulseOut_i_1__4/O
                         net (fo=1, routed)           0.000     1.752    MINESWEEP/ClearTiles_inst/PLAYER_EDGE[10].LEVEL_DETECT/pulseOut_i_1__4_n_0
    SLICE_X12Y54         FDCE                                         r  MINESWEEP/ClearTiles_inst/PLAYER_EDGE[10].LEVEL_DETECT/pulseOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.833     1.961    MINESWEEP/ClearTiles_inst/PLAYER_EDGE[10].LEVEL_DETECT/clk_IBUF_BUFG
    SLICE_X12Y54         FDCE                                         r  MINESWEEP/ClearTiles_inst/PLAYER_EDGE[10].LEVEL_DETECT/pulseOut_reg/C
                         clock pessimism             -0.514     1.447    
    SLICE_X12Y54         FDCE (Hold_fdce_C_D)         0.120     1.567    MINESWEEP/ClearTiles_inst/PLAYER_EDGE[10].LEVEL_DETECT/pulseOut_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X8Y50    MINESWEEP/FIRST_MOVE.count_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X8Y50    MINESWEEP/FIRST_MOVE.count_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X8Y53    MINESWEEP/FIRST_MOVE.first_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X10Y51   MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[14]_MINESWEEP_MOVE_SYNC_c_13/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X9Y51    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X14Y53   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[14]_MINESWEEP_MOVE_SYNC_c_13/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X11Y53   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X10Y51   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[14]_MINESWEEP_MOVE_SYNC_c_13/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X11Y53   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[15]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y51   MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y51   MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y53   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y53   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y51   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y51   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y51   MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y51   MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y53   MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y53   MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y51   MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y51   MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y53   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y53   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y51   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y51   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y51   MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y51   MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y53   MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y53   MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.061ns  (logic 4.022ns (49.896%)  route 4.039ns (50.104%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X12Y56         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDPE (Prop_fdpe_C_Q)         0.518     5.596 r  MINESWEEP/TILEDRIVE/tiles_reg[8]/Q
                         net (fo=1, routed)           4.039     9.635    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    13.139 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    13.139    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.990ns  (logic 4.156ns (52.012%)  route 3.834ns (47.988%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X10Y55         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y55         FDPE (Prop_fdpe_C_Q)         0.478     5.556 r  MINESWEEP/TILEDRIVE/tiles_reg[7]/Q
                         net (fo=1, routed)           3.834     9.390    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.678    13.068 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.068    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.966ns  (logic 4.176ns (52.431%)  route 3.789ns (47.569%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.556     5.077    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X14Y58         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDPE (Prop_fdpe_C_Q)         0.478     5.555 r  MINESWEEP/TILEDRIVE/tiles_reg[15]/Q
                         net (fo=1, routed)           3.789     9.344    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.698    13.042 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.042    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.864ns  (logic 4.024ns (51.169%)  route 3.840ns (48.831%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X10Y55         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y55         FDPE (Prop_fdpe_C_Q)         0.518     5.596 r  MINESWEEP/TILEDRIVE/tiles_reg[6]/Q
                         net (fo=1, routed)           3.840     9.436    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    12.942 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.942    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.797ns  (logic 4.023ns (51.597%)  route 3.774ns (48.403%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X8Y54          FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDPE (Prop_fdpe_C_Q)         0.518     5.596 r  MINESWEEP/TILEDRIVE/tiles_reg[0]/Q
                         net (fo=1, routed)           3.774     9.370    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    12.874 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.874    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.750ns  (logic 4.108ns (53.013%)  route 3.641ns (46.987%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X9Y56          FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDPE (Prop_fdpe_C_Q)         0.419     5.497 r  MINESWEEP/TILEDRIVE/tiles_reg[5]/Q
                         net (fo=1, routed)           3.641     9.138    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.689    12.828 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.828    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.678ns  (logic 4.160ns (54.187%)  route 3.517ns (45.813%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X12Y56         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDPE (Prop_fdpe_C_Q)         0.478     5.556 r  MINESWEEP/TILEDRIVE/tiles_reg[9]/Q
                         net (fo=1, routed)           3.517     9.073    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.682    12.755 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.755    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.639ns  (logic 4.099ns (53.664%)  route 3.540ns (46.336%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.556     5.077    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X13Y58         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDPE (Prop_fdpe_C_Q)         0.419     5.496 r  MINESWEEP/TILEDRIVE/tiles_reg[13]/Q
                         net (fo=1, routed)           3.540     9.035    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.680    12.716 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.716    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.550ns  (logic 4.095ns (54.236%)  route 3.455ns (45.764%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X13Y56         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y56         FDPE (Prop_fdpe_C_Q)         0.419     5.497 r  MINESWEEP/TILEDRIVE/tiles_reg[11]/Q
                         net (fo=1, routed)           3.455     8.952    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.676    12.628 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.628    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.496ns  (logic 3.981ns (53.114%)  route 3.515ns (46.886%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X13Y56         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y56         FDPE (Prop_fdpe_C_Q)         0.456     5.534 r  MINESWEEP/TILEDRIVE/tiles_reg[10]/Q
                         net (fo=1, routed)           3.515     9.048    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    12.574 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.574    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.189ns (52.556%)  route 0.171ns (47.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.565     1.448    MINESWEEP/clk_IBUF_BUFG
    SLICE_X13Y50         FDCE                                         r  MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[15]/Q
                         net (fo=6, routed)           0.171     1.760    MINESWEEP/MOVEDETECT/playerMoveSync[8]
    SLICE_X12Y50         LUT3 (Prop_lut3_I0_O)        0.048     1.808 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.808    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[8]_i_1_n_0
    SLICE_X12Y50         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.212ns (57.069%)  route 0.159ns (42.931%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.564     1.447    MINESWEEP/clk_IBUF_BUFG
    SLICE_X14Y54         FDCE                                         r  MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[15]/Q
                         net (fo=6, routed)           0.159     1.771    MINESWEEP/MOVEDETECT/playerMoveSync[14]
    SLICE_X13Y54         LUT3 (Prop_lut3_I0_O)        0.048     1.819 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     1.819    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]_i_1_n_0
    SLICE_X13Y54         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.209ns (49.471%)  route 0.213ns (50.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.565     1.448    MINESWEEP/MOVEDETECT/clk_IBUF_BUFG
    SLICE_X8Y52          FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDCE (Prop_fdce_C_Q)         0.164     1.612 r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/Q
                         net (fo=46, routed)          0.213     1.826    MINESWEEP/MOVEDETECT/Q[0]
    SLICE_X10Y53         LUT3 (Prop_lut3_I2_O)        0.045     1.871 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.871    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[3]_i_1_n_0
    SLICE_X10Y53         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.450ns  (logic 0.186ns (41.315%)  route 0.264ns (58.685%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.564     1.447    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y53         FDCE                                         r  MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[15]/Q
                         net (fo=6, routed)           0.264     1.852    MINESWEEP/MOVEDETECT/playerMoveSync[10]
    SLICE_X13Y53         LUT3 (Prop_lut3_I0_O)        0.045     1.897 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.897    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[10]_i_1_n_0
    SLICE_X13Y53         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.507ns  (logic 0.209ns (41.233%)  route 0.298ns (58.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.565     1.448    MINESWEEP/MOVEDETECT/clk_IBUF_BUFG
    SLICE_X8Y52          FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDCE (Prop_fdce_C_Q)         0.164     1.612 r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/Q
                         net (fo=46, routed)          0.130     1.742    MINESWEEP/MOVEDETECT/Q[0]
    SLICE_X9Y52          LUT3 (Prop_lut3_I2_O)        0.045     1.787 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[0]_i_1/O
                         net (fo=1, routed)           0.168     1.955    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[0]_i_1_n_0
    SLICE_X10Y52         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.515ns  (logic 0.208ns (40.419%)  route 0.307ns (59.581%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.564     1.447    MINESWEEP/clk_IBUF_BUFG
    SLICE_X14Y54         FDCE                                         r  MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[15]/Q
                         net (fo=6, routed)           0.307     1.918    MINESWEEP/MOVEDETECT/playerMoveSync[12]
    SLICE_X12Y53         LUT3 (Prop_lut3_I0_O)        0.044     1.962 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.962    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]_i_1_n_0
    SLICE_X12Y53         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.672ns  (logic 0.185ns (27.543%)  route 0.487ns (72.457%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.565     1.448    MINESWEEP/clk_IBUF_BUFG
    SLICE_X13Y50         FDCE                                         r  MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[15]/Q
                         net (fo=6, routed)           0.231     1.820    MINESWEEP/MOVEDETECT/playerMoveSync[6]
    SLICE_X13Y50         LUT3 (Prop_lut3_I0_O)        0.044     1.864 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[6]_i_1/O
                         net (fo=1, routed)           0.255     2.120    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[6]_i_1_n_0
    SLICE_X13Y49         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.672ns  (logic 0.184ns (27.377%)  route 0.488ns (72.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.565     1.448    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y51          FDCE                                         r  MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[15]/Q
                         net (fo=6, routed)           0.314     1.903    MINESWEEP/MOVEDETECT/playerMoveSync[2]
    SLICE_X9Y51          LUT3 (Prop_lut3_I0_O)        0.043     1.946 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[2]_i_1/O
                         net (fo=1, routed)           0.175     2.120    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[2]_i_1_n_0
    SLICE_X11Y51         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[5].SYNC.syncChain_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.704ns  (logic 0.227ns (32.250%)  route 0.477ns (67.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.565     1.448    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y50         FDCE                                         r  MINESWEEP/MOVE_SYNC[5].SYNC.syncChain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDCE (Prop_fdce_C_Q)         0.128     1.576 r  MINESWEEP/MOVE_SYNC[5].SYNC.syncChain_reg[15]/Q
                         net (fo=6, routed)           0.311     1.887    MINESWEEP/MOVEDETECT/playerMoveSync[5]
    SLICE_X13Y50         LUT3 (Prop_lut3_I0_O)        0.099     1.986 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[5]_i_1/O
                         net (fo=1, routed)           0.166     2.152    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[5]_i_1_n_0
    SLICE_X11Y52         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[7].SYNC.syncChain_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.708ns  (logic 0.226ns (31.943%)  route 0.482ns (68.057%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.565     1.448    MINESWEEP/clk_IBUF_BUFG
    SLICE_X13Y50         FDCE                                         r  MINESWEEP/MOVE_SYNC[7].SYNC.syncChain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDCE (Prop_fdce_C_Q)         0.128     1.576 r  MINESWEEP/MOVE_SYNC[7].SYNC.syncChain_reg[15]/Q
                         net (fo=6, routed)           0.308     1.884    MINESWEEP/MOVEDETECT/playerMoveSync[7]
    SLICE_X12Y50         LUT3 (Prop_lut3_I0_O)        0.098     1.982 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[7]_i_1/O
                         net (fo=1, routed)           0.174     2.156    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[7]_i_1_n_0
    SLICE_X12Y49         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           235 Endpoints
Min Delay           235 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/finalBombLocations_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.802ns  (logic 2.434ns (31.201%)  route 5.368ns (68.799%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           3.298     4.750    MINESWEEP/MOVEDETECT/sw_IBUF[9]
    SLICE_X12Y51         LUT6 (Prop_lut6_I2_O)        0.124     4.874 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     4.874    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.250 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.250    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.407 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=5, routed)           0.775     6.182    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X8Y53          LUT5 (Prop_lut5_I4_O)        0.325     6.507 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_1/O
                         net (fo=16, routed)          1.295     7.802    MINESWEEP/finalBombLocations0
    SLICE_X13Y59         FDCE                                         r  MINESWEEP/finalBombLocations_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.438     4.779    MINESWEEP/clk_IBUF_BUFG
    SLICE_X13Y59         FDCE                                         r  MINESWEEP/finalBombLocations_reg[10]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/finalBombLocations_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.802ns  (logic 2.434ns (31.201%)  route 5.368ns (68.799%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           3.298     4.750    MINESWEEP/MOVEDETECT/sw_IBUF[9]
    SLICE_X12Y51         LUT6 (Prop_lut6_I2_O)        0.124     4.874 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     4.874    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.250 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.250    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.407 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=5, routed)           0.775     6.182    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X8Y53          LUT5 (Prop_lut5_I4_O)        0.325     6.507 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_1/O
                         net (fo=16, routed)          1.295     7.802    MINESWEEP/finalBombLocations0
    SLICE_X13Y59         FDCE                                         r  MINESWEEP/finalBombLocations_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.438     4.779    MINESWEEP/clk_IBUF_BUFG
    SLICE_X13Y59         FDCE                                         r  MINESWEEP/finalBombLocations_reg[13]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/finalBombLocations_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.802ns  (logic 2.434ns (31.201%)  route 5.368ns (68.799%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           3.298     4.750    MINESWEEP/MOVEDETECT/sw_IBUF[9]
    SLICE_X12Y51         LUT6 (Prop_lut6_I2_O)        0.124     4.874 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     4.874    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.250 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.250    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.407 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=5, routed)           0.775     6.182    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X8Y53          LUT5 (Prop_lut5_I4_O)        0.325     6.507 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_1/O
                         net (fo=16, routed)          1.295     7.802    MINESWEEP/finalBombLocations0
    SLICE_X13Y59         FDCE                                         r  MINESWEEP/finalBombLocations_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.438     4.779    MINESWEEP/clk_IBUF_BUFG
    SLICE_X13Y59         FDCE                                         r  MINESWEEP/finalBombLocations_reg[14]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/finalBombLocations_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.612ns  (logic 2.434ns (31.976%)  route 5.178ns (68.024%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           3.298     4.750    MINESWEEP/MOVEDETECT/sw_IBUF[9]
    SLICE_X12Y51         LUT6 (Prop_lut6_I2_O)        0.124     4.874 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     4.874    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.250 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.250    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.407 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=5, routed)           0.775     6.182    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X8Y53          LUT5 (Prop_lut5_I4_O)        0.325     6.507 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_1/O
                         net (fo=16, routed)          1.105     7.612    MINESWEEP/finalBombLocations0
    SLICE_X12Y59         FDCE                                         r  MINESWEEP/finalBombLocations_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.438     4.779    MINESWEEP/clk_IBUF_BUFG
    SLICE_X12Y59         FDCE                                         r  MINESWEEP/finalBombLocations_reg[15]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/finalBombLocations_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.612ns  (logic 2.434ns (31.976%)  route 5.178ns (68.024%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           3.298     4.750    MINESWEEP/MOVEDETECT/sw_IBUF[9]
    SLICE_X12Y51         LUT6 (Prop_lut6_I2_O)        0.124     4.874 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     4.874    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.250 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.250    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.407 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=5, routed)           0.775     6.182    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X8Y53          LUT5 (Prop_lut5_I4_O)        0.325     6.507 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_1/O
                         net (fo=16, routed)          1.105     7.612    MINESWEEP/finalBombLocations0
    SLICE_X12Y59         FDCE                                         r  MINESWEEP/finalBombLocations_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.438     4.779    MINESWEEP/clk_IBUF_BUFG
    SLICE_X12Y59         FDCE                                         r  MINESWEEP/finalBombLocations_reg[7]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/finalBombLocations_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.612ns  (logic 2.434ns (31.976%)  route 5.178ns (68.024%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           3.298     4.750    MINESWEEP/MOVEDETECT/sw_IBUF[9]
    SLICE_X12Y51         LUT6 (Prop_lut6_I2_O)        0.124     4.874 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     4.874    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.250 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.250    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.407 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=5, routed)           0.775     6.182    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X8Y53          LUT5 (Prop_lut5_I4_O)        0.325     6.507 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_1/O
                         net (fo=16, routed)          1.105     7.612    MINESWEEP/finalBombLocations0
    SLICE_X12Y59         FDCE                                         r  MINESWEEP/finalBombLocations_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.438     4.779    MINESWEEP/clk_IBUF_BUFG
    SLICE_X12Y59         FDCE                                         r  MINESWEEP/finalBombLocations_reg[8]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/finalBombLocations_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.612ns  (logic 2.434ns (31.976%)  route 5.178ns (68.024%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           3.298     4.750    MINESWEEP/MOVEDETECT/sw_IBUF[9]
    SLICE_X12Y51         LUT6 (Prop_lut6_I2_O)        0.124     4.874 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     4.874    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.250 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.250    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.407 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=5, routed)           0.775     6.182    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X8Y53          LUT5 (Prop_lut5_I4_O)        0.325     6.507 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_1/O
                         net (fo=16, routed)          1.105     7.612    MINESWEEP/finalBombLocations0
    SLICE_X12Y59         FDCE                                         r  MINESWEEP/finalBombLocations_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.438     4.779    MINESWEEP/clk_IBUF_BUFG
    SLICE_X12Y59         FDCE                                         r  MINESWEEP/finalBombLocations_reg[9]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/finalBombLocations_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.473ns  (logic 2.434ns (32.575%)  route 5.038ns (67.425%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           3.298     4.750    MINESWEEP/MOVEDETECT/sw_IBUF[9]
    SLICE_X12Y51         LUT6 (Prop_lut6_I2_O)        0.124     4.874 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     4.874    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.250 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.250    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.407 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=5, routed)           0.775     6.182    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X8Y53          LUT5 (Prop_lut5_I4_O)        0.325     6.507 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_1/O
                         net (fo=16, routed)          0.965     7.473    MINESWEEP/finalBombLocations0
    SLICE_X12Y58         FDCE                                         r  MINESWEEP/finalBombLocations_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.439     4.780    MINESWEEP/clk_IBUF_BUFG
    SLICE_X12Y58         FDCE                                         r  MINESWEEP/finalBombLocations_reg[12]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/finalBombLocations_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.335ns  (logic 2.434ns (33.185%)  route 4.901ns (66.815%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           3.298     4.750    MINESWEEP/MOVEDETECT/sw_IBUF[9]
    SLICE_X12Y51         LUT6 (Prop_lut6_I2_O)        0.124     4.874 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     4.874    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.250 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.250    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.407 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=5, routed)           0.775     6.182    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X8Y53          LUT5 (Prop_lut5_I4_O)        0.325     6.507 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_1/O
                         net (fo=16, routed)          0.828     7.335    MINESWEEP/finalBombLocations0
    SLICE_X9Y57          FDCE                                         r  MINESWEEP/finalBombLocations_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.439     4.780    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y57          FDCE                                         r  MINESWEEP/finalBombLocations_reg[0]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/finalBombLocations_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.335ns  (logic 2.434ns (33.185%)  route 4.901ns (66.815%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           3.298     4.750    MINESWEEP/MOVEDETECT/sw_IBUF[9]
    SLICE_X12Y51         LUT6 (Prop_lut6_I2_O)        0.124     4.874 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     4.874    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.250 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.250    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.407 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=5, routed)           0.775     6.182    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X8Y53          LUT5 (Prop_lut5_I4_O)        0.325     6.507 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_1/O
                         net (fo=16, routed)          0.828     7.335    MINESWEEP/finalBombLocations0
    SLICE_X9Y57          FDCE                                         r  MINESWEEP/finalBombLocations_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.439     4.780    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y57          FDCE                                         r  MINESWEEP/finalBombLocations_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            MINESWEEP/FIRST_MOVE.first_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.465ns (49.660%)  route 0.471ns (50.340%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y53         LDCE                         0.000     0.000 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]/G
    SLICE_X12Y53         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]/Q
                         net (fo=3, routed)           0.134     0.312    MINESWEEP/MOVEDETECT/p_0_in31_in
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.045     0.357 r  MINESWEEP/MOVEDETECT/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.357    MINESWEEP/MOVEDETECT/i__carry__0_i_2_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.485 f  MINESWEEP/MOVEDETECT/nextState2_inferred__0/i__carry__0/CO[1]
                         net (fo=5, routed)           0.338     0.822    MINESWEEP/MOVEDETECT/nextState20_out
    SLICE_X8Y53          LUT6 (Prop_lut6_I4_O)        0.114     0.936 r  MINESWEEP/MOVEDETECT/FIRST_MOVE.first[0]_i_1/O
                         net (fo=1, routed)           0.000     0.936    MINESWEEP/MOVEDETECT_n_7
    SLICE_X8Y53          FDCE                                         r  MINESWEEP/FIRST_MOVE.first_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.833     1.961    MINESWEEP/clk_IBUF_BUFG
    SLICE_X8Y53          FDCE                                         r  MINESWEEP/FIRST_MOVE.first_reg[0]/C

Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.018ns  (logic 0.465ns (45.666%)  route 0.553ns (54.334%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y53         LDCE                         0.000     0.000 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]/G
    SLICE_X12Y53         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]/Q
                         net (fo=3, routed)           0.134     0.312    MINESWEEP/MOVEDETECT/p_0_in31_in
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.045     0.357 r  MINESWEEP/MOVEDETECT/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.357    MINESWEEP/MOVEDETECT/i__carry__0_i_2_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.485 r  MINESWEEP/MOVEDETECT/nextState2_inferred__0/i__carry__0/CO[1]
                         net (fo=5, routed)           0.420     0.904    MINESWEEP/MOVEDETECT/nextState20_out
    SLICE_X8Y52          LUT5 (Prop_lut5_I3_O)        0.114     1.018 r  MINESWEEP/MOVEDETECT/FSM_sequential_currState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.018    MINESWEEP/MOVEDETECT/nextState[0]
    SLICE_X8Y52          FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.834     1.962    MINESWEEP/MOVEDETECT/clk_IBUF_BUFG
    SLICE_X8Y52          FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C

Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.052ns  (logic 0.465ns (44.207%)  route 0.587ns (55.793%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y53         LDCE                         0.000     0.000 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]/G
    SLICE_X12Y53         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]/Q
                         net (fo=3, routed)           0.134     0.312    MINESWEEP/MOVEDETECT/p_0_in31_in
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.045     0.357 r  MINESWEEP/MOVEDETECT/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.357    MINESWEEP/MOVEDETECT/i__carry__0_i_2_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.485 f  MINESWEEP/MOVEDETECT/nextState2_inferred__0/i__carry__0/CO[1]
                         net (fo=5, routed)           0.337     0.822    MINESWEEP/MOVEDETECT/nextState20_out
    SLICE_X8Y53          LUT4 (Prop_lut4_I2_O)        0.114     0.936 r  MINESWEEP/MOVEDETECT/FSM_sequential_currState[1]_i_1/O
                         net (fo=1, routed)           0.116     1.052    MINESWEEP/MOVEDETECT/nextState[1]
    SLICE_X8Y53          FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.833     1.961    MINESWEEP/MOVEDETECT/clk_IBUF_BUFG
    SLICE_X8Y53          FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[1]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.065ns  (logic 0.222ns (20.835%)  route 0.843ns (79.165%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=197, routed)         0.843     1.065    MINESWEEP/COLLISIONCHAIN/btnU_IBUF
    SLICE_X1Y57          FDCE                                         f  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.862     1.990    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X1Y57          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[4]/C

Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            MINESWEEP/finalBombLocations_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.181ns  (logic 0.467ns (39.542%)  route 0.714ns (60.458%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y53         LDCE                         0.000     0.000 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]/G
    SLICE_X12Y53         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]/Q
                         net (fo=3, routed)           0.134     0.312    MINESWEEP/MOVEDETECT/p_0_in31_in
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.045     0.357 r  MINESWEEP/MOVEDETECT/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.357    MINESWEEP/MOVEDETECT/i__carry__0_i_2_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.485 f  MINESWEEP/MOVEDETECT/nextState2_inferred__0/i__carry__0/CO[1]
                         net (fo=5, routed)           0.337     0.822    MINESWEEP/MOVEDETECT/nextState20_out
    SLICE_X8Y53          LUT5 (Prop_lut5_I3_O)        0.116     0.938 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_1/O
                         net (fo=16, routed)          0.243     1.181    MINESWEEP/finalBombLocations0
    SLICE_X10Y57         FDCE                                         r  MINESWEEP/finalBombLocations_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.832     1.960    MINESWEEP/clk_IBUF_BUFG
    SLICE_X10Y57         FDCE                                         r  MINESWEEP/finalBombLocations_reg[4]/C

Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            MINESWEEP/finalBombLocations_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.181ns  (logic 0.467ns (39.542%)  route 0.714ns (60.458%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y53         LDCE                         0.000     0.000 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]/G
    SLICE_X12Y53         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]/Q
                         net (fo=3, routed)           0.134     0.312    MINESWEEP/MOVEDETECT/p_0_in31_in
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.045     0.357 r  MINESWEEP/MOVEDETECT/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.357    MINESWEEP/MOVEDETECT/i__carry__0_i_2_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.485 f  MINESWEEP/MOVEDETECT/nextState2_inferred__0/i__carry__0/CO[1]
                         net (fo=5, routed)           0.337     0.822    MINESWEEP/MOVEDETECT/nextState20_out
    SLICE_X8Y53          LUT5 (Prop_lut5_I3_O)        0.116     0.938 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_1/O
                         net (fo=16, routed)          0.243     1.181    MINESWEEP/finalBombLocations0
    SLICE_X10Y57         FDCE                                         r  MINESWEEP/finalBombLocations_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.832     1.960    MINESWEEP/clk_IBUF_BUFG
    SLICE_X10Y57         FDCE                                         r  MINESWEEP/finalBombLocations_reg[5]/C

Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            MINESWEEP/finalBombLocations_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.181ns  (logic 0.467ns (39.542%)  route 0.714ns (60.458%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y53         LDCE                         0.000     0.000 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]/G
    SLICE_X12Y53         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]/Q
                         net (fo=3, routed)           0.134     0.312    MINESWEEP/MOVEDETECT/p_0_in31_in
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.045     0.357 r  MINESWEEP/MOVEDETECT/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.357    MINESWEEP/MOVEDETECT/i__carry__0_i_2_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.485 f  MINESWEEP/MOVEDETECT/nextState2_inferred__0/i__carry__0/CO[1]
                         net (fo=5, routed)           0.337     0.822    MINESWEEP/MOVEDETECT/nextState20_out
    SLICE_X8Y53          LUT5 (Prop_lut5_I3_O)        0.116     0.938 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_1/O
                         net (fo=16, routed)          0.243     1.181    MINESWEEP/finalBombLocations0
    SLICE_X10Y57         FDCE                                         r  MINESWEEP/finalBombLocations_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.832     1.960    MINESWEEP/clk_IBUF_BUFG
    SLICE_X10Y57         FDCE                                         r  MINESWEEP/finalBombLocations_reg[6]/C

Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            MINESWEEP/finalBombLocations_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.188ns  (logic 0.467ns (39.318%)  route 0.721ns (60.682%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y53         LDCE                         0.000     0.000 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]/G
    SLICE_X12Y53         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]/Q
                         net (fo=3, routed)           0.134     0.312    MINESWEEP/MOVEDETECT/p_0_in31_in
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.045     0.357 r  MINESWEEP/MOVEDETECT/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.357    MINESWEEP/MOVEDETECT/i__carry__0_i_2_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.485 f  MINESWEEP/MOVEDETECT/nextState2_inferred__0/i__carry__0/CO[1]
                         net (fo=5, routed)           0.337     0.822    MINESWEEP/MOVEDETECT/nextState20_out
    SLICE_X8Y53          LUT5 (Prop_lut5_I3_O)        0.116     0.938 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_1/O
                         net (fo=16, routed)          0.250     1.188    MINESWEEP/finalBombLocations0
    SLICE_X8Y57          FDCE                                         r  MINESWEEP/finalBombLocations_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.832     1.960    MINESWEEP/clk_IBUF_BUFG
    SLICE_X8Y57          FDCE                                         r  MINESWEEP/finalBombLocations_reg[11]/C

Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            MINESWEEP/finalBombLocations_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.188ns  (logic 0.467ns (39.318%)  route 0.721ns (60.682%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y53         LDCE                         0.000     0.000 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]/G
    SLICE_X12Y53         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]/Q
                         net (fo=3, routed)           0.134     0.312    MINESWEEP/MOVEDETECT/p_0_in31_in
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.045     0.357 r  MINESWEEP/MOVEDETECT/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.357    MINESWEEP/MOVEDETECT/i__carry__0_i_2_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.485 f  MINESWEEP/MOVEDETECT/nextState2_inferred__0/i__carry__0/CO[1]
                         net (fo=5, routed)           0.337     0.822    MINESWEEP/MOVEDETECT/nextState20_out
    SLICE_X8Y53          LUT5 (Prop_lut5_I3_O)        0.116     0.938 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_1/O
                         net (fo=16, routed)          0.250     1.188    MINESWEEP/finalBombLocations0
    SLICE_X8Y57          FDCE                                         r  MINESWEEP/finalBombLocations_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.832     1.960    MINESWEEP/clk_IBUF_BUFG
    SLICE_X8Y57          FDCE                                         r  MINESWEEP/finalBombLocations_reg[2]/C

Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            MINESWEEP/finalBombLocations_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.188ns  (logic 0.467ns (39.318%)  route 0.721ns (60.682%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y53         LDCE                         0.000     0.000 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]/G
    SLICE_X12Y53         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]/Q
                         net (fo=3, routed)           0.134     0.312    MINESWEEP/MOVEDETECT/p_0_in31_in
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.045     0.357 r  MINESWEEP/MOVEDETECT/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.357    MINESWEEP/MOVEDETECT/i__carry__0_i_2_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.485 f  MINESWEEP/MOVEDETECT/nextState2_inferred__0/i__carry__0/CO[1]
                         net (fo=5, routed)           0.337     0.822    MINESWEEP/MOVEDETECT/nextState20_out
    SLICE_X8Y53          LUT5 (Prop_lut5_I3_O)        0.116     0.938 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_1/O
                         net (fo=16, routed)          0.250     1.188    MINESWEEP/finalBombLocations0
    SLICE_X8Y57          FDCE                                         r  MINESWEEP/finalBombLocations_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.832     1.960    MINESWEEP/clk_IBUF_BUFG
    SLICE_X8Y57          FDCE                                         r  MINESWEEP/finalBombLocations_reg[3]/C





