// Seed: 409849643
module module_0 (
    input wire id_0,
    input wire id_1,
    output supply1 id_2,
    input wor id_3,
    input tri0 id_4,
    output tri id_5,
    output tri id_6
);
  assign id_2 = 1;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    input wand id_2,
    input supply0 id_3,
    input wire id_4
    , id_15, id_16, id_17,
    input uwire id_5,
    output supply0 id_6,
    input supply1 id_7,
    input tri id_8,
    input wire id_9,
    input supply1 id_10,
    output tri id_11,
    input wire id_12,
    output wire id_13
);
  always @(posedge id_1) id_17 <= 1;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_13,
      id_5,
      id_1,
      id_13,
      id_13
  );
  assign modCall_1.type_0 = 0;
endmodule
