#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Jun  9 10:24:15 2019
# Process ID: 5861
# Current directory: /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_prj_2019/project_1
# Command line: vivado project_1.xpr
# Log file: /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_prj_2019/project_1/vivado.log
# Journal file: /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_prj_2019/project_1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project project_1.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_intf_nets yolo_conv_top_0_outStream] [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] [get_bd_cells yolo_conv_top_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:yolo_conv_top:1.0 yolo_conv_top_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/yolo_conv_top_0/s_axi_AXILiteS} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins yolo_conv_top_0/s_axi_AXILiteS]
connect_bd_intf_net [get_bd_intf_pins yolo_conv_top_0/inStream] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins yolo_conv_top_0/outStream] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
regenerate_bd_layout
regenerate_bd_layout -routing
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file mkdir /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_prj_2019/project_1/project_1.sdk
file copy -force /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_prj_2019/project_1/project_1.runs/impl_1/design_1_wrapper.sysdef /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_prj_2019/project_1/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_prj_2019/project_1/project_1.sdk -hwspec /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_conv_prj_2019/project_1/project_1.sdk/design_1_wrapper.hdf
