Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Mar 27 15:36:15 2020
| Host         : DESKTOP-FP1UNT8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file quadratur_decoder_timing_summary_routed.rpt -pb quadratur_decoder_timing_summary_routed.pb -rpx quadratur_decoder_timing_summary_routed.rpx -warn_on_violation
| Design       : quadratur_decoder
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.459        0.000                      0                   90        0.198        0.000                      0                   90        4.500        0.000                       0                    55  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.459        0.000                      0                   90        0.198        0.000                      0                   90        4.500        0.000                       0                    55  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.459ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.459ns  (required time - arrival time)
  Source:                 delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            preposition_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.279ns  (logic 2.013ns (38.135%)  route 3.266ns (61.865%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  delay_reg[2]/Q
                         net (fo=1, routed)           0.574     6.184    delay[2]
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.858 r  delay_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.858    delay_reg[4]_i_2_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.972 r  delay_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.972    delay_reg[8]_i_2_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.194 r  delay_reg[16]_i_2/O[0]
                         net (fo=12, routed)          0.824     8.018    delay2[9]
    SLICE_X2Y37          LUT2 (Prop_lut2_I0_O)        0.299     8.317 r  preposition[1]_i_5/O
                         net (fo=1, routed)           0.670     8.987    preposition[1]_i_5_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I1_O)        0.124     9.111 f  preposition[1]_i_3/O
                         net (fo=2, routed)           0.582     9.694    preposition[1]_i_3_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I2_O)        0.124     9.818 r  preposition[1]_i_1/O
                         net (fo=2, routed)           0.615    10.433    preposition
    SLICE_X3Y39          FDRE                                         r  preposition_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.517    14.858    clk_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  preposition_reg[0]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X3Y39          FDRE (Setup_fdre_C_CE)      -0.205    14.892    preposition_reg[0]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -10.433    
  -------------------------------------------------------------------
                         slack                                  4.459    

Slack (MET) :             4.459ns  (required time - arrival time)
  Source:                 delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            preposition_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.279ns  (logic 2.013ns (38.135%)  route 3.266ns (61.865%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  delay_reg[2]/Q
                         net (fo=1, routed)           0.574     6.184    delay[2]
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.858 r  delay_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.858    delay_reg[4]_i_2_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.972 r  delay_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.972    delay_reg[8]_i_2_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.194 r  delay_reg[16]_i_2/O[0]
                         net (fo=12, routed)          0.824     8.018    delay2[9]
    SLICE_X2Y37          LUT2 (Prop_lut2_I0_O)        0.299     8.317 r  preposition[1]_i_5/O
                         net (fo=1, routed)           0.670     8.987    preposition[1]_i_5_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I1_O)        0.124     9.111 f  preposition[1]_i_3/O
                         net (fo=2, routed)           0.582     9.694    preposition[1]_i_3_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I2_O)        0.124     9.818 r  preposition[1]_i_1/O
                         net (fo=2, routed)           0.615    10.433    preposition
    SLICE_X3Y39          FDRE                                         r  preposition_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.517    14.858    clk_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  preposition_reg[1]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X3Y39          FDRE (Setup_fdre_C_CE)      -0.205    14.892    preposition_reg[1]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -10.433    
  -------------------------------------------------------------------
                         slack                                  4.459    

Slack (MET) :             4.566ns  (required time - arrival time)
  Source:                 delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.428ns  (logic 2.357ns (43.427%)  route 3.071ns (56.573%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  delay_reg[2]/Q
                         net (fo=1, routed)           0.574     6.184    delay[2]
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.858 r  delay_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.858    delay_reg[4]_i_2_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.972 r  delay_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.972    delay_reg[8]_i_2_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.086 r  delay_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.086    delay_reg[16]_i_2_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.308 r  delay_reg[16]_i_1/O[0]
                         net (fo=3, routed)           1.041     8.349    delay2[13]
    SLICE_X2Y37          LUT4 (Prop_lut4_I3_O)        0.325     8.674 f  delay[9]_i_2/O
                         net (fo=5, routed)           0.616     9.290    delay[9]_i_2_n_0
    SLICE_X3Y36          LUT4 (Prop_lut4_I0_O)        0.328     9.618 f  delay[5]_i_3/O
                         net (fo=6, routed)           0.840    10.458    delay[5]_i_3_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I2_O)        0.124    10.582 r  delay[1]_i_1/O
                         net (fo=1, routed)           0.000    10.582    delay[1]_i_1_n_0
    SLICE_X1Y36          FDRE                                         r  delay_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  delay_reg[1]/C
                         clock pessimism              0.299    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X1Y36          FDRE (Setup_fdre_C_D)        0.029    15.148    delay_reg[1]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -10.582    
  -------------------------------------------------------------------
                         slack                                  4.566    

Slack (MET) :             4.749ns  (required time - arrival time)
  Source:                 delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            position_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 2.013ns (40.055%)  route 3.013ns (59.945%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  delay_reg[2]/Q
                         net (fo=1, routed)           0.574     6.184    delay[2]
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.858 r  delay_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.858    delay_reg[4]_i_2_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.972 r  delay_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.972    delay_reg[8]_i_2_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.194 r  delay_reg[16]_i_2/O[0]
                         net (fo=12, routed)          0.824     8.018    delay2[9]
    SLICE_X2Y37          LUT2 (Prop_lut2_I0_O)        0.299     8.317 r  preposition[1]_i_5/O
                         net (fo=1, routed)           0.670     8.987    preposition[1]_i_5_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I1_O)        0.124     9.111 f  preposition[1]_i_3/O
                         net (fo=2, routed)           0.303     9.415    preposition[1]_i_3_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I1_O)        0.124     9.539 r  position[0]_i_1/O
                         net (fo=16, routed)          0.641    10.180    position
    SLICE_X2Y41          FDRE                                         r  position_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.518    14.859    clk_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  position_reg[12]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X2Y41          FDRE (Setup_fdre_C_CE)      -0.169    14.929    position_reg[12]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                         -10.180    
  -------------------------------------------------------------------
                         slack                                  4.749    

Slack (MET) :             4.749ns  (required time - arrival time)
  Source:                 delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            position_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 2.013ns (40.055%)  route 3.013ns (59.945%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  delay_reg[2]/Q
                         net (fo=1, routed)           0.574     6.184    delay[2]
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.858 r  delay_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.858    delay_reg[4]_i_2_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.972 r  delay_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.972    delay_reg[8]_i_2_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.194 r  delay_reg[16]_i_2/O[0]
                         net (fo=12, routed)          0.824     8.018    delay2[9]
    SLICE_X2Y37          LUT2 (Prop_lut2_I0_O)        0.299     8.317 r  preposition[1]_i_5/O
                         net (fo=1, routed)           0.670     8.987    preposition[1]_i_5_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I1_O)        0.124     9.111 f  preposition[1]_i_3/O
                         net (fo=2, routed)           0.303     9.415    preposition[1]_i_3_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I1_O)        0.124     9.539 r  position[0]_i_1/O
                         net (fo=16, routed)          0.641    10.180    position
    SLICE_X2Y41          FDRE                                         r  position_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.518    14.859    clk_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  position_reg[13]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X2Y41          FDRE (Setup_fdre_C_CE)      -0.169    14.929    position_reg[13]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                         -10.180    
  -------------------------------------------------------------------
                         slack                                  4.749    

Slack (MET) :             4.749ns  (required time - arrival time)
  Source:                 delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            position_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 2.013ns (40.055%)  route 3.013ns (59.945%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  delay_reg[2]/Q
                         net (fo=1, routed)           0.574     6.184    delay[2]
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.858 r  delay_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.858    delay_reg[4]_i_2_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.972 r  delay_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.972    delay_reg[8]_i_2_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.194 r  delay_reg[16]_i_2/O[0]
                         net (fo=12, routed)          0.824     8.018    delay2[9]
    SLICE_X2Y37          LUT2 (Prop_lut2_I0_O)        0.299     8.317 r  preposition[1]_i_5/O
                         net (fo=1, routed)           0.670     8.987    preposition[1]_i_5_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I1_O)        0.124     9.111 f  preposition[1]_i_3/O
                         net (fo=2, routed)           0.303     9.415    preposition[1]_i_3_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I1_O)        0.124     9.539 r  position[0]_i_1/O
                         net (fo=16, routed)          0.641    10.180    position
    SLICE_X2Y41          FDRE                                         r  position_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.518    14.859    clk_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  position_reg[14]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X2Y41          FDRE (Setup_fdre_C_CE)      -0.169    14.929    position_reg[14]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                         -10.180    
  -------------------------------------------------------------------
                         slack                                  4.749    

Slack (MET) :             4.749ns  (required time - arrival time)
  Source:                 delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            position_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 2.013ns (40.055%)  route 3.013ns (59.945%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  delay_reg[2]/Q
                         net (fo=1, routed)           0.574     6.184    delay[2]
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.858 r  delay_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.858    delay_reg[4]_i_2_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.972 r  delay_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.972    delay_reg[8]_i_2_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.194 r  delay_reg[16]_i_2/O[0]
                         net (fo=12, routed)          0.824     8.018    delay2[9]
    SLICE_X2Y37          LUT2 (Prop_lut2_I0_O)        0.299     8.317 r  preposition[1]_i_5/O
                         net (fo=1, routed)           0.670     8.987    preposition[1]_i_5_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I1_O)        0.124     9.111 f  preposition[1]_i_3/O
                         net (fo=2, routed)           0.303     9.415    preposition[1]_i_3_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I1_O)        0.124     9.539 r  position[0]_i_1/O
                         net (fo=16, routed)          0.641    10.180    position
    SLICE_X2Y41          FDRE                                         r  position_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.518    14.859    clk_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  position_reg[15]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X2Y41          FDRE (Setup_fdre_C_CE)      -0.169    14.929    position_reg[15]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                         -10.180    
  -------------------------------------------------------------------
                         slack                                  4.749    

Slack (MET) :             4.751ns  (required time - arrival time)
  Source:                 delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.267ns  (logic 2.357ns (44.747%)  route 2.910ns (55.253%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  delay_reg[2]/Q
                         net (fo=1, routed)           0.574     6.184    delay[2]
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.858 r  delay_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.858    delay_reg[4]_i_2_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.972 r  delay_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.972    delay_reg[8]_i_2_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.086 r  delay_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.086    delay_reg[16]_i_2_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.308 r  delay_reg[16]_i_1/O[0]
                         net (fo=3, routed)           1.041     8.349    delay2[13]
    SLICE_X2Y37          LUT4 (Prop_lut4_I3_O)        0.325     8.674 f  delay[9]_i_2/O
                         net (fo=5, routed)           0.616     9.290    delay[9]_i_2_n_0
    SLICE_X3Y36          LUT4 (Prop_lut4_I0_O)        0.328     9.618 f  delay[5]_i_3/O
                         net (fo=6, routed)           0.680    10.298    delay[5]_i_3_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I1_O)        0.124    10.422 r  delay[0]_i_1/O
                         net (fo=1, routed)           0.000    10.422    delay[0]_i_1_n_0
    SLICE_X2Y36          FDRE                                         r  delay_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X2Y36          FDRE                                         r  delay_reg[0]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y36          FDRE (Setup_fdre_C_D)        0.079    15.173    delay_reg[0]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                         -10.422    
  -------------------------------------------------------------------
                         slack                                  4.751    

Slack (MET) :             4.793ns  (required time - arrival time)
  Source:                 delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.203ns  (logic 2.357ns (45.305%)  route 2.846ns (54.695%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  delay_reg[2]/Q
                         net (fo=1, routed)           0.574     6.184    delay[2]
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.858 r  delay_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.858    delay_reg[4]_i_2_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.972 r  delay_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.972    delay_reg[8]_i_2_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.086 r  delay_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.086    delay_reg[16]_i_2_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.308 r  delay_reg[16]_i_1/O[0]
                         net (fo=3, routed)           1.041     8.349    delay2[13]
    SLICE_X2Y37          LUT4 (Prop_lut4_I3_O)        0.325     8.674 f  delay[9]_i_2/O
                         net (fo=5, routed)           0.616     9.290    delay[9]_i_2_n_0
    SLICE_X3Y36          LUT4 (Prop_lut4_I0_O)        0.328     9.618 f  delay[5]_i_3/O
                         net (fo=6, routed)           0.615    10.233    delay[5]_i_3_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I2_O)        0.124    10.357 r  delay[2]_i_1/O
                         net (fo=1, routed)           0.000    10.357    delay[2]_i_1_n_0
    SLICE_X1Y36          FDRE                                         r  delay_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  delay_reg[2]/C
                         clock pessimism              0.299    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X1Y36          FDRE (Setup_fdre_C_D)        0.031    15.150    delay_reg[2]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -10.357    
  -------------------------------------------------------------------
                         slack                                  4.793    

Slack (MET) :             4.840ns  (required time - arrival time)
  Source:                 delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            position_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.934ns  (logic 2.013ns (40.797%)  route 2.921ns (59.202%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  delay_reg[2]/Q
                         net (fo=1, routed)           0.574     6.184    delay[2]
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.858 r  delay_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.858    delay_reg[4]_i_2_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.972 r  delay_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.972    delay_reg[8]_i_2_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.194 r  delay_reg[16]_i_2/O[0]
                         net (fo=12, routed)          0.824     8.018    delay2[9]
    SLICE_X2Y37          LUT2 (Prop_lut2_I0_O)        0.299     8.317 r  preposition[1]_i_5/O
                         net (fo=1, routed)           0.670     8.987    preposition[1]_i_5_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I1_O)        0.124     9.111 f  preposition[1]_i_3/O
                         net (fo=2, routed)           0.303     9.415    preposition[1]_i_3_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I1_O)        0.124     9.539 r  position[0]_i_1/O
                         net (fo=16, routed)          0.550    10.088    position
    SLICE_X2Y40          FDRE                                         r  position_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.517    14.858    clk_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  position_reg[10]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X2Y40          FDRE (Setup_fdre_C_CE)      -0.169    14.928    position_reg[10]
  -------------------------------------------------------------------
                         required time                         14.928    
                         arrival time                         -10.088    
  -------------------------------------------------------------------
                         slack                                  4.840    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 position_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.171%)  route 0.139ns (45.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  position_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  position_reg[9]/Q
                         net (fo=3, routed)           0.139     1.780    position_reg[9]
    SLICE_X4Y40          FDRE                                         r  led_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.863     1.990    clk_IBUF_BUFG
    SLICE_X4Y40          FDRE                                         r  led_reg[9]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X4Y40          FDRE (Hold_fdre_C_D)         0.070     1.582    led_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 position_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.812%)  route 0.141ns (46.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  position_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  position_reg[10]/Q
                         net (fo=3, routed)           0.141     1.782    position_reg[10]
    SLICE_X4Y40          FDRE                                         r  led_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.863     1.990    clk_IBUF_BUFG
    SLICE_X4Y40          FDRE                                         r  led_reg[10]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X4Y40          FDRE (Hold_fdre_C_D)         0.070     1.582    led_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 position_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (55.998%)  route 0.129ns (44.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  position_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  position_reg[8]/Q
                         net (fo=3, routed)           0.129     1.770    position_reg[8]
    SLICE_X0Y40          FDRE                                         r  led_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  led_reg[8]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X0Y40          FDRE (Hold_fdre_C_D)         0.070     1.563    led_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 position_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.261%)  route 0.138ns (45.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  position_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  position_reg[12]/Q
                         net (fo=3, routed)           0.138     1.779    position_reg[12]
    SLICE_X3Y43          FDRE                                         r  led_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X3Y43          FDRE                                         r  led_reg[12]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X3Y43          FDRE (Hold_fdre_C_D)         0.070     1.564    led_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 position_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.261%)  route 0.138ns (45.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  position_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  position_reg[14]/Q
                         net (fo=3, routed)           0.138     1.779    position_reg[14]
    SLICE_X3Y43          FDRE                                         r  led_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X3Y43          FDRE                                         r  led_reg[14]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X3Y43          FDRE (Hold_fdre_C_D)         0.070     1.564    led_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 position_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            position_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.265%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  position_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  position_reg[10]/Q
                         net (fo=3, routed)           0.079     1.720    position_reg[10]
    SLICE_X2Y40          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.849 r  position_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.849    position_reg[8]_i_1_n_4
    SLICE_X2Y40          FDRE                                         r  position_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  position_reg[11]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X2Y40          FDRE (Hold_fdre_C_D)         0.134     1.611    position_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 position_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            position_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.265%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  position_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  position_reg[8]/Q
                         net (fo=3, routed)           0.079     1.720    position_reg[8]
    SLICE_X2Y40          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.849 r  position_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.849    position_reg[8]_i_1_n_6
    SLICE_X2Y40          FDRE                                         r  position_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  position_reg[9]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X2Y40          FDRE (Hold_fdre_C_D)         0.134     1.611    position_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 position_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            position_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  position_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  position_reg[12]/Q
                         net (fo=3, routed)           0.079     1.720    position_reg[12]
    SLICE_X2Y41          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.849 r  position_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.849    position_reg[12]_i_1_n_6
    SLICE_X2Y41          FDRE                                         r  position_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  position_reg[13]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X2Y41          FDRE (Hold_fdre_C_D)         0.134     1.611    position_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 position_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            position_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  position_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  position_reg[14]/Q
                         net (fo=3, routed)           0.079     1.720    position_reg[14]
    SLICE_X2Y41          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.849 r  position_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.849    position_reg[12]_i_1_n_4
    SLICE_X2Y41          FDRE                                         r  position_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  position_reg[15]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X2Y41          FDRE (Hold_fdre_C_D)         0.134     1.611    position_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 position_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            position_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.293ns (78.265%)  route 0.081ns (21.735%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  position_reg[2]/Q
                         net (fo=3, routed)           0.081     1.721    position_reg[2]
    SLICE_X2Y38          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.850 r  position_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.850    position_reg[0]_i_2_n_4
    SLICE_X2Y38          FDRE                                         r  position_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  position_reg[3]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.134     1.610    position_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y36    delay_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y37    delay_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y37    delay_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y37    delay_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y37    delay_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y38    delay_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y37    delay_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y38    delay_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y39    delay_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    delay_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y37    delay_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y37    delay_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y37    delay_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y37    delay_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y38    delay_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y37    delay_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38    delay_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39    delay_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39    delay_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43    led_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43    led_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43    led_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43    led_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32    led_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32    led_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    delay_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    delay_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y37    delay_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y37    delay_reg[10]/C



