Timing Analyzer report for lab7
Thu Nov 02 01:15:09 2023
Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CLK'
  6. tco
  7. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                             ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------+--------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                      ; To                       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------+--------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 6.730 ns                                       ; 74161:inst|f74161:sub|9   ; Q0                       ; CLK        ; --       ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; 74161:inst|f74161:sub|110 ; 74161:inst|f74161:sub|99 ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                           ;                          ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------+--------------------------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP1S10F484C5       ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same As Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                         ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                         ;
+-------+------------------------------------------------+---------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                      ; To                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; 74161:inst|f74161:sub|110 ; 74161:inst|f74161:sub|99  ; CLK        ; CLK      ; None                        ; None                      ; 1.507 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; 74161:inst|f74161:sub|110 ; 74161:inst|f74161:sub|87  ; CLK        ; CLK      ; None                        ; None                      ; 1.461 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; 74161:inst|f74161:sub|9   ; 74161:inst|f74161:sub|99  ; CLK        ; CLK      ; None                        ; None                      ; 1.395 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; 74161:inst|f74161:sub|99  ; 74161:inst|f74161:sub|110 ; CLK        ; CLK      ; None                        ; None                      ; 1.351 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; 74161:inst|f74161:sub|9   ; 74161:inst|f74161:sub|87  ; CLK        ; CLK      ; None                        ; None                      ; 1.349 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; 74161:inst|f74161:sub|9   ; 74161:inst|f74161:sub|110 ; CLK        ; CLK      ; None                        ; None                      ; 1.348 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; 74161:inst|f74161:sub|87  ; 74161:inst|f74161:sub|110 ; CLK        ; CLK      ; None                        ; None                      ; 1.270 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; 74161:inst|f74161:sub|87  ; 74161:inst|f74161:sub|99  ; CLK        ; CLK      ; None                        ; None                      ; 1.210 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; 74161:inst|f74161:sub|110 ; 74161:inst|f74161:sub|110 ; CLK        ; CLK      ; None                        ; None                      ; 1.131 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; 74161:inst|f74161:sub|99  ; 74161:inst|f74161:sub|99  ; CLK        ; CLK      ; None                        ; None                      ; 0.942 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; 74161:inst|f74161:sub|9   ; 74161:inst|f74161:sub|9   ; CLK        ; CLK      ; None                        ; None                      ; 0.848 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; 74161:inst|f74161:sub|87  ; 74161:inst|f74161:sub|87  ; CLK        ; CLK      ; None                        ; None                      ; 0.830 ns                ;
+-------+------------------------------------------------+---------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------+
; tco                                                                             ;
+-------+--------------+------------+---------------------------+----+------------+
; Slack ; Required tco ; Actual tco ; From                      ; To ; From Clock ;
+-------+--------------+------------+---------------------------+----+------------+
; N/A   ; None         ; 6.730 ns   ; 74161:inst|f74161:sub|110 ; Q3 ; CLK        ;
; N/A   ; None         ; 6.730 ns   ; 74161:inst|f74161:sub|9   ; Q0 ; CLK        ;
; N/A   ; None         ; 6.503 ns   ; 74161:inst|f74161:sub|99  ; Q2 ; CLK        ;
; N/A   ; None         ; 6.501 ns   ; 74161:inst|f74161:sub|87  ; Q1 ; CLK        ;
+-------+--------------+------------+---------------------------+----+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Nov 02 01:15:09 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab7 -c lab7 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" Internal fmax is restricted to 422.12 MHz between source register "74161:inst|f74161:sub|110" and destination register "74161:inst|f74161:sub|99"
    Info: fmax restricted to clock pin edge rate 2.369 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.507 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y1_N3; Fanout = 3; REG Node = '74161:inst|f74161:sub|110'
            Info: 2: + IC(0.398 ns) + CELL(0.183 ns) = 0.581 ns; Loc. = LC_X1_Y1_N4; Fanout = 3; COMB Node = 'inst5~41'
            Info: 3: + IC(0.468 ns) + CELL(0.458 ns) = 1.507 ns; Loc. = LC_X1_Y1_N2; Fanout = 4; REG Node = '74161:inst|f74161:sub|99'
            Info: Total cell delay = 0.641 ns ( 42.53 % )
            Info: Total interconnect delay = 0.866 ns ( 57.47 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 3.009 ns
                Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 4; CLK Node = 'CLK'
                Info: 2: + IC(1.639 ns) + CELL(0.542 ns) = 3.009 ns; Loc. = LC_X1_Y1_N2; Fanout = 4; REG Node = '74161:inst|f74161:sub|99'
                Info: Total cell delay = 1.370 ns ( 45.53 % )
                Info: Total interconnect delay = 1.639 ns ( 54.47 % )
            Info: - Longest clock path from clock "CLK" to source register is 3.009 ns
                Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 4; CLK Node = 'CLK'
                Info: 2: + IC(1.639 ns) + CELL(0.542 ns) = 3.009 ns; Loc. = LC_X1_Y1_N3; Fanout = 3; REG Node = '74161:inst|f74161:sub|110'
                Info: Total cell delay = 1.370 ns ( 45.53 % )
                Info: Total interconnect delay = 1.639 ns ( 54.47 % )
        Info: + Micro clock to output delay of source is 0.156 ns
        Info: + Micro setup delay of destination is 0.010 ns
Info: tco from clock "CLK" to destination pin "Q3" through register "74161:inst|f74161:sub|110" is 6.730 ns
    Info: + Longest clock path from clock "CLK" to source register is 3.009 ns
        Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 4; CLK Node = 'CLK'
        Info: 2: + IC(1.639 ns) + CELL(0.542 ns) = 3.009 ns; Loc. = LC_X1_Y1_N3; Fanout = 3; REG Node = '74161:inst|f74161:sub|110'
        Info: Total cell delay = 1.370 ns ( 45.53 % )
        Info: Total interconnect delay = 1.639 ns ( 54.47 % )
    Info: + Micro clock to output delay of source is 0.156 ns
    Info: + Longest register to pin delay is 3.565 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y1_N3; Fanout = 3; REG Node = '74161:inst|f74161:sub|110'
        Info: 2: + IC(1.161 ns) + CELL(2.404 ns) = 3.565 ns; Loc. = PIN_Y21; Fanout = 0; PIN Node = 'Q3'
        Info: Total cell delay = 2.404 ns ( 67.43 % )
        Info: Total interconnect delay = 1.161 ns ( 32.57 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning
    Info: Processing ended: Thu Nov 02 01:15:09 2023
    Info: Elapsed time: 00:00:00


