// Seed: 3168195352
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    input id_3,
    input logic id_4,
    output id_5,
    input logic id_6,
    output id_7
);
  assign id_5 = id_0;
  reg id_8;
  always @(posedge 1) begin
    id_8 <= id_2;
    wait (1);
    id_7 <= 1;
    for (id_5 = id_6; id_3 != id_6; id_5 = "" - id_2 | id_0) begin
      id_5 <= 1;
      id_5 <= 1'd0;
    end
    id_7 <= 1;
    SystemTFIdentifier(id_8, {1 << id_4, 1'b0});
    if (1) id_8 <= 1;
  end
  logic id_9 = 1 & 1;
  assign id_5 = 1;
  assign id_5 = 1 - id_4;
endmodule
