<module name="DISPC_VID1" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="DISPC_VID1_ACCUH_0" acronym="DISPC_VID1_ACCUH_0" offset="0x0" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HORIZONTALACCU" width="24" begin="23" end="0" resetval="0x0" description="Horizontal initialization accu signed value." range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_ACCUH2_0" acronym="DISPC_VID1_ACCUH2_0" offset="0x8" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HORIZONTALACCU" width="24" begin="23" end="0" resetval="0x0" description="Horizontal initialization accu signed value" range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_ACCUV_0" acronym="DISPC_VID1_ACCUV_0" offset="0x10" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VERTICALACCU" width="24" begin="23" end="0" resetval="0x0" description="Vertical initialization accu signed value." range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_ACCUV2_0" acronym="DISPC_VID1_ACCUV2_0" offset="0x18" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VERTICALACCU" width="24" begin="23" end="0" resetval="0x0" description="Vertical initialization accu signed value." range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_ATTRIBUTES" acronym="DISPC_VID1_ATTRIBUTES" offset="0x20" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="29" end="29" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PREMULTIPLYALPHA" width="1" begin="28" end="28" resetval="0x0" description="The field configures the DISPC VID1 to process incoming data as premultiplied alpha data or non premultiplied alpha data. Default setting is non premultiplied alpha data. 0h (R/W) = Non premultiplyalpha data color component 1h (R/W) = Premultiplyalpha data color component" range="" rwaccess="RW"/>
    <bitfield id="ZORDER" width="3" begin="27" end="25" resetval="0x0" description="Z-Order defining the priority of the layer compared to others when overlaying. It is SW responsibility to ensure that each layer connected to the same overlay manager has a different z-order value. 0h (R/W) = Z-order 0: layer above solid background color and below layer with higher Z-order values. 1h (R/W) = Z-order 1: layer above layer with z-order value of 0 and below layers with z-order values of 2 and 3 2h (R/W) = Z-order 2: layer above layers with z-order value of 0 and 1 and below layer with z-order value of 3 3h (R/W) = Z-order 3: layer above layers with z-order value of 0, 1 and 2 and below layer with z-order value of 4 4h (R/W) = Z-order 4: layer above layers with z-order value of 0, 1, 2 and 3 and below layer with z-order value of 5 5h (R/W) = Z-order 5: layer above all the other layers except cursor" range="" rwaccess="RW"/>
    <bitfield id="SELFREFRESH" width="1" begin="24" end="24" resetval="0x0" description="Enables the self refresh of the video window from its own DMA buffer only. 0h (R/W) = The video pipeline accesses the interconnect to fetch data from the system memory. 1h (R/W) = The video pipeline does not need anymore to fetch data from memory. Only the DMA buffer associated with the video1 is used. It takes effect after the frame has been loaded in the DMA buffer." range="" rwaccess="RW"/>
    <bitfield id="ARBITRATION" width="1" begin="23" end="23" resetval="0x0" description="Determines the priority of the video pipeline. The video pipeline is one of the high priority pipeline. The arbitration gives always the priority first to the high priority pipelines using round-robin between them. When there is only normal priority pipelines sending requests, the round-robin applies between them. 0h (R/W) = The video pipeline is one of the normal priority pipeline. 1h (R/W) = The video pipeline is one of the high priority pipeline." range="" rwaccess="RW"/>
    <bitfield id="DOUBLESTRIDE" width="1" begin="22" end="22" resetval="0x0" description="Determines if the stride for CbCr buffer is the 1x or 2x of the Y buffer stride. It is only used in case of YUV420 and 2D access 0h (R/W) = The CbCr stride value is equal to the Y stride. 1h (R/W) = The CbCr stride value is double to the Y stride." range="" rwaccess="RW"/>
    <bitfield id="VERTICALTAPS" width="1" begin="21" end="21" resetval="0x0" description="Video Vertical Resize Tap Number. The vertial poly-phase filter can be configured in 3-tap or 5-tap configuration. According to the number of taps, the maximum input picture width is double while using 3-tap compared to 5-tap. 0h (R/W) = 3 taps are used for the vertical filtering logic. The 2 other taps are not used. The associated bit-fields for the 2 other taps coefficients do not need to be initialized. 1h (R/W) = 5 taps are used for the vertical filtering logic." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="20" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BUFPRELOAD" width="1" begin="19" end="19" resetval="0x0" description="Video Preload Value 0h (R/W) = H/W prefetches pixels up to the preload value defined in the preload register 1h (R/W) = H/W prefetches pixels up to high threshold value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Write 0's for future compatibility. Reads return 0." range="" rwaccess="R"/>
    <bitfield id="SELFREFRESHAUTO" width="1" begin="17" end="17" resetval="0x0" description="Automatic self refresh mode 0h (R/W) = The transition from SELFREFRESH &amp;amp;lt;disabled&amp;amp;gt; to &amp;amp;lt;enabled&amp;amp;gt; is controlled by SW. 1h (R/W) = The transition from SELFREFRESH &amp;amp;lt;disabled&amp;amp;gt; to &amp;amp;lt;enabled&amp;amp;gt; is controlled only by HW." range="" rwaccess="RW"/>
    <bitfield id="CHANNELOUT" width="3" begin="16" end="14" resetval="0x0" description="Video Channel Out configuration wr: immediate 0h (R/W) = OVR1 (VP1) Others = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="13" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FULLRANGE" width="1" begin="11" end="11" resetval="0x0" description="Color Space Conversion full range setting. 0h (R/W) = Limited range selected: 16 subtracted from Y before color space conversion 1h (R/W) = Full range selected: Y is not modified before the color space conversion" range="" rwaccess="RW"/>
    <bitfield id="NIBBLEMODE" width="1" begin="10" end="10" resetval="0x0" description="Video Nibble mode (only for 1-, 2- and 4-bpp) 0h (R/W) = Nibble mode is disabled 1h (R/W) = Nibble mode is enabled" range="" rwaccess="RW"/>
    <bitfield id="COLORCONVENABLE" width="1" begin="9" end="9" resetval="0x0" description="Enable the color space conversion. The HW does not enable/disable the conversion based on the pixel format. The bit-field shall be reset when the format is not YUV. 0h (R/W) = Disable Color Space Conversion YUV to RGB 1h (R/W) = Enable Color Space Conversion YUV to RGB" range="" rwaccess="RW"/>
    <bitfield id="RESIZEENABLE" width="2" begin="8" end="7" resetval="0x0" description="Video Resize Enable 0h (R/W) = Disable both horizontal and vertical resize processing 1h (R/W) = Enable the horizontal resize processing 2h (R/W) = Enable the vertical resize processing 3h (R/W) = Enable both horizontal and vertical resize processing" range="" rwaccess="RW"/>
    <bitfield id="FORMAT" width="6" begin="6" end="1" resetval="0x0" description="Video Format. It defines the pixel format when fetching the video frame buffer. 0h (R/W) = ARGB16-4444 1h (R/W) = ABGR16-4444 2h (R/W) = RGBA16-4444 3h (R/W) = RGB16-565 4h (R/W) = BGR16-565 5h (R/W) = ARGB16-1555 6h (R/W) = ABGR16-1555 7h (R/W) = ARGB32-8888 8h (R/W) = ABGR32-8888 9h (R/W) = RGBA32-8888 Ah (R/W) = BGRA32-8888 Bh (R/W) = RGB24-888 (24-bit container) Ch - Dh (R/W) = RESERVED Eh (R/W) = ARGB32-2101010 Fh (R/W) = ABGR32-2101010 10h (R/W) = ARGB64-16161616 11h (R/W) = RGBA64_16161616 12h (R/W) = BITMAP1 (CLUT is required) 13h (R/W) = BITMAP2 (CLUT is required) 14h (R/W) = BITMAP4 (CLUT is required) 15h (R/W) = BITMAP8 (CLUT is required) 16h (R/W) = RGB565A8 17h (R/W) = BGR565A8 18h - 1Fh (R/W) = RESERVED1 20h (R/W) = xRGB12-4444 21h (R/W) = xBGR16-4444 22h (R/W) = RGBx16-4444 23h (R/W) = RESERVED2 25h (R/W) = xRGB16-1555 26h (R/W) = xBGR16-1555 27h (R/W) = xRGB32-8888 (32-bit container) 28h (R/W) = xBGR32_8888 29h (R/W) = RGBx32-8888 (24-bit RGB aligned on MSB of the 32-bit container) 2Ah (R/W) = BGRX32_8888 2Bh - 2Dh (R/W) = RESERVED3 2Eh (R/W) = xRGB32-2101010 2Fh (R/W) = xBGR32-2101010 30h (R/W) = xRGB64-16161616 31h (R/W) = RGBX64_16161616 32h - 3Ch (R/W) = RESERVED4 3Dh (R/W) = NV12/N21 4:2:0 2 buffers (Y + UV) 3Eh (R/W) = YUV2 4:2:2 co-sited 3Fh (R/W) = UYVY 4:2:2 co-sited" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Video pipeline Enable 0h (R/W) = Video disabled (video pipeline inactive and window not present) 1h (R/W) = Video enabled (video pipeline active and window present on the screen)" range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_ATTRIBUTES2" acronym="DISPC_VID1_ATTRIBUTES2" offset="0x24" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TAGS" width="5" begin="30" end="26" resetval="0x1F" description="Number of OCP TAGS to be used for the pipeline (from 1 to 32)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="25" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REGION_BASED" width="1" begin="24" end="24" resetval="0x0" description="Enable region-based mechanism 0h (R/W) = DISABLE 1h (R/W) = ENABLE" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SECURE" width="1" begin="16" end="16" resetval="0x0" description="OCP requests corresponds to pipeline data are secure/unsecure. The bit-field can be modified only by secure transaction using MReqSecure qualifier." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="15" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VC1_RANGE_CBCR" width="3" begin="6" end="4" resetval="0x0" description="Defines the VC1 range value for the CbCr component from 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="VC1_RANGE_Y" width="3" begin="3" end="1" resetval="0x0" description="Defines the VC1 range value for the Y component from 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="VC1ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Enable/disable the VC1 range mapping processing. The bit-field is ignored if the format is not one of the supported YUV formats. 0h (R/W) = VC1 range mapping disabled 1h (R/W) = VC1 range mapping enabled" range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_BA_0" acronym="DISPC_VID1_BA_0" offset="0x28" width="32" description="">
    <bitfield id="BA" width="32" begin="31" end="0" resetval="0x0" description="Video base address. When decompression is enabled bit[5-0] shall be set to 0. Base address of the video buffer (aligned on pixel size boundary except in case of RGB24 packed format, 4-pixel alignment is required; in case of YUV422, 2-pixel alignment is required, and YUV420, byte alignment is supported). In case of YUV 4:2:0 format, it indicates the base address of the Y buffer. Otherwise the bits indicate the corresponding bit address to access the SDRAM." range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_BA_UV_0" acronym="DISPC_VID1_BA_UV_0" offset="0x30" width="32" description="">
    <bitfield id="BA" width="32" begin="31" end="0" resetval="0x0" description="Video base address alinged on 16-bit boundary. Base address of the UV video buffer used only in case of YUV420-NV12. Otherwise the bits indicated the corresponding bit address to access the SDRAM." range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_BUF_SIZE_STATUS" acronym="DISPC_VID1_BUF_SIZE_STATUS" offset="0x38" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Write 0's for future compatibility. Reads return 0" range="" rwaccess="R"/>
    <bitfield id="BUFSIZE" width="16" begin="15" end="0" resetval="0xA00" description="Video DMA buffer Size in number of 128-bits" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_BUF_THRESHOLD" acronym="DISPC_VID1_BUF_THRESHOLD" offset="0x3C" width="32" description="">
    <bitfield id="BUFHIGHTHRESHOLD" width="16" begin="31" end="16" resetval="0x9FF" description="Video DMA buffer High Threshold. Number of 128-bits defining the threshold value." range="" rwaccess="RW"/>
    <bitfield id="BUFLOWTHRESHOLD" width="16" begin="15" end="0" resetval="0x9F8" description="DMA buffer High Threshold. Number of 128-bits defining the threshold value." range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_CONV_COEF0" acronym="DISPC_VID1_CONV_COEF0" offset="0x40" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Write 0's for future compatibility. Reads return 0" range="" rwaccess="R"/>
    <bitfield id="RCR" width="11" begin="26" end="16" resetval="0x0" description="RCr Coefficient Encoded signed value (from -1024 to 1023)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="Write 0's for future compatibility. Reads return 0" range="" rwaccess="R"/>
    <bitfield id="RY" width="11" begin="10" end="0" resetval="0x0" description="RY Coefficient Encoded signed value (from -1024 to 1023)." range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_CONV_COEF1" acronym="DISPC_VID1_CONV_COEF1" offset="0x44" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Write 0's for future compatibility. Reads return 0" range="" rwaccess="R"/>
    <bitfield id="GY" width="11" begin="26" end="16" resetval="0x0" description="GY Coefficient Encoded signed value (from -1024 to 1023)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="Write 0's for future compatibility. Reads return 0" range="" rwaccess="R"/>
    <bitfield id="RCB" width="11" begin="10" end="0" resetval="0x0" description="RCb Coefficient Encoded signed value (from -1024 to 1023)." range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_CONV_COEF2" acronym="DISPC_VID1_CONV_COEF2" offset="0x48" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Write 0's for future compatibility. Reads return 0" range="" rwaccess="R"/>
    <bitfield id="GCB" width="11" begin="26" end="16" resetval="0x0" description="GCb Coefficient Encoded signed value (from -1024 to 1023)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="Write 0's for future compatibility. Reads return 0" range="" rwaccess="R"/>
    <bitfield id="GCR" width="11" begin="10" end="0" resetval="0x0" description="GCr Coefficient Encoded signed value (from -1024 to 1023)." range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_CONV_COEF3" acronym="DISPC_VID1_CONV_COEF3" offset="0x4C" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Write 0's for future compatibility. Reads return 0" range="" rwaccess="R"/>
    <bitfield id="BCR" width="11" begin="26" end="16" resetval="0x0" description="BCr coefficient Encoded signed value (from -1024 to 1023)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="Write 0's for future compatibility. Reads return 0" range="" rwaccess="R"/>
    <bitfield id="BY" width="11" begin="10" end="0" resetval="0x0" description="BY coefficient Encoded signed value (from -1024 to 1023)." range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_CONV_COEF4" acronym="DISPC_VID1_CONV_COEF4" offset="0x50" width="32" description="">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="Write 0's for future compatibility. Reads return 0" range="" rwaccess="R"/>
    <bitfield id="BCB" width="11" begin="10" end="0" resetval="0x0" description="BCb Coefficient Encoded signed value (from -1024 to 1023)." range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_CONV_COEF5" acronym="DISPC_VID1_CONV_COEF5" offset="0x54" width="32" description="">
    <bitfield id="GOFFSET" width="13" begin="31" end="19" resetval="0x0" description="G offset Encoded signed value (from -4096 to 4095)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="18" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ROFFSET" width="13" begin="15" end="3" resetval="0x0" description="R offset Encoded signed value (from -4096 to 4095)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_CONV_COEF6" acronym="DISPC_VID1_CONV_COEF6" offset="0x58" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BOFFSET" width="13" begin="15" end="3" resetval="0x0" description="B offset Encoded signed value (from -4096 to 4095)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIRH" acronym="DISPC_VID1_FIRH" offset="0x5C" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRHINC" width="24" begin="23" end="0" resetval="0x00200000" description="Horizontal increment of the up/down-sampling filter. The value 0 is invalid." range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_FIRH2" acronym="DISPC_VID1_FIRH2" offset="0x60" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRHINC" width="24" begin="23" end="0" resetval="0x00200000" description="Horizontal increment of the up/down-sampling filter for Cb and Cr. The value 0 is invalid." range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_FIRV" acronym="DISPC_VID1_FIRV" offset="0x64" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRVINC" width="24" begin="23" end="0" resetval="0x00200000" description="Vertical increment of the up/down-sampling filter. The value 0 is invalid." range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_FIRV2" acronym="DISPC_VID1_FIRV2" offset="0x68" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRVINC" width="24" begin="23" end="0" resetval="0x00200000" description="Vertical increment of the up/down-sampling filter for Cb and Cr. The value 0 is invalid." range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_H0_0" acronym="DISPC_VID1_FIR_COEF_H0_0" offset="0x6C" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="20" begin="29" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRHC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_H0_1" acronym="DISPC_VID1_FIR_COEF_H0_1" offset="0x70" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="20" begin="29" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRHC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_H0_2" acronym="DISPC_VID1_FIR_COEF_H0_2" offset="0x74" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="20" begin="29" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRHC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_H0_3" acronym="DISPC_VID1_FIR_COEF_H0_3" offset="0x78" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="20" begin="29" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRHC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_H0_4" acronym="DISPC_VID1_FIR_COEF_H0_4" offset="0x7C" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="20" begin="29" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRHC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_H0_5" acronym="DISPC_VID1_FIR_COEF_H0_5" offset="0x80" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="20" begin="29" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRHC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_H0_6" acronym="DISPC_VID1_FIR_COEF_H0_6" offset="0x84" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="20" begin="29" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRHC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_H0_7" acronym="DISPC_VID1_FIR_COEF_H0_7" offset="0x88" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="20" begin="29" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRHC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_H0_C_0" acronym="DISPC_VID1_FIR_COEF_H0_C_0" offset="0x90" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="20" begin="29" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRHC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_H0_C_1" acronym="DISPC_VID1_FIR_COEF_H0_C_1" offset="0x94" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="20" begin="29" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRHC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_H0_C_2" acronym="DISPC_VID1_FIR_COEF_H0_C_2" offset="0x98" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="20" begin="29" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRHC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_H0_C_3" acronym="DISPC_VID1_FIR_COEF_H0_C_3" offset="0x9C" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="20" begin="29" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRHC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_H0_C_4" acronym="DISPC_VID1_FIR_COEF_H0_C_4" offset="0xA0" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="20" begin="29" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRHC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_H0_C_5" acronym="DISPC_VID1_FIR_COEF_H0_C_5" offset="0xA4" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="20" begin="29" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRHC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_H0_C_6" acronym="DISPC_VID1_FIR_COEF_H0_C_6" offset="0xA8" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="20" begin="29" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRHC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_H0_C_7" acronym="DISPC_VID1_FIR_COEF_H0_C_7" offset="0xAC" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="20" begin="29" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRHC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_H12_0" acronym="DISPC_VID1_FIR_COEF_H12_0" offset="0xB4" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_H12_1" acronym="DISPC_VID1_FIR_COEF_H12_1" offset="0xB8" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_H12_2" acronym="DISPC_VID1_FIR_COEF_H12_2" offset="0xBC" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_H12_3" acronym="DISPC_VID1_FIR_COEF_H12_3" offset="0xC0" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_H12_4" acronym="DISPC_VID1_FIR_COEF_H12_4" offset="0xC4" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_H12_5" acronym="DISPC_VID1_FIR_COEF_H12_5" offset="0xC8" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_H12_6" acronym="DISPC_VID1_FIR_COEF_H12_6" offset="0xCC" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_H12_7" acronym="DISPC_VID1_FIR_COEF_H12_7" offset="0xD0" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_H12_8" acronym="DISPC_VID1_FIR_COEF_H12_8" offset="0xD4" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_H12_9" acronym="DISPC_VID1_FIR_COEF_H12_9" offset="0xD8" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_H12_10" acronym="DISPC_VID1_FIR_COEF_H12_10" offset="0xDC" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_H12_11" acronym="DISPC_VID1_FIR_COEF_H12_11" offset="0xE0" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_H12_12" acronym="DISPC_VID1_FIR_COEF_H12_12" offset="0xE4" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_H12_13" acronym="DISPC_VID1_FIR_COEF_H12_13" offset="0xE8" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_H12_14" acronym="DISPC_VID1_FIR_COEF_H12_14" offset="0xEC" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_H12_C_0" acronym="DISPC_VID1_FIR_COEF_H12_C_0" offset="0xF4" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_H12_C_1" acronym="DISPC_VID1_FIR_COEF_H12_C_1" offset="0xF8" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_H12_C_2" acronym="DISPC_VID1_FIR_COEF_H12_C_2" offset="0xFC" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_H12_C_3" acronym="DISPC_VID1_FIR_COEF_H12_C_3" offset="0x100" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_H12_C_4" acronym="DISPC_VID1_FIR_COEF_H12_C_4" offset="0x104" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_H12_C_5" acronym="DISPC_VID1_FIR_COEF_H12_C_5" offset="0x108" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_H12_C_6" acronym="DISPC_VID1_FIR_COEF_H12_C_6" offset="0x10C" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_H12_C_7" acronym="DISPC_VID1_FIR_COEF_H12_C_7" offset="0x110" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_H12_C_8" acronym="DISPC_VID1_FIR_COEF_H12_C_8" offset="0x114" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_H12_C_9" acronym="DISPC_VID1_FIR_COEF_H12_C_9" offset="0x118" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_H12_C_10" acronym="DISPC_VID1_FIR_COEF_H12_C_10" offset="0x11C" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_H12_C_11" acronym="DISPC_VID1_FIR_COEF_H12_C_11" offset="0x120" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_H12_C_12" acronym="DISPC_VID1_FIR_COEF_H12_C_12" offset="0x124" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_H12_C_13" acronym="DISPC_VID1_FIR_COEF_H12_C_13" offset="0x128" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_H12_C_14" acronym="DISPC_VID1_FIR_COEF_H12_C_14" offset="0x12C" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRHC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRHC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the horizontal up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_V0_0" acronym="DISPC_VID1_FIR_COEF_V0_0" offset="0x134" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="20" begin="29" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRVC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_V0_1" acronym="DISPC_VID1_FIR_COEF_V0_1" offset="0x138" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="20" begin="29" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRVC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_V0_2" acronym="DISPC_VID1_FIR_COEF_V0_2" offset="0x13C" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="20" begin="29" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRVC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_V0_3" acronym="DISPC_VID1_FIR_COEF_V0_3" offset="0x140" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="20" begin="29" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRVC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_V0_4" acronym="DISPC_VID1_FIR_COEF_V0_4" offset="0x144" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="20" begin="29" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRVC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_V0_5" acronym="DISPC_VID1_FIR_COEF_V0_5" offset="0x148" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="20" begin="29" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRVC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_V0_6" acronym="DISPC_VID1_FIR_COEF_V0_6" offset="0x14C" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="20" begin="29" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRVC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_V0_7" acronym="DISPC_VID1_FIR_COEF_V0_7" offset="0x150" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="20" begin="29" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRVC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_V0_C_0" acronym="DISPC_VID1_FIR_COEF_V0_C_0" offset="0x158" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="20" begin="29" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRVC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_V0_C_1" acronym="DISPC_VID1_FIR_COEF_V0_C_1" offset="0x15C" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="20" begin="29" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRVC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_V0_C_2" acronym="DISPC_VID1_FIR_COEF_V0_C_2" offset="0x160" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="20" begin="29" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRVC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_V0_C_3" acronym="DISPC_VID1_FIR_COEF_V0_C_3" offset="0x164" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="20" begin="29" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRVC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_V0_C_4" acronym="DISPC_VID1_FIR_COEF_V0_C_4" offset="0x168" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="20" begin="29" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRVC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_V0_C_5" acronym="DISPC_VID1_FIR_COEF_V0_C_5" offset="0x16C" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="20" begin="29" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRVC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_V0_C_6" acronym="DISPC_VID1_FIR_COEF_V0_C_6" offset="0x170" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="20" begin="29" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRVC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_V0_C_7" acronym="DISPC_VID1_FIR_COEF_V0_C_7" offset="0x174" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="20" begin="29" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRVC0" width="10" begin="9" end="0" resetval="0x0" description="Unsigned coefficient C0 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_V12_0" acronym="DISPC_VID1_FIR_COEF_V12_0" offset="0x17C" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_V12_1" acronym="DISPC_VID1_FIR_COEF_V12_1" offset="0x180" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_V12_2" acronym="DISPC_VID1_FIR_COEF_V12_2" offset="0x184" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_V12_3" acronym="DISPC_VID1_FIR_COEF_V12_3" offset="0x188" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_V12_4" acronym="DISPC_VID1_FIR_COEF_V12_4" offset="0x18C" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_V12_5" acronym="DISPC_VID1_FIR_COEF_V12_5" offset="0x190" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_V12_6" acronym="DISPC_VID1_FIR_COEF_V12_6" offset="0x194" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_V12_7" acronym="DISPC_VID1_FIR_COEF_V12_7" offset="0x198" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_V12_8" acronym="DISPC_VID1_FIR_COEF_V12_8" offset="0x19C" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_V12_9" acronym="DISPC_VID1_FIR_COEF_V12_9" offset="0x1A0" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_V12_10" acronym="DISPC_VID1_FIR_COEF_V12_10" offset="0x1A4" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_V12_11" acronym="DISPC_VID1_FIR_COEF_V12_11" offset="0x1A8" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_V12_12" acronym="DISPC_VID1_FIR_COEF_V12_12" offset="0x1AC" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_V12_13" acronym="DISPC_VID1_FIR_COEF_V12_13" offset="0x1B0" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_V12_14" acronym="DISPC_VID1_FIR_COEF_V12_14" offset="0x1B4" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_V12_C_0" acronym="DISPC_VID1_FIR_COEF_V12_C_0" offset="0x1BC" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_V12_C_1" acronym="DISPC_VID1_FIR_COEF_V12_C_1" offset="0x1C0" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_V12_C_2" acronym="DISPC_VID1_FIR_COEF_V12_C_2" offset="0x1C4" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_V12_C_3" acronym="DISPC_VID1_FIR_COEF_V12_C_3" offset="0x1C8" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_V12_C_4" acronym="DISPC_VID1_FIR_COEF_V12_C_4" offset="0x1CC" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_V12_C_5" acronym="DISPC_VID1_FIR_COEF_V12_C_5" offset="0x1D0" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_V12_C_6" acronym="DISPC_VID1_FIR_COEF_V12_C_6" offset="0x1D4" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_V12_C_7" acronym="DISPC_VID1_FIR_COEF_V12_C_7" offset="0x1D8" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_V12_C_8" acronym="DISPC_VID1_FIR_COEF_V12_C_8" offset="0x1DC" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_V12_C_9" acronym="DISPC_VID1_FIR_COEF_V12_C_9" offset="0x1E0" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_V12_C_10" acronym="DISPC_VID1_FIR_COEF_V12_C_10" offset="0x1E4" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_V12_C_11" acronym="DISPC_VID1_FIR_COEF_V12_C_11" offset="0x1E8" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_V12_C_12" acronym="DISPC_VID1_FIR_COEF_V12_C_12" offset="0x1EC" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_V12_C_13" acronym="DISPC_VID1_FIR_COEF_V12_C_13" offset="0x1F0" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_FIR_COEF_V12_C_14" acronym="DISPC_VID1_FIR_COEF_V12_C_14" offset="0x1F4" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIRVC2" width="10" begin="29" end="20" resetval="0x0" description="Signed coefficient C2 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="FIRVC1" width="10" begin="19" end="10" resetval="0x0" description="Signed coefficient C1 for the vertical up/down-scaling with the phase n" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_VID1_GLOBAL_ALPHA" acronym="DISPC_VID1_GLOBAL_ALPHA" offset="0x1FC" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="GLOBALALPHA" width="8" begin="7" end="0" resetval="0xFF" description="Global alpha value from 0 to 255. 0 corresponds to fully transparent and 255 to fully opaque." range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_IRQENABLE" acronym="DISPC_VID1_IRQENABLE" offset="0x200" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VIDREGIONBASEDPIPEEND_EN" width="1" begin="3" end="3" resetval="0x0" description="PIPE end window IRQ for region-based feature 0h (R/W) = VIDREGIONBASEDPIPEEND is masked 1h (R/W) = VIDREGIONBASEDPIPEEND generates an interrupt when it occurs" range="" rwaccess="RW"/>
    <bitfield id="VIDREGIONBASEDPIPESTART_EN" width="1" begin="2" end="2" resetval="0x0" description="PIPE start window IRQ for region-based feature 0h (R/W) = VIDREGIONBASEDPIPESTART is masked 1h (R/W) = VIDREGIONBASEDPIPESTART generates an interrupt when it occurs" range="" rwaccess="RW"/>
    <bitfield id="VIDENDWINDOW_EN" width="1" begin="1" end="1" resetval="0x0" description="The end of the video Window has been reached. It is detected by the overlay manager when the full video has been displayed. 0h (R/W) = EndVid1Window is masked 1h (R/W) = EndVid1Window generates an interrupt when it occurs" range="" rwaccess="RW"/>
    <bitfield id="VIDBUFFERUNDERFLOW_EN" width="1" begin="0" end="0" resetval="0x0" description="Video DMA Buffer Underflow. The DMA buffer is not necessary empty but required data are not present in the DMA buffer (due to out of order responses) 0h (R/W) = Vid1BufferUnderflow is masked 1h (R/W) = Vid1BufferUnderflow generates an interrupt when it occurs" range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_IRQSTATUS" acronym="DISPC_VID1_IRQSTATUS" offset="0x204" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VIDREGIONBASEDPIPEEND_IRQ" width="1" begin="3" end="3" resetval="0x0" description="PIPE end window IRQ for region-based feature 0h (R/W) = READS: Event is false. WRITES: Status bit unchanged. 1h (R/W) = READS: Event is true (pending). WRITES: Status bit is reset." range="" rwaccess="RW"/>
    <bitfield id="VIDREGIONBASEDPIPESTART_IRQ" width="1" begin="2" end="2" resetval="0x0" description="PIPE start window IRQ for region-based feature 0h (R/W) = READS: Event is false. WRITES: Status bit unchanged. 1h (R/W) = READS: Event is true (pending). WRITES: Status bit is reset." range="" rwaccess="RW"/>
    <bitfield id="VIDENDWINDOW_IRQ" width="1" begin="1" end="1" resetval="0x0" description="The end of the video Window has been reached. It is detected by the overlay manager when the full video has been displayed. 0h (R/W) = READS: Event is false. WRITES: Status bit unchanged. 1h (R/W) = READS: Event is true (pending). WRITES: Status bit is reset." range="" rwaccess="RW"/>
    <bitfield id="VIDBUFFERUNDERFLOW_IRQ" width="1" begin="0" end="0" resetval="0x0" description="Video DMA Buffer Underflow. The DMA buffer is not necessarly empty but required data are not present in the DMA buffer (due to out of order responses) 0h (R/W) = READS: Event is false. WRITES: Status bit unchanged. 1h (R/W) = READS: Event is true (pending). WRITES: Status bit is reset." range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_MFLAG_THRESHOLD" acronym="DISPC_VID1_MFLAG_THRESHOLD" offset="0x208" width="32" description="">
    <bitfield id="HT_MFLAG" width="16" begin="31" end="16" resetval="0x0" description="High Thresholds (in 128bits) for MFLAG generation: when FIFO fullness reaches HT_MFLAG level, MFLAG is reset to 0" range="" rwaccess="RW"/>
    <bitfield id="LT_MFLAG" width="16" begin="15" end="0" resetval="0x0" description="Low Thresholds (in 128bits) for MFLAG generation: when FIFO fullness reaches LT_MFLAG level, MFLAG is set to 1" range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_PICTURE_SIZE" acronym="DISPC_VID1_PICTURE_SIZE" offset="0x20C" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MEMSIZEY" width="12" begin="27" end="16" resetval="0x0" description="Number of lines of the video picture Encoded value (from 1 to 4096) to specify the number of lines of the video picture in memory (program to value minus one). When predecimation is set, the value represents the size of the image after predecimation but the max size of the unpredecimated image size in memory is still bounded to 2exp(11)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MEMSIZEX" width="12" begin="11" end="0" resetval="0x0" description="Number of pixels of the video picture Encoded value (from 1 to 4096) to specify the number of pixels of the video picture in memory (program to value minus one). The size is limited to the size of the line buffer of the vertical sampling block in case the video picture is processed by the vertical filtering unit. (program to value minus one). When predecimation is set, the value represents the size of the image after predecimation but the max size of the unpredecimated image size in memory is still bounded to 2exp(11)." range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_PIXEL_INC" acronym="DISPC_VID1_PIXEL_INC" offset="0x210" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Write 0's for future compatibility. Reads return 0" range="" rwaccess="R"/>
    <bitfield id="PIXELINC" width="8" begin="7" end="0" resetval="0x1" description="Number of bytes to increment between two pixels. Encoded unsigned value (from 1 to 255) to specify the number of bytes between two pixels in the video buffer. The value 0 is invalid. The value 1 means next pixel. The value 1+n*bpp means increment of n pixels. For YUV420, Max supported value is 128." range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_POSITION" acronym="DISPC_VID1_POSITION" offset="0x214" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POSY" width="12" begin="27" end="16" resetval="0x0" description="Y position of the video window Encoded value (from 0 to 4095) to specify the Y position of the video window #1 .The line at the top has the Y-position 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POSX" width="12" begin="11" end="0" resetval="0x0" description="X position of the video window Encoded value (from 0 to 4095) to specify the X position of the video window #1. The first pixel on the left of the display screen has the X-position 0." range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_PRELOAD" acronym="DISPC_VID1_PRELOAD" offset="0x218" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Write 0's for future compatibility. Reads return 0" range="" rwaccess="R"/>
    <bitfield id="PRELOAD" width="12" begin="11" end="0" resetval="0x100" description="DMA buffer preload value Number of 128-bit words defining the preload value." range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_ROW_INC" acronym="DISPC_VID1_ROW_INC" offset="0x21C" width="32" description="">
    <bitfield id="ROWINC" width="32" begin="31" end="0" resetval="0x1" description="Number of bytes to increment at the end of the row Encoded signed value (from -2" range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_SIZE" acronym="DISPC_VID1_SIZE" offset="0x220" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SIZEY" width="12" begin="27" end="16" resetval="0x0" description="Number of lines of the video window. Encoded value (from 1 to 4096) to specify the number of lines of the video window (program size -1)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SIZEX" width="12" begin="11" end="0" resetval="0x0" description="Number of pixels of the video window. Encoded value (from 1 to 4096) to specify the number of pixels of the video window (program size -1)." range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_VID1_CLUT" acronym="DISPC_VID1_CLUT" offset="0x224" width="32" description="">
    <bitfield id="INDEX" width="8" begin="31" end="24" resetval="0x0" description="Defines the location in the table where the bit-field VALUE is stored" range="" rwaccess="W"/>
    <bitfield id="VALUE_R" width="8" begin="23" end="16" resetval="0x0" description="8-bit value used to defined the value to store at the location in the table defined by the bit-field INDEX." range="" rwaccess="W"/>
    <bitfield id="VALUE_G" width="8" begin="15" end="8" resetval="0x0" description="8-bit value used to defined the value to store at the location in the table defined by the bit-field INDEX." range="" rwaccess="W"/>
    <bitfield id="VALUE_B" width="8" begin="7" end="0" resetval="0x0" description="8-bit value used to defined the value to store at the location in the table defined by the bit-field INDEX." range="" rwaccess="W"/>
  </register>
</module>
