// Seed: 3961983214
module module_0 (
    output tri0 id_0,
    input wire id_1,
    input uwire id_2,
    output uwire id_3,
    input uwire id_4,
    input supply1 id_5,
    output tri1 id_6,
    output supply0 id_7,
    input tri1 id_8,
    input tri id_9,
    input supply0 id_10,
    input tri id_11,
    output wor id_12,
    input wire id_13,
    output tri id_14,
    input tri1 id_15,
    input tri1 id_16,
    input supply0 id_17,
    input tri0 id_18,
    output uwire id_19,
    output wor id_20,
    input wor id_21,
    input tri1 id_22,
    input tri1 id_23,
    input wand id_24,
    output uwire id_25
);
  id_27(
      1 - 1, id_19 + 1, 1
  );
  supply0 id_28 = 1;
endmodule
module module_1 (
    output wor id_0,
    output tri0 id_1,
    output wand id_2,
    output supply0 id_3,
    output supply1 id_4
    , id_31,
    input wor id_5,
    output tri id_6,
    input tri0 id_7,
    output wire id_8,
    output supply0 id_9,
    input tri0 id_10,
    output wire id_11,
    output supply1 id_12,
    input tri1 id_13,
    input tri id_14,
    input wand id_15,
    input wor id_16,
    input tri1 id_17
    , id_32,
    input wand id_18,
    input tri id_19,
    input wor id_20,
    input uwire id_21,
    output tri0 id_22,
    output tri id_23,
    output tri id_24,
    input tri0 id_25,
    output uwire id_26,
    input wor id_27,
    output tri1 id_28,
    output supply0 id_29
);
  assign #1 id_28 = id_18;
  module_0(
      id_4,
      id_27,
      id_27,
      id_6,
      id_19,
      id_5,
      id_4,
      id_4,
      id_7,
      id_21,
      id_14,
      id_25,
      id_0,
      id_5,
      id_8,
      id_20,
      id_5,
      id_27,
      id_18,
      id_1,
      id_2,
      id_5,
      id_7,
      id_21,
      id_10,
      id_23
  );
endmodule
