INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 13:51:33 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.974ns  (required time - arrival time)
  Source:                 buffer25/outs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.100ns period=12.200ns})
  Destination:            buffer26/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.100ns period=12.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.200ns  (clk rise@12.200ns - clk rise@0.000ns)
  Data Path Delay:        8.973ns  (logic 1.905ns (21.230%)  route 7.068ns (78.770%))
  Logic Levels:           26  (CARRY4=8 LUT3=1 LUT4=1 LUT5=2 LUT6=14)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 12.683 - 12.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1646, unset)         0.508     0.508    buffer25/clk
                         FDRE                                         r  buffer25/outs_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 f  buffer25/outs_reg[2]/Q
                         net (fo=7, unplaced)         0.423     1.157    buffer26/control/Memory_reg[0][31][2]
                         LUT3 (Prop_lut3_I0_O)        0.119     1.276 f  buffer26/control/Memory[0][2]_i_1/O
                         net (fo=3, unplaced)         0.395     1.671    cmpi1/buffer26_outs[2]
                         LUT6 (Prop_lut6_I3_O)        0.043     1.714 r  cmpi1/x_loadEn_INST_0_i_49/O
                         net (fo=1, unplaced)         0.459     2.173    cmpi1/x_loadEn_INST_0_i_49_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     2.418 r  cmpi1/x_loadEn_INST_0_i_30/CO[3]
                         net (fo=1, unplaced)         0.007     2.425    cmpi1/x_loadEn_INST_0_i_30_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.475 r  cmpi1/x_loadEn_INST_0_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     2.475    cmpi1/x_loadEn_INST_0_i_13_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.525 r  cmpi1/x_loadEn_INST_0_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     2.525    cmpi1/x_loadEn_INST_0_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.575 f  cmpi1/x_loadEn_INST_0_i_2/CO[3]
                         net (fo=74, unplaced)        0.680     3.255    control_merge0/tehb/control/outputValid_i_10[0]
                         LUT6 (Prop_lut6_I5_O)        0.043     3.298 r  control_merge0/tehb/control/n_ready_INST_0_i_3/O
                         net (fo=8, unplaced)         0.415     3.713    control_merge0/tehb/control/dataReg_reg[0]
                         LUT5 (Prop_lut5_I0_O)        0.043     3.756 r  control_merge0/tehb/control/fullReg_i_2__1/O
                         net (fo=75, unplaced)        0.336     4.092    control_merge0/fork_valid/generateBlocks[1].regblock/dataReg_reg[0]
                         LUT6 (Prop_lut6_I2_O)        0.043     4.135 r  control_merge0/fork_valid/generateBlocks[1].regblock/outs[0]_i_2__0/O
                         net (fo=5, unplaced)         0.362     4.497    cmpi0/buffer11_outs[0]
                         LUT4 (Prop_lut4_I0_O)        0.043     4.540 r  cmpi0/memEnd_valid_i_35/O
                         net (fo=1, unplaced)         0.000     4.540    cmpi0/memEnd_valid_i_35_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.284     4.824 r  cmpi0/memEnd_valid_reg_i_23/CO[3]
                         net (fo=1, unplaced)         0.007     4.831    cmpi0/memEnd_valid_reg_i_23_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.881 r  cmpi0/memEnd_valid_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     4.881    cmpi0/memEnd_valid_reg_i_13_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.931 r  cmpi0/memEnd_valid_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     4.931    cmpi0/memEnd_valid_reg_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.981 r  cmpi0/memEnd_valid_reg_i_2/CO[3]
                         net (fo=58, unplaced)        0.674     5.655    init0/control/result[0]
                         LUT6 (Prop_lut6_I3_O)        0.043     5.698 f  init0/control/transmitValue_i_2__65/O
                         net (fo=5, unplaced)         0.272     5.970    init0/control/outputValid_reg
                         LUT6 (Prop_lut6_I0_O)        0.043     6.013 f  init0/control/transmitValue_i_14/O
                         net (fo=1, unplaced)         0.244     6.257    buffer97/fifo/transmitValue_i_9__0_0
                         LUT6 (Prop_lut6_I3_O)        0.043     6.300 f  buffer97/fifo/transmitValue_i_13/O
                         net (fo=1, unplaced)         0.244     6.544    buffer100/fifo/transmitValue_i_4__13_0
                         LUT6 (Prop_lut6_I2_O)        0.043     6.587 r  buffer100/fifo/transmitValue_i_9__0/O
                         net (fo=1, unplaced)         0.244     6.831    fork31/control/generateBlocks[1].regblock/blockStopArray[0]
                         LUT6 (Prop_lut6_I5_O)        0.043     6.874 f  fork31/control/generateBlocks[1].regblock/transmitValue_i_4__13/O
                         net (fo=8, unplaced)         0.260     7.134    buffer91/fifo/join_inputs/transmitValue_i_2__1
                         LUT6 (Prop_lut6_I2_O)        0.043     7.177 f  buffer91/fifo/join_inputs/i___0_i_3/O
                         net (fo=3, unplaced)         0.262     7.439    fork26/control/generateBlocks[0].regblock/addi12_result_ready
                         LUT6 (Prop_lut6_I1_O)        0.043     7.482 r  fork26/control/generateBlocks[0].regblock/i___0_i_2/O
                         net (fo=9, unplaced)         0.285     7.767    fork16/control/generateBlocks[4].regblock/anyBlockStop_5
                         LUT5 (Prop_lut5_I1_O)        0.043     7.810 r  fork16/control/generateBlocks[4].regblock/transmitValue_i_6__0/O
                         net (fo=2, unplaced)         0.255     8.065    fork16/control/generateBlocks[2].regblock/fullReg_i_5__2_0
                         LUT6 (Prop_lut6_I2_O)        0.043     8.108 f  fork16/control/generateBlocks[2].regblock/fullReg_i_9/O
                         net (fo=1, unplaced)         0.244     8.352    fork15/control/generateBlocks[12].regblock/fullReg_i_2__6
                         LUT6 (Prop_lut6_I2_O)        0.043     8.395 r  fork15/control/generateBlocks[12].regblock/fullReg_i_5__2/O
                         net (fo=1, unplaced)         0.377     8.772    fork15/control/generateBlocks[7].regblock/transmitValue_reg_1
                         LUT6 (Prop_lut6_I1_O)        0.043     8.815 r  fork15/control/generateBlocks[7].regblock/fullReg_i_2__6/O
                         net (fo=22, unplaced)        0.306     9.121    fork12/control/generateBlocks[0].regblock/anyBlockStop
                         LUT6 (Prop_lut6_I3_O)        0.043     9.164 r  fork12/control/generateBlocks[0].regblock/dataReg[31]_i_1/O
                         net (fo=32, unplaced)        0.317     9.481    buffer26/dataReg_reg[0]_0[0]
                         FDRE                                         r  buffer26/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.200    12.200 r  
                                                      0.000    12.200 r  clk (IN)
                         net (fo=1646, unset)         0.483    12.683    buffer26/clk
                         FDRE                                         r  buffer26/dataReg_reg[0]/C
                         clock pessimism              0.000    12.683    
                         clock uncertainty           -0.035    12.647    
                         FDRE (Setup_fdre_C_CE)      -0.192    12.455    buffer26/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.455    
                         arrival time                          -9.481    
  -------------------------------------------------------------------
                         slack                                  2.974    




