Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Tue Jul 10 00:50:05 2018
| Host         : SATANASSO running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file edge_detector_filter_timing_summary_routed.rpt -pb edge_detector_filter_timing_summary_routed.pb -rpx edge_detector_filter_timing_summary_routed.rpx -warn_on_violation
| Design       : edge_detector_filter
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 438 register/latch pins with no clock driven by root clock pin: hdmi_rx_clk_p (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hdmiin/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hdmiin/GenerateBUFG.ResyncToBUFG_X/poVSync_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: merger/curr_reg_reg[state]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: merger/next_reg_reg[state]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 997 pins that are not constrained for maximum delay. (HIGH)

 There are 6 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 172 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.834        0.000                      0                  362        0.057        0.000                      0                  362        0.264        0.000                       0                   179  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
sys_clk_pin              {0.000 4.000}        8.000           125.000         
  RefClk200_clk_wiz_0_1  {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0_1   {0.000 4.000}        8.000           125.000         
sysclk                   {0.000 4.000}        8.000           125.000         
  RefClk200_clk_wiz_0    {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0     {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                2.000        0.000                       0                     1  
  RefClk200_clk_wiz_0_1        0.835        0.000                      0                  359        0.122        0.000                      0                  359        0.264        0.000                       0                   175  
  clkfbout_clk_wiz_0_1                                                                                                                                                     5.845        0.000                       0                     3  
sysclk                                                                                                                                                                     2.000        0.000                       0                     1  
  RefClk200_clk_wiz_0          0.834        0.000                      0                  359        0.122        0.000                      0                  359        0.264        0.000                       0                   175  
  clkfbout_clk_wiz_0                                                                                                                                                       5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
RefClk200_clk_wiz_0    RefClk200_clk_wiz_0_1        0.834        0.000                      0                  359        0.057        0.000                      0                  359  
RefClk200_clk_wiz_0_1  RefClk200_clk_wiz_0          0.834        0.000                      0                  359        0.057        0.000                      0                  359  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             ----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**      RefClk200_clk_wiz_0    RefClk200_clk_wiz_0          3.401        0.000                      0                    3        0.482        0.000                      0                    3  
**async_default**      RefClk200_clk_wiz_0_1  RefClk200_clk_wiz_0          3.401        0.000                      0                    3        0.417        0.000                      0                    3  
**async_default**      RefClk200_clk_wiz_0    RefClk200_clk_wiz_0_1        3.401        0.000                      0                    3        0.417        0.000                      0                    3  
**async_default**      RefClk200_clk_wiz_0_1  RefClk200_clk_wiz_0_1        3.401        0.000                      0                    3        0.482        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  RefClk200_clk_wiz_0_1
  To Clock:  RefClk200_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.835ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.835ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 1.186ns (30.912%)  route 2.651ns (69.088%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.157ns = ( 2.843 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.703    -2.521    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X84Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDRE (Prop_fdre_C_Q)         0.456    -2.065 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=15, routed)          0.622    -1.444    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X83Y76         LUT2 (Prop_lut2_I1_O)        0.150    -1.294 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_8/O
                         net (fo=2, routed)           0.448    -0.846    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X84Y75         LUT6 (Prop_lut6_I4_O)        0.332    -0.514 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.433    -0.081    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_1
    SLICE_X84Y75         LUT5 (Prop_lut5_I0_O)        0.124     0.043 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.467     0.510    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X82Y75         LUT6 (Prop_lut6_I0_O)        0.124     0.634 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.681     1.315    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_1
    SLICE_X81Y73         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.530     2.843    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X81Y73         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism             -0.423     2.420    
                         clock uncertainty           -0.065     2.355    
    SLICE_X81Y73         FDRE (Setup_fdre_C_CE)      -0.205     2.150    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          2.150    
                         arrival time                          -1.315    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 1.186ns (30.912%)  route 2.651ns (69.088%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.157ns = ( 2.843 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.703    -2.521    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X84Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDRE (Prop_fdre_C_Q)         0.456    -2.065 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=15, routed)          0.622    -1.444    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X83Y76         LUT2 (Prop_lut2_I1_O)        0.150    -1.294 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_8/O
                         net (fo=2, routed)           0.448    -0.846    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X84Y75         LUT6 (Prop_lut6_I4_O)        0.332    -0.514 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.433    -0.081    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_1
    SLICE_X84Y75         LUT5 (Prop_lut5_I0_O)        0.124     0.043 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.467     0.510    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X82Y75         LUT6 (Prop_lut6_I0_O)        0.124     0.634 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.681     1.315    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_1
    SLICE_X81Y73         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.530     2.843    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X81Y73         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism             -0.423     2.420    
                         clock uncertainty           -0.065     2.355    
    SLICE_X81Y73         FDRE (Setup_fdre_C_CE)      -0.205     2.150    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          2.150    
                         arrival time                          -1.315    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 1.186ns (30.912%)  route 2.651ns (69.088%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.157ns = ( 2.843 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.703    -2.521    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X84Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDRE (Prop_fdre_C_Q)         0.456    -2.065 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=15, routed)          0.622    -1.444    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X83Y76         LUT2 (Prop_lut2_I1_O)        0.150    -1.294 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_8/O
                         net (fo=2, routed)           0.448    -0.846    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X84Y75         LUT6 (Prop_lut6_I4_O)        0.332    -0.514 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.433    -0.081    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_1
    SLICE_X84Y75         LUT5 (Prop_lut5_I0_O)        0.124     0.043 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.467     0.510    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X82Y75         LUT6 (Prop_lut6_I0_O)        0.124     0.634 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.681     1.315    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_1
    SLICE_X81Y73         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.530     2.843    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X81Y73         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                         clock pessimism             -0.423     2.420    
                         clock uncertainty           -0.065     2.355    
    SLICE_X81Y73         FDRE (Setup_fdre_C_CE)      -0.205     2.150    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                          2.150    
                         arrival time                          -1.315    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 1.186ns (30.912%)  route 2.651ns (69.088%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.157ns = ( 2.843 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.703    -2.521    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X84Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDRE (Prop_fdre_C_Q)         0.456    -2.065 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=15, routed)          0.622    -1.444    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X83Y76         LUT2 (Prop_lut2_I1_O)        0.150    -1.294 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_8/O
                         net (fo=2, routed)           0.448    -0.846    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X84Y75         LUT6 (Prop_lut6_I4_O)        0.332    -0.514 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.433    -0.081    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_1
    SLICE_X84Y75         LUT5 (Prop_lut5_I0_O)        0.124     0.043 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.467     0.510    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X82Y75         LUT6 (Prop_lut6_I0_O)        0.124     0.634 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.681     1.315    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_1
    SLICE_X81Y73         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.530     2.843    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X81Y73         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism             -0.423     2.420    
                         clock uncertainty           -0.065     2.355    
    SLICE_X81Y73         FDRE (Setup_fdre_C_CE)      -0.205     2.150    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          2.150    
                         arrival time                          -1.315    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.993ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 1.014ns (26.871%)  route 2.760ns (73.129%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.095ns = ( 2.905 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.765    -2.459    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y74        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y74        FDRE (Prop_fdre_C_Q)         0.518    -1.941 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/Q
                         net (fo=2, routed)           0.728    -1.213    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23]
    SLICE_X103Y73        LUT4 (Prop_lut4_I2_O)        0.124    -1.089 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.545    -0.544    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X103Y70        LUT5 (Prop_lut5_I4_O)        0.124    -0.420 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.402    -0.017    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X103Y71        LUT6 (Prop_lut6_I5_O)        0.124     0.107 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.415     0.522    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X103Y72        LUT6 (Prop_lut6_I5_O)        0.124     0.646 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.668     1.314    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X102Y74        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.592     2.905    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y74        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                         clock pessimism             -0.364     2.541    
                         clock uncertainty           -0.065     2.476    
    SLICE_X102Y74        FDRE (Setup_fdre_C_CE)      -0.169     2.307    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]
  -------------------------------------------------------------------
                         required time                          2.307    
                         arrival time                          -1.314    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.993ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 1.014ns (26.871%)  route 2.760ns (73.129%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.095ns = ( 2.905 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.765    -2.459    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y74        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y74        FDRE (Prop_fdre_C_Q)         0.518    -1.941 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/Q
                         net (fo=2, routed)           0.728    -1.213    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23]
    SLICE_X103Y73        LUT4 (Prop_lut4_I2_O)        0.124    -1.089 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.545    -0.544    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X103Y70        LUT5 (Prop_lut5_I4_O)        0.124    -0.420 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.402    -0.017    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X103Y71        LUT6 (Prop_lut6_I5_O)        0.124     0.107 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.415     0.522    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X103Y72        LUT6 (Prop_lut6_I5_O)        0.124     0.646 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.668     1.314    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X102Y74        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.592     2.905    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y74        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]/C
                         clock pessimism             -0.364     2.541    
                         clock uncertainty           -0.065     2.476    
    SLICE_X102Y74        FDRE (Setup_fdre_C_CE)      -0.169     2.307    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]
  -------------------------------------------------------------------
                         required time                          2.307    
                         arrival time                          -1.314    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.993ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 1.014ns (26.871%)  route 2.760ns (73.129%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.095ns = ( 2.905 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.765    -2.459    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y74        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y74        FDRE (Prop_fdre_C_Q)         0.518    -1.941 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/Q
                         net (fo=2, routed)           0.728    -1.213    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23]
    SLICE_X103Y73        LUT4 (Prop_lut4_I2_O)        0.124    -1.089 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.545    -0.544    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X103Y70        LUT5 (Prop_lut5_I4_O)        0.124    -0.420 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.402    -0.017    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X103Y71        LUT6 (Prop_lut6_I5_O)        0.124     0.107 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.415     0.522    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X103Y72        LUT6 (Prop_lut6_I5_O)        0.124     0.646 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.668     1.314    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X102Y74        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.592     2.905    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y74        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
                         clock pessimism             -0.364     2.541    
                         clock uncertainty           -0.065     2.476    
    SLICE_X102Y74        FDRE (Setup_fdre_C_CE)      -0.169     2.307    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]
  -------------------------------------------------------------------
                         required time                          2.307    
                         arrival time                          -1.314    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.993ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 1.014ns (26.871%)  route 2.760ns (73.129%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.095ns = ( 2.905 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.765    -2.459    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y74        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y74        FDRE (Prop_fdre_C_Q)         0.518    -1.941 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/Q
                         net (fo=2, routed)           0.728    -1.213    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23]
    SLICE_X103Y73        LUT4 (Prop_lut4_I2_O)        0.124    -1.089 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.545    -0.544    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X103Y70        LUT5 (Prop_lut5_I4_O)        0.124    -0.420 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.402    -0.017    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X103Y71        LUT6 (Prop_lut6_I5_O)        0.124     0.107 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.415     0.522    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X103Y72        LUT6 (Prop_lut6_I5_O)        0.124     0.646 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.668     1.314    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X102Y74        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.592     2.905    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y74        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/C
                         clock pessimism             -0.364     2.541    
                         clock uncertainty           -0.065     2.476    
    SLICE_X102Y74        FDRE (Setup_fdre_C_CE)      -0.169     2.307    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]
  -------------------------------------------------------------------
                         required time                          2.307    
                         arrival time                          -1.314    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             1.027ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 1.186ns (32.230%)  route 2.494ns (67.770%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.158ns = ( 2.842 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.703    -2.521    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X84Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDRE (Prop_fdre_C_Q)         0.456    -2.065 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=15, routed)          0.622    -1.444    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X83Y76         LUT2 (Prop_lut2_I1_O)        0.150    -1.294 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_8/O
                         net (fo=2, routed)           0.448    -0.846    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X84Y75         LUT6 (Prop_lut6_I4_O)        0.332    -0.514 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.433    -0.081    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_1
    SLICE_X84Y75         LUT5 (Prop_lut5_I0_O)        0.124     0.043 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.467     0.510    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X82Y75         LUT6 (Prop_lut6_I0_O)        0.124     0.634 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.524     1.158    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_1
    SLICE_X82Y74         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.529     2.842    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X82Y74         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism             -0.423     2.419    
                         clock uncertainty           -0.065     2.354    
    SLICE_X82Y74         FDRE (Setup_fdre_C_CE)      -0.169     2.185    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          2.185    
                         arrival time                          -1.158    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.027ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 1.186ns (32.230%)  route 2.494ns (67.770%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.158ns = ( 2.842 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.703    -2.521    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X84Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDRE (Prop_fdre_C_Q)         0.456    -2.065 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=15, routed)          0.622    -1.444    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X83Y76         LUT2 (Prop_lut2_I1_O)        0.150    -1.294 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_8/O
                         net (fo=2, routed)           0.448    -0.846    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X84Y75         LUT6 (Prop_lut6_I4_O)        0.332    -0.514 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.433    -0.081    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_1
    SLICE_X84Y75         LUT5 (Prop_lut5_I0_O)        0.124     0.043 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.467     0.510    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X82Y75         LUT6 (Prop_lut6_I0_O)        0.124     0.634 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.524     1.158    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_1
    SLICE_X82Y74         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.529     2.842    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X82Y74         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/C
                         clock pessimism             -0.423     2.419    
                         clock uncertainty           -0.065     2.354    
    SLICE_X82Y74         FDRE (Setup_fdre_C_CE)      -0.169     2.185    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                          2.185    
                         arrival time                          -1.158    
  -------------------------------------------------------------------
                         slack                                  1.027    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cw_ref/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cw_ref/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -1.203ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.424    -1.493    cw_ref/inst/RefClk200_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.473 r  cw_ref/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.270    -1.203    cw_ref/inst/RefClk200_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.141    -1.062 r  cw_ref/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -1.006    cw_ref/inst/seq_reg1[0]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.470    -1.546    cw_ref/inst/RefClk200_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.503 r  cw_ref/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.495    -1.008    cw_ref/inst/RefClk200_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg1_reg[1]/C
                         clock pessimism             -0.195    -1.203    
    SLICE_X49Y100        FDCE (Hold_fdce_C_D)         0.075    -1.128    cw_ref/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          1.128    
                         arrival time                          -1.006    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.356ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.596    -0.583    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X103Y73        FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y73        FDPE (Prop_fdpe_C_Q)         0.141    -0.442 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.387    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X103Y73        FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.863    -0.356    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X103Y73        FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.228    -0.583    
    SLICE_X103Y73        FDPE (Hold_fdpe_C_D)         0.075    -0.508    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.623    -0.556    hdmiin/TMDS_ClockingX/MMCM_LockSync/CLK
    SLICE_X113Y75        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.360    hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X113Y75        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.892    -0.327    hdmiin/TMDS_ClockingX/MMCM_LockSync/CLK
    SLICE_X113Y75        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.556    
    SLICE_X113Y75        FDRE (Hold_fdre_C_D)         0.075    -0.481    hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.631    -0.548    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X106Y65        FDPE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y65        FDPE (Prop_fdpe_C_Q)         0.141    -0.407 r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.342    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X106Y65        FDPE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.899    -0.320    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X106Y65        FDPE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.548    
    SLICE_X106Y65        FDPE (Hold_fdpe_C_D)         0.075    -0.473    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.381ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.571    -0.608    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/CLK
    SLICE_X88Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.402    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X88Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.838    -0.381    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/CLK
    SLICE_X88Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.228    -0.608    
    SLICE_X88Y76         FDRE (Hold_fdre_C_D)         0.075    -0.533    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.600    -0.579    hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X104Y69        FDPE                                         r  hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y69        FDPE (Prop_fdpe_C_Q)         0.164    -0.415 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.360    hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X104Y69        FDPE                                         r  hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.869    -0.350    hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X104Y69        FDPE                                         r  hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.579    
    SLICE_X104Y69        FDPE (Hold_fdpe_C_D)         0.060    -0.519    hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.358ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.594    -0.585    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/CLK
    SLICE_X90Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.366    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X90Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.861    -0.358    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/CLK
    SLICE_X90Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.228    -0.585    
    SLICE_X90Y76         FDRE (Hold_fdre_C_D)         0.060    -0.525    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624    -0.555    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X112Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDPE (Prop_fdpe_C_Q)         0.164    -0.391 r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.336    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.893    -0.326    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X112Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.555    
    SLICE_X112Y76        FDPE (Hold_fdpe_C_D)         0.060    -0.495    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.553    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y77        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.164    -0.389 r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.334    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y77        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.895    -0.324    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y77        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.553    
    SLICE_X112Y77        FDPE (Hold_fdpe_C_D)         0.060    -0.493    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/D
                            (rising edge-triggered cell FDCE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.797%)  route 0.080ns (30.203%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.631    -0.548    hdmiin/DataDecoders[0].DecoderX/bbstub_RefClk200
    SLICE_X107Y64        FDRE                                         r  hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y64        FDRE (Prop_fdre_C_Q)         0.141    -0.407 f  hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[18]/Q
                         net (fo=3, routed)           0.080    -0.327    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[18]
    SLICE_X106Y64        LUT6 (Prop_lut6_I4_O)        0.045    -0.282 r  hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_1__4/O
                         net (fo=1, routed)           0.000    -0.282    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_1__4_n_1
    SLICE_X106Y64        FDCE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.900    -0.319    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/bbstub_RefClk200
    SLICE_X106Y64        FDCE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
                         clock pessimism             -0.217    -0.535    
    SLICE_X106Y64        FDCE (Hold_fdce_C_D)         0.091    -0.444    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RefClk200_clk_wiz_0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { cw_ref/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  hdmiin/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFGCTRL/I0        n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   cw_ref/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I             n/a            2.155         5.000       2.845      BUFHCE_X0Y24     cw_ref/inst/clkout1_buf_en/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   cw_ref/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X49Y100    cw_ref/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X49Y100    cw_ref/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X49Y100    cw_ref/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X49Y100    cw_ref/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X49Y100    cw_ref/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X107Y62    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  hdmiin/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   cw_ref/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y62    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y62    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X104Y67    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y62    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[8]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y62    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[9]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X105Y67    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X105Y67    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[11]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X103Y73    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X103Y73    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X102Y73    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[16]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y62    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y62    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y62    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[8]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y62    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[9]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X49Y100    cw_ref/inst/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X49Y100    cw_ref/inst/seq_reg1_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X49Y100    cw_ref/inst/seq_reg1_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X49Y100    cw_ref/inst/seq_reg1_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X49Y100    cw_ref/inst/seq_reg1_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y63    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { cw_ref/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18  cw_ref/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  RefClk200_clk_wiz_0
  To Clock:  RefClk200_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.834ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 1.186ns (30.912%)  route 2.651ns (69.088%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.157ns = ( 2.843 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.703    -2.521    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X84Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDRE (Prop_fdre_C_Q)         0.456    -2.065 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=15, routed)          0.622    -1.444    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X83Y76         LUT2 (Prop_lut2_I1_O)        0.150    -1.294 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_8/O
                         net (fo=2, routed)           0.448    -0.846    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X84Y75         LUT6 (Prop_lut6_I4_O)        0.332    -0.514 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.433    -0.081    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_1
    SLICE_X84Y75         LUT5 (Prop_lut5_I0_O)        0.124     0.043 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.467     0.510    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X82Y75         LUT6 (Prop_lut6_I0_O)        0.124     0.634 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.681     1.315    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_1
    SLICE_X81Y73         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.530     2.843    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X81Y73         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism             -0.423     2.420    
                         clock uncertainty           -0.065     2.355    
    SLICE_X81Y73         FDRE (Setup_fdre_C_CE)      -0.205     2.150    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          2.150    
                         arrival time                          -1.315    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 1.186ns (30.912%)  route 2.651ns (69.088%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.157ns = ( 2.843 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.703    -2.521    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X84Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDRE (Prop_fdre_C_Q)         0.456    -2.065 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=15, routed)          0.622    -1.444    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X83Y76         LUT2 (Prop_lut2_I1_O)        0.150    -1.294 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_8/O
                         net (fo=2, routed)           0.448    -0.846    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X84Y75         LUT6 (Prop_lut6_I4_O)        0.332    -0.514 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.433    -0.081    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_1
    SLICE_X84Y75         LUT5 (Prop_lut5_I0_O)        0.124     0.043 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.467     0.510    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X82Y75         LUT6 (Prop_lut6_I0_O)        0.124     0.634 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.681     1.315    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_1
    SLICE_X81Y73         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.530     2.843    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X81Y73         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism             -0.423     2.420    
                         clock uncertainty           -0.065     2.355    
    SLICE_X81Y73         FDRE (Setup_fdre_C_CE)      -0.205     2.150    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          2.150    
                         arrival time                          -1.315    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 1.186ns (30.912%)  route 2.651ns (69.088%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.157ns = ( 2.843 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.703    -2.521    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X84Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDRE (Prop_fdre_C_Q)         0.456    -2.065 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=15, routed)          0.622    -1.444    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X83Y76         LUT2 (Prop_lut2_I1_O)        0.150    -1.294 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_8/O
                         net (fo=2, routed)           0.448    -0.846    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X84Y75         LUT6 (Prop_lut6_I4_O)        0.332    -0.514 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.433    -0.081    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_1
    SLICE_X84Y75         LUT5 (Prop_lut5_I0_O)        0.124     0.043 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.467     0.510    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X82Y75         LUT6 (Prop_lut6_I0_O)        0.124     0.634 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.681     1.315    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_1
    SLICE_X81Y73         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.530     2.843    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X81Y73         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                         clock pessimism             -0.423     2.420    
                         clock uncertainty           -0.065     2.355    
    SLICE_X81Y73         FDRE (Setup_fdre_C_CE)      -0.205     2.150    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                          2.150    
                         arrival time                          -1.315    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 1.186ns (30.912%)  route 2.651ns (69.088%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.157ns = ( 2.843 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.703    -2.521    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X84Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDRE (Prop_fdre_C_Q)         0.456    -2.065 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=15, routed)          0.622    -1.444    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X83Y76         LUT2 (Prop_lut2_I1_O)        0.150    -1.294 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_8/O
                         net (fo=2, routed)           0.448    -0.846    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X84Y75         LUT6 (Prop_lut6_I4_O)        0.332    -0.514 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.433    -0.081    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_1
    SLICE_X84Y75         LUT5 (Prop_lut5_I0_O)        0.124     0.043 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.467     0.510    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X82Y75         LUT6 (Prop_lut6_I0_O)        0.124     0.634 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.681     1.315    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_1
    SLICE_X81Y73         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.530     2.843    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X81Y73         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism             -0.423     2.420    
                         clock uncertainty           -0.065     2.355    
    SLICE_X81Y73         FDRE (Setup_fdre_C_CE)      -0.205     2.150    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          2.150    
                         arrival time                          -1.315    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 1.014ns (26.871%)  route 2.760ns (73.129%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.095ns = ( 2.905 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.765    -2.459    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y74        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y74        FDRE (Prop_fdre_C_Q)         0.518    -1.941 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/Q
                         net (fo=2, routed)           0.728    -1.213    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23]
    SLICE_X103Y73        LUT4 (Prop_lut4_I2_O)        0.124    -1.089 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.545    -0.544    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X103Y70        LUT5 (Prop_lut5_I4_O)        0.124    -0.420 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.402    -0.017    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X103Y71        LUT6 (Prop_lut6_I5_O)        0.124     0.107 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.415     0.522    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X103Y72        LUT6 (Prop_lut6_I5_O)        0.124     0.646 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.668     1.314    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X102Y74        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.592     2.905    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y74        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                         clock pessimism             -0.364     2.541    
                         clock uncertainty           -0.065     2.476    
    SLICE_X102Y74        FDRE (Setup_fdre_C_CE)      -0.169     2.307    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]
  -------------------------------------------------------------------
                         required time                          2.307    
                         arrival time                          -1.314    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 1.014ns (26.871%)  route 2.760ns (73.129%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.095ns = ( 2.905 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.765    -2.459    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y74        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y74        FDRE (Prop_fdre_C_Q)         0.518    -1.941 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/Q
                         net (fo=2, routed)           0.728    -1.213    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23]
    SLICE_X103Y73        LUT4 (Prop_lut4_I2_O)        0.124    -1.089 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.545    -0.544    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X103Y70        LUT5 (Prop_lut5_I4_O)        0.124    -0.420 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.402    -0.017    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X103Y71        LUT6 (Prop_lut6_I5_O)        0.124     0.107 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.415     0.522    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X103Y72        LUT6 (Prop_lut6_I5_O)        0.124     0.646 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.668     1.314    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X102Y74        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.592     2.905    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y74        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]/C
                         clock pessimism             -0.364     2.541    
                         clock uncertainty           -0.065     2.476    
    SLICE_X102Y74        FDRE (Setup_fdre_C_CE)      -0.169     2.307    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]
  -------------------------------------------------------------------
                         required time                          2.307    
                         arrival time                          -1.314    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 1.014ns (26.871%)  route 2.760ns (73.129%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.095ns = ( 2.905 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.765    -2.459    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y74        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y74        FDRE (Prop_fdre_C_Q)         0.518    -1.941 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/Q
                         net (fo=2, routed)           0.728    -1.213    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23]
    SLICE_X103Y73        LUT4 (Prop_lut4_I2_O)        0.124    -1.089 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.545    -0.544    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X103Y70        LUT5 (Prop_lut5_I4_O)        0.124    -0.420 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.402    -0.017    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X103Y71        LUT6 (Prop_lut6_I5_O)        0.124     0.107 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.415     0.522    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X103Y72        LUT6 (Prop_lut6_I5_O)        0.124     0.646 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.668     1.314    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X102Y74        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.592     2.905    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y74        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
                         clock pessimism             -0.364     2.541    
                         clock uncertainty           -0.065     2.476    
    SLICE_X102Y74        FDRE (Setup_fdre_C_CE)      -0.169     2.307    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]
  -------------------------------------------------------------------
                         required time                          2.307    
                         arrival time                          -1.314    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 1.014ns (26.871%)  route 2.760ns (73.129%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.095ns = ( 2.905 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.765    -2.459    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y74        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y74        FDRE (Prop_fdre_C_Q)         0.518    -1.941 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/Q
                         net (fo=2, routed)           0.728    -1.213    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23]
    SLICE_X103Y73        LUT4 (Prop_lut4_I2_O)        0.124    -1.089 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.545    -0.544    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X103Y70        LUT5 (Prop_lut5_I4_O)        0.124    -0.420 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.402    -0.017    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X103Y71        LUT6 (Prop_lut6_I5_O)        0.124     0.107 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.415     0.522    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X103Y72        LUT6 (Prop_lut6_I5_O)        0.124     0.646 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.668     1.314    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X102Y74        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.592     2.905    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y74        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/C
                         clock pessimism             -0.364     2.541    
                         clock uncertainty           -0.065     2.476    
    SLICE_X102Y74        FDRE (Setup_fdre_C_CE)      -0.169     2.307    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]
  -------------------------------------------------------------------
                         required time                          2.307    
                         arrival time                          -1.314    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             1.026ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 1.186ns (32.230%)  route 2.494ns (67.770%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.158ns = ( 2.842 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.703    -2.521    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X84Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDRE (Prop_fdre_C_Q)         0.456    -2.065 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=15, routed)          0.622    -1.444    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X83Y76         LUT2 (Prop_lut2_I1_O)        0.150    -1.294 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_8/O
                         net (fo=2, routed)           0.448    -0.846    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X84Y75         LUT6 (Prop_lut6_I4_O)        0.332    -0.514 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.433    -0.081    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_1
    SLICE_X84Y75         LUT5 (Prop_lut5_I0_O)        0.124     0.043 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.467     0.510    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X82Y75         LUT6 (Prop_lut6_I0_O)        0.124     0.634 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.524     1.158    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_1
    SLICE_X82Y74         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.529     2.842    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X82Y74         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism             -0.423     2.419    
                         clock uncertainty           -0.065     2.354    
    SLICE_X82Y74         FDRE (Setup_fdre_C_CE)      -0.169     2.185    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          2.185    
                         arrival time                          -1.158    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.026ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 1.186ns (32.230%)  route 2.494ns (67.770%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.158ns = ( 2.842 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.703    -2.521    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X84Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDRE (Prop_fdre_C_Q)         0.456    -2.065 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=15, routed)          0.622    -1.444    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X83Y76         LUT2 (Prop_lut2_I1_O)        0.150    -1.294 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_8/O
                         net (fo=2, routed)           0.448    -0.846    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X84Y75         LUT6 (Prop_lut6_I4_O)        0.332    -0.514 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.433    -0.081    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_1
    SLICE_X84Y75         LUT5 (Prop_lut5_I0_O)        0.124     0.043 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.467     0.510    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X82Y75         LUT6 (Prop_lut6_I0_O)        0.124     0.634 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.524     1.158    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_1
    SLICE_X82Y74         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.529     2.842    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X82Y74         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/C
                         clock pessimism             -0.423     2.419    
                         clock uncertainty           -0.065     2.354    
    SLICE_X82Y74         FDRE (Setup_fdre_C_CE)      -0.169     2.185    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                          2.185    
                         arrival time                          -1.158    
  -------------------------------------------------------------------
                         slack                                  1.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cw_ref/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cw_ref/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -1.203ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.424    -1.493    cw_ref/inst/RefClk200_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.473 r  cw_ref/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.270    -1.203    cw_ref/inst/RefClk200_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.141    -1.062 r  cw_ref/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -1.006    cw_ref/inst/seq_reg1[0]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.470    -1.546    cw_ref/inst/RefClk200_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.503 r  cw_ref/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.495    -1.008    cw_ref/inst/RefClk200_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg1_reg[1]/C
                         clock pessimism             -0.195    -1.203    
    SLICE_X49Y100        FDCE (Hold_fdce_C_D)         0.075    -1.128    cw_ref/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          1.128    
                         arrival time                          -1.006    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.356ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.596    -0.583    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X103Y73        FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y73        FDPE (Prop_fdpe_C_Q)         0.141    -0.442 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.387    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X103Y73        FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.863    -0.356    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X103Y73        FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.228    -0.583    
    SLICE_X103Y73        FDPE (Hold_fdpe_C_D)         0.075    -0.508    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.623    -0.556    hdmiin/TMDS_ClockingX/MMCM_LockSync/CLK
    SLICE_X113Y75        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.360    hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X113Y75        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.892    -0.327    hdmiin/TMDS_ClockingX/MMCM_LockSync/CLK
    SLICE_X113Y75        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.556    
    SLICE_X113Y75        FDRE (Hold_fdre_C_D)         0.075    -0.481    hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.631    -0.548    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X106Y65        FDPE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y65        FDPE (Prop_fdpe_C_Q)         0.141    -0.407 r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.342    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X106Y65        FDPE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.899    -0.320    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X106Y65        FDPE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.548    
    SLICE_X106Y65        FDPE (Hold_fdpe_C_D)         0.075    -0.473    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.381ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.571    -0.608    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/CLK
    SLICE_X88Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.402    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X88Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.838    -0.381    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/CLK
    SLICE_X88Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.228    -0.608    
    SLICE_X88Y76         FDRE (Hold_fdre_C_D)         0.075    -0.533    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.600    -0.579    hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X104Y69        FDPE                                         r  hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y69        FDPE (Prop_fdpe_C_Q)         0.164    -0.415 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.360    hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X104Y69        FDPE                                         r  hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.869    -0.350    hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X104Y69        FDPE                                         r  hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.579    
    SLICE_X104Y69        FDPE (Hold_fdpe_C_D)         0.060    -0.519    hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.358ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.594    -0.585    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/CLK
    SLICE_X90Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.366    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X90Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.861    -0.358    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/CLK
    SLICE_X90Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.228    -0.585    
    SLICE_X90Y76         FDRE (Hold_fdre_C_D)         0.060    -0.525    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624    -0.555    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X112Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDPE (Prop_fdpe_C_Q)         0.164    -0.391 r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.336    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.893    -0.326    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X112Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.555    
    SLICE_X112Y76        FDPE (Hold_fdpe_C_D)         0.060    -0.495    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.553    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y77        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.164    -0.389 r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.334    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y77        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.895    -0.324    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y77        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.553    
    SLICE_X112Y77        FDPE (Hold_fdpe_C_D)         0.060    -0.493    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/D
                            (rising edge-triggered cell FDCE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.797%)  route 0.080ns (30.203%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.631    -0.548    hdmiin/DataDecoders[0].DecoderX/bbstub_RefClk200
    SLICE_X107Y64        FDRE                                         r  hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y64        FDRE (Prop_fdre_C_Q)         0.141    -0.407 f  hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[18]/Q
                         net (fo=3, routed)           0.080    -0.327    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[18]
    SLICE_X106Y64        LUT6 (Prop_lut6_I4_O)        0.045    -0.282 r  hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_1__4/O
                         net (fo=1, routed)           0.000    -0.282    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_1__4_n_1
    SLICE_X106Y64        FDCE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.900    -0.319    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/bbstub_RefClk200
    SLICE_X106Y64        FDCE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
                         clock pessimism             -0.217    -0.535    
    SLICE_X106Y64        FDCE (Hold_fdce_C_D)         0.091    -0.444    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RefClk200_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { cw_ref/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  hdmiin/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFGCTRL/I0        n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   cw_ref/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I             n/a            2.155         5.000       2.845      BUFHCE_X0Y24     cw_ref/inst/clkout1_buf_en/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   cw_ref/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X49Y100    cw_ref/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X49Y100    cw_ref/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X49Y100    cw_ref/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X49Y100    cw_ref/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X49Y100    cw_ref/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X107Y62    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  hdmiin/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   cw_ref/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y62    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y62    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X104Y67    hdmiin/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y62    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[8]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y62    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[9]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X105Y67    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X105Y67    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[11]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X103Y73    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X103Y73    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X102Y73    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[16]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y62    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y62    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y62    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[8]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y62    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[9]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X49Y100    cw_ref/inst/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X49Y100    cw_ref/inst/seq_reg1_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X49Y100    cw_ref/inst/seq_reg1_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X49Y100    cw_ref/inst/seq_reg1_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X49Y100    cw_ref/inst/seq_reg1_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y63    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { cw_ref/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18  cw_ref/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  RefClk200_clk_wiz_0
  To Clock:  RefClk200_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.834ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 1.186ns (30.912%)  route 2.651ns (69.088%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.157ns = ( 2.843 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.703    -2.521    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X84Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDRE (Prop_fdre_C_Q)         0.456    -2.065 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=15, routed)          0.622    -1.444    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X83Y76         LUT2 (Prop_lut2_I1_O)        0.150    -1.294 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_8/O
                         net (fo=2, routed)           0.448    -0.846    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X84Y75         LUT6 (Prop_lut6_I4_O)        0.332    -0.514 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.433    -0.081    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_1
    SLICE_X84Y75         LUT5 (Prop_lut5_I0_O)        0.124     0.043 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.467     0.510    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X82Y75         LUT6 (Prop_lut6_I0_O)        0.124     0.634 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.681     1.315    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_1
    SLICE_X81Y73         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.530     2.843    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X81Y73         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism             -0.423     2.420    
                         clock uncertainty           -0.065     2.355    
    SLICE_X81Y73         FDRE (Setup_fdre_C_CE)      -0.205     2.150    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          2.150    
                         arrival time                          -1.315    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 1.186ns (30.912%)  route 2.651ns (69.088%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.157ns = ( 2.843 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.703    -2.521    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X84Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDRE (Prop_fdre_C_Q)         0.456    -2.065 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=15, routed)          0.622    -1.444    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X83Y76         LUT2 (Prop_lut2_I1_O)        0.150    -1.294 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_8/O
                         net (fo=2, routed)           0.448    -0.846    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X84Y75         LUT6 (Prop_lut6_I4_O)        0.332    -0.514 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.433    -0.081    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_1
    SLICE_X84Y75         LUT5 (Prop_lut5_I0_O)        0.124     0.043 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.467     0.510    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X82Y75         LUT6 (Prop_lut6_I0_O)        0.124     0.634 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.681     1.315    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_1
    SLICE_X81Y73         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.530     2.843    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X81Y73         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism             -0.423     2.420    
                         clock uncertainty           -0.065     2.355    
    SLICE_X81Y73         FDRE (Setup_fdre_C_CE)      -0.205     2.150    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          2.150    
                         arrival time                          -1.315    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 1.186ns (30.912%)  route 2.651ns (69.088%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.157ns = ( 2.843 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.703    -2.521    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X84Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDRE (Prop_fdre_C_Q)         0.456    -2.065 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=15, routed)          0.622    -1.444    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X83Y76         LUT2 (Prop_lut2_I1_O)        0.150    -1.294 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_8/O
                         net (fo=2, routed)           0.448    -0.846    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X84Y75         LUT6 (Prop_lut6_I4_O)        0.332    -0.514 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.433    -0.081    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_1
    SLICE_X84Y75         LUT5 (Prop_lut5_I0_O)        0.124     0.043 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.467     0.510    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X82Y75         LUT6 (Prop_lut6_I0_O)        0.124     0.634 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.681     1.315    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_1
    SLICE_X81Y73         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.530     2.843    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X81Y73         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                         clock pessimism             -0.423     2.420    
                         clock uncertainty           -0.065     2.355    
    SLICE_X81Y73         FDRE (Setup_fdre_C_CE)      -0.205     2.150    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                          2.150    
                         arrival time                          -1.315    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 1.186ns (30.912%)  route 2.651ns (69.088%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.157ns = ( 2.843 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.703    -2.521    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X84Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDRE (Prop_fdre_C_Q)         0.456    -2.065 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=15, routed)          0.622    -1.444    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X83Y76         LUT2 (Prop_lut2_I1_O)        0.150    -1.294 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_8/O
                         net (fo=2, routed)           0.448    -0.846    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X84Y75         LUT6 (Prop_lut6_I4_O)        0.332    -0.514 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.433    -0.081    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_1
    SLICE_X84Y75         LUT5 (Prop_lut5_I0_O)        0.124     0.043 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.467     0.510    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X82Y75         LUT6 (Prop_lut6_I0_O)        0.124     0.634 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.681     1.315    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_1
    SLICE_X81Y73         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.530     2.843    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X81Y73         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism             -0.423     2.420    
                         clock uncertainty           -0.065     2.355    
    SLICE_X81Y73         FDRE (Setup_fdre_C_CE)      -0.205     2.150    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          2.150    
                         arrival time                          -1.315    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 1.014ns (26.871%)  route 2.760ns (73.129%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.095ns = ( 2.905 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.765    -2.459    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y74        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y74        FDRE (Prop_fdre_C_Q)         0.518    -1.941 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/Q
                         net (fo=2, routed)           0.728    -1.213    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23]
    SLICE_X103Y73        LUT4 (Prop_lut4_I2_O)        0.124    -1.089 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.545    -0.544    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X103Y70        LUT5 (Prop_lut5_I4_O)        0.124    -0.420 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.402    -0.017    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X103Y71        LUT6 (Prop_lut6_I5_O)        0.124     0.107 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.415     0.522    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X103Y72        LUT6 (Prop_lut6_I5_O)        0.124     0.646 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.668     1.314    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X102Y74        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.592     2.905    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y74        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                         clock pessimism             -0.364     2.541    
                         clock uncertainty           -0.065     2.476    
    SLICE_X102Y74        FDRE (Setup_fdre_C_CE)      -0.169     2.307    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]
  -------------------------------------------------------------------
                         required time                          2.307    
                         arrival time                          -1.314    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 1.014ns (26.871%)  route 2.760ns (73.129%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.095ns = ( 2.905 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.765    -2.459    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y74        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y74        FDRE (Prop_fdre_C_Q)         0.518    -1.941 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/Q
                         net (fo=2, routed)           0.728    -1.213    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23]
    SLICE_X103Y73        LUT4 (Prop_lut4_I2_O)        0.124    -1.089 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.545    -0.544    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X103Y70        LUT5 (Prop_lut5_I4_O)        0.124    -0.420 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.402    -0.017    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X103Y71        LUT6 (Prop_lut6_I5_O)        0.124     0.107 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.415     0.522    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X103Y72        LUT6 (Prop_lut6_I5_O)        0.124     0.646 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.668     1.314    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X102Y74        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.592     2.905    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y74        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]/C
                         clock pessimism             -0.364     2.541    
                         clock uncertainty           -0.065     2.476    
    SLICE_X102Y74        FDRE (Setup_fdre_C_CE)      -0.169     2.307    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]
  -------------------------------------------------------------------
                         required time                          2.307    
                         arrival time                          -1.314    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 1.014ns (26.871%)  route 2.760ns (73.129%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.095ns = ( 2.905 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.765    -2.459    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y74        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y74        FDRE (Prop_fdre_C_Q)         0.518    -1.941 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/Q
                         net (fo=2, routed)           0.728    -1.213    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23]
    SLICE_X103Y73        LUT4 (Prop_lut4_I2_O)        0.124    -1.089 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.545    -0.544    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X103Y70        LUT5 (Prop_lut5_I4_O)        0.124    -0.420 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.402    -0.017    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X103Y71        LUT6 (Prop_lut6_I5_O)        0.124     0.107 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.415     0.522    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X103Y72        LUT6 (Prop_lut6_I5_O)        0.124     0.646 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.668     1.314    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X102Y74        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.592     2.905    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y74        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
                         clock pessimism             -0.364     2.541    
                         clock uncertainty           -0.065     2.476    
    SLICE_X102Y74        FDRE (Setup_fdre_C_CE)      -0.169     2.307    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]
  -------------------------------------------------------------------
                         required time                          2.307    
                         arrival time                          -1.314    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 1.014ns (26.871%)  route 2.760ns (73.129%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.095ns = ( 2.905 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.765    -2.459    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y74        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y74        FDRE (Prop_fdre_C_Q)         0.518    -1.941 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/Q
                         net (fo=2, routed)           0.728    -1.213    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23]
    SLICE_X103Y73        LUT4 (Prop_lut4_I2_O)        0.124    -1.089 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.545    -0.544    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X103Y70        LUT5 (Prop_lut5_I4_O)        0.124    -0.420 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.402    -0.017    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X103Y71        LUT6 (Prop_lut6_I5_O)        0.124     0.107 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.415     0.522    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X103Y72        LUT6 (Prop_lut6_I5_O)        0.124     0.646 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.668     1.314    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X102Y74        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.592     2.905    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y74        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/C
                         clock pessimism             -0.364     2.541    
                         clock uncertainty           -0.065     2.476    
    SLICE_X102Y74        FDRE (Setup_fdre_C_CE)      -0.169     2.307    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]
  -------------------------------------------------------------------
                         required time                          2.307    
                         arrival time                          -1.314    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             1.026ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 1.186ns (32.230%)  route 2.494ns (67.770%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.158ns = ( 2.842 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.703    -2.521    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X84Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDRE (Prop_fdre_C_Q)         0.456    -2.065 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=15, routed)          0.622    -1.444    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X83Y76         LUT2 (Prop_lut2_I1_O)        0.150    -1.294 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_8/O
                         net (fo=2, routed)           0.448    -0.846    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X84Y75         LUT6 (Prop_lut6_I4_O)        0.332    -0.514 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.433    -0.081    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_1
    SLICE_X84Y75         LUT5 (Prop_lut5_I0_O)        0.124     0.043 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.467     0.510    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X82Y75         LUT6 (Prop_lut6_I0_O)        0.124     0.634 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.524     1.158    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_1
    SLICE_X82Y74         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.529     2.842    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X82Y74         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism             -0.423     2.419    
                         clock uncertainty           -0.065     2.354    
    SLICE_X82Y74         FDRE (Setup_fdre_C_CE)      -0.169     2.185    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          2.185    
                         arrival time                          -1.158    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.026ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 1.186ns (32.230%)  route 2.494ns (67.770%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.158ns = ( 2.842 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.703    -2.521    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X84Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDRE (Prop_fdre_C_Q)         0.456    -2.065 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=15, routed)          0.622    -1.444    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X83Y76         LUT2 (Prop_lut2_I1_O)        0.150    -1.294 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_8/O
                         net (fo=2, routed)           0.448    -0.846    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X84Y75         LUT6 (Prop_lut6_I4_O)        0.332    -0.514 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.433    -0.081    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_1
    SLICE_X84Y75         LUT5 (Prop_lut5_I0_O)        0.124     0.043 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.467     0.510    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X82Y75         LUT6 (Prop_lut6_I0_O)        0.124     0.634 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.524     1.158    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_1
    SLICE_X82Y74         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.529     2.842    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X82Y74         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/C
                         clock pessimism             -0.423     2.419    
                         clock uncertainty           -0.065     2.354    
    SLICE_X82Y74         FDRE (Setup_fdre_C_CE)      -0.169     2.185    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                          2.185    
                         arrival time                          -1.158    
  -------------------------------------------------------------------
                         slack                                  1.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.356ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.596    -0.583    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X103Y73        FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y73        FDPE (Prop_fdpe_C_Q)         0.141    -0.442 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.387    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X103Y73        FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.863    -0.356    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X103Y73        FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.228    -0.583    
                         clock uncertainty            0.065    -0.518    
    SLICE_X103Y73        FDPE (Hold_fdpe_C_D)         0.075    -0.443    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 cw_ref/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cw_ref/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -1.203ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.424    -1.493    cw_ref/inst/RefClk200_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.473 r  cw_ref/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.270    -1.203    cw_ref/inst/RefClk200_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.141    -1.062 r  cw_ref/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -1.006    cw_ref/inst/seq_reg1[0]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.470    -1.546    cw_ref/inst/RefClk200_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.503 r  cw_ref/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.495    -1.008    cw_ref/inst/RefClk200_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg1_reg[1]/C
                         clock pessimism             -0.195    -1.203    
                         clock uncertainty            0.065    -1.138    
    SLICE_X49Y100        FDCE (Hold_fdce_C_D)         0.075    -1.063    cw_ref/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          1.063    
                         arrival time                          -1.006    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.623    -0.556    hdmiin/TMDS_ClockingX/MMCM_LockSync/CLK
    SLICE_X113Y75        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.360    hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X113Y75        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.892    -0.327    hdmiin/TMDS_ClockingX/MMCM_LockSync/CLK
    SLICE_X113Y75        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.556    
                         clock uncertainty            0.065    -0.491    
    SLICE_X113Y75        FDRE (Hold_fdre_C_D)         0.075    -0.416    hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.381ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.571    -0.608    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/CLK
    SLICE_X88Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.402    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X88Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.838    -0.381    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/CLK
    SLICE_X88Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.228    -0.608    
                         clock uncertainty            0.065    -0.543    
    SLICE_X88Y76         FDRE (Hold_fdre_C_D)         0.075    -0.468    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.631    -0.548    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X106Y65        FDPE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y65        FDPE (Prop_fdpe_C_Q)         0.141    -0.407 r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.342    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X106Y65        FDPE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.899    -0.320    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X106Y65        FDPE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.548    
                         clock uncertainty            0.065    -0.483    
    SLICE_X106Y65        FDPE (Hold_fdpe_C_D)         0.075    -0.408    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.600    -0.579    hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X104Y69        FDPE                                         r  hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y69        FDPE (Prop_fdpe_C_Q)         0.164    -0.415 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.360    hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X104Y69        FDPE                                         r  hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.869    -0.350    hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X104Y69        FDPE                                         r  hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.579    
                         clock uncertainty            0.065    -0.514    
    SLICE_X104Y69        FDPE (Hold_fdpe_C_D)         0.060    -0.454    hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.358ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.594    -0.585    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/CLK
    SLICE_X90Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.366    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X90Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.861    -0.358    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/CLK
    SLICE_X90Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.228    -0.585    
                         clock uncertainty            0.065    -0.520    
    SLICE_X90Y76         FDRE (Hold_fdre_C_D)         0.060    -0.460    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624    -0.555    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X112Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDPE (Prop_fdpe_C_Q)         0.164    -0.391 r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.336    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.893    -0.326    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X112Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.555    
                         clock uncertainty            0.065    -0.490    
    SLICE_X112Y76        FDPE (Hold_fdpe_C_D)         0.060    -0.430    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.553    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y77        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.164    -0.389 r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.334    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y77        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.895    -0.324    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y77        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.553    
                         clock uncertainty            0.065    -0.488    
    SLICE_X112Y77        FDPE (Hold_fdpe_C_D)         0.060    -0.428    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/D
                            (rising edge-triggered cell FDCE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.797%)  route 0.080ns (30.203%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.631    -0.548    hdmiin/DataDecoders[0].DecoderX/bbstub_RefClk200
    SLICE_X107Y64        FDRE                                         r  hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y64        FDRE (Prop_fdre_C_Q)         0.141    -0.407 f  hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[18]/Q
                         net (fo=3, routed)           0.080    -0.327    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[18]
    SLICE_X106Y64        LUT6 (Prop_lut6_I4_O)        0.045    -0.282 r  hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_1__4/O
                         net (fo=1, routed)           0.000    -0.282    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_1__4_n_1
    SLICE_X106Y64        FDCE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.900    -0.319    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/bbstub_RefClk200
    SLICE_X106Y64        FDCE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
                         clock pessimism             -0.217    -0.535    
                         clock uncertainty            0.065    -0.470    
    SLICE_X106Y64        FDCE (Hold_fdce_C_D)         0.091    -0.379    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.097    





---------------------------------------------------------------------------------------------------
From Clock:  RefClk200_clk_wiz_0_1
  To Clock:  RefClk200_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.834ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 1.186ns (30.912%)  route 2.651ns (69.088%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.157ns = ( 2.843 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.703    -2.521    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X84Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDRE (Prop_fdre_C_Q)         0.456    -2.065 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=15, routed)          0.622    -1.444    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X83Y76         LUT2 (Prop_lut2_I1_O)        0.150    -1.294 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_8/O
                         net (fo=2, routed)           0.448    -0.846    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X84Y75         LUT6 (Prop_lut6_I4_O)        0.332    -0.514 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.433    -0.081    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_1
    SLICE_X84Y75         LUT5 (Prop_lut5_I0_O)        0.124     0.043 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.467     0.510    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X82Y75         LUT6 (Prop_lut6_I0_O)        0.124     0.634 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.681     1.315    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_1
    SLICE_X81Y73         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.530     2.843    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X81Y73         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism             -0.423     2.420    
                         clock uncertainty           -0.065     2.355    
    SLICE_X81Y73         FDRE (Setup_fdre_C_CE)      -0.205     2.150    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          2.150    
                         arrival time                          -1.315    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 1.186ns (30.912%)  route 2.651ns (69.088%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.157ns = ( 2.843 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.703    -2.521    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X84Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDRE (Prop_fdre_C_Q)         0.456    -2.065 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=15, routed)          0.622    -1.444    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X83Y76         LUT2 (Prop_lut2_I1_O)        0.150    -1.294 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_8/O
                         net (fo=2, routed)           0.448    -0.846    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X84Y75         LUT6 (Prop_lut6_I4_O)        0.332    -0.514 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.433    -0.081    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_1
    SLICE_X84Y75         LUT5 (Prop_lut5_I0_O)        0.124     0.043 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.467     0.510    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X82Y75         LUT6 (Prop_lut6_I0_O)        0.124     0.634 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.681     1.315    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_1
    SLICE_X81Y73         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.530     2.843    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X81Y73         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism             -0.423     2.420    
                         clock uncertainty           -0.065     2.355    
    SLICE_X81Y73         FDRE (Setup_fdre_C_CE)      -0.205     2.150    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          2.150    
                         arrival time                          -1.315    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 1.186ns (30.912%)  route 2.651ns (69.088%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.157ns = ( 2.843 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.703    -2.521    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X84Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDRE (Prop_fdre_C_Q)         0.456    -2.065 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=15, routed)          0.622    -1.444    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X83Y76         LUT2 (Prop_lut2_I1_O)        0.150    -1.294 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_8/O
                         net (fo=2, routed)           0.448    -0.846    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X84Y75         LUT6 (Prop_lut6_I4_O)        0.332    -0.514 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.433    -0.081    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_1
    SLICE_X84Y75         LUT5 (Prop_lut5_I0_O)        0.124     0.043 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.467     0.510    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X82Y75         LUT6 (Prop_lut6_I0_O)        0.124     0.634 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.681     1.315    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_1
    SLICE_X81Y73         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.530     2.843    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X81Y73         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                         clock pessimism             -0.423     2.420    
                         clock uncertainty           -0.065     2.355    
    SLICE_X81Y73         FDRE (Setup_fdre_C_CE)      -0.205     2.150    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                          2.150    
                         arrival time                          -1.315    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 1.186ns (30.912%)  route 2.651ns (69.088%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.157ns = ( 2.843 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.703    -2.521    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X84Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDRE (Prop_fdre_C_Q)         0.456    -2.065 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=15, routed)          0.622    -1.444    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X83Y76         LUT2 (Prop_lut2_I1_O)        0.150    -1.294 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_8/O
                         net (fo=2, routed)           0.448    -0.846    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X84Y75         LUT6 (Prop_lut6_I4_O)        0.332    -0.514 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.433    -0.081    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_1
    SLICE_X84Y75         LUT5 (Prop_lut5_I0_O)        0.124     0.043 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.467     0.510    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X82Y75         LUT6 (Prop_lut6_I0_O)        0.124     0.634 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.681     1.315    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_1
    SLICE_X81Y73         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.530     2.843    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X81Y73         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism             -0.423     2.420    
                         clock uncertainty           -0.065     2.355    
    SLICE_X81Y73         FDRE (Setup_fdre_C_CE)      -0.205     2.150    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          2.150    
                         arrival time                          -1.315    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 1.014ns (26.871%)  route 2.760ns (73.129%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.095ns = ( 2.905 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.765    -2.459    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y74        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y74        FDRE (Prop_fdre_C_Q)         0.518    -1.941 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/Q
                         net (fo=2, routed)           0.728    -1.213    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23]
    SLICE_X103Y73        LUT4 (Prop_lut4_I2_O)        0.124    -1.089 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.545    -0.544    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X103Y70        LUT5 (Prop_lut5_I4_O)        0.124    -0.420 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.402    -0.017    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X103Y71        LUT6 (Prop_lut6_I5_O)        0.124     0.107 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.415     0.522    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X103Y72        LUT6 (Prop_lut6_I5_O)        0.124     0.646 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.668     1.314    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X102Y74        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.592     2.905    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y74        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                         clock pessimism             -0.364     2.541    
                         clock uncertainty           -0.065     2.476    
    SLICE_X102Y74        FDRE (Setup_fdre_C_CE)      -0.169     2.307    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]
  -------------------------------------------------------------------
                         required time                          2.307    
                         arrival time                          -1.314    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 1.014ns (26.871%)  route 2.760ns (73.129%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.095ns = ( 2.905 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.765    -2.459    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y74        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y74        FDRE (Prop_fdre_C_Q)         0.518    -1.941 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/Q
                         net (fo=2, routed)           0.728    -1.213    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23]
    SLICE_X103Y73        LUT4 (Prop_lut4_I2_O)        0.124    -1.089 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.545    -0.544    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X103Y70        LUT5 (Prop_lut5_I4_O)        0.124    -0.420 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.402    -0.017    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X103Y71        LUT6 (Prop_lut6_I5_O)        0.124     0.107 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.415     0.522    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X103Y72        LUT6 (Prop_lut6_I5_O)        0.124     0.646 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.668     1.314    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X102Y74        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.592     2.905    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y74        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]/C
                         clock pessimism             -0.364     2.541    
                         clock uncertainty           -0.065     2.476    
    SLICE_X102Y74        FDRE (Setup_fdre_C_CE)      -0.169     2.307    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]
  -------------------------------------------------------------------
                         required time                          2.307    
                         arrival time                          -1.314    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 1.014ns (26.871%)  route 2.760ns (73.129%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.095ns = ( 2.905 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.765    -2.459    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y74        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y74        FDRE (Prop_fdre_C_Q)         0.518    -1.941 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/Q
                         net (fo=2, routed)           0.728    -1.213    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23]
    SLICE_X103Y73        LUT4 (Prop_lut4_I2_O)        0.124    -1.089 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.545    -0.544    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X103Y70        LUT5 (Prop_lut5_I4_O)        0.124    -0.420 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.402    -0.017    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X103Y71        LUT6 (Prop_lut6_I5_O)        0.124     0.107 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.415     0.522    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X103Y72        LUT6 (Prop_lut6_I5_O)        0.124     0.646 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.668     1.314    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X102Y74        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.592     2.905    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y74        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
                         clock pessimism             -0.364     2.541    
                         clock uncertainty           -0.065     2.476    
    SLICE_X102Y74        FDRE (Setup_fdre_C_CE)      -0.169     2.307    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]
  -------------------------------------------------------------------
                         required time                          2.307    
                         arrival time                          -1.314    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 1.014ns (26.871%)  route 2.760ns (73.129%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.095ns = ( 2.905 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.765    -2.459    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y74        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y74        FDRE (Prop_fdre_C_Q)         0.518    -1.941 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/Q
                         net (fo=2, routed)           0.728    -1.213    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23]
    SLICE_X103Y73        LUT4 (Prop_lut4_I2_O)        0.124    -1.089 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.545    -0.544    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X103Y70        LUT5 (Prop_lut5_I4_O)        0.124    -0.420 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.402    -0.017    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X103Y71        LUT6 (Prop_lut6_I5_O)        0.124     0.107 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.415     0.522    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X103Y72        LUT6 (Prop_lut6_I5_O)        0.124     0.646 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.668     1.314    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X102Y74        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.592     2.905    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y74        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/C
                         clock pessimism             -0.364     2.541    
                         clock uncertainty           -0.065     2.476    
    SLICE_X102Y74        FDRE (Setup_fdre_C_CE)      -0.169     2.307    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]
  -------------------------------------------------------------------
                         required time                          2.307    
                         arrival time                          -1.314    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             1.026ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 1.186ns (32.230%)  route 2.494ns (67.770%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.158ns = ( 2.842 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.703    -2.521    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X84Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDRE (Prop_fdre_C_Q)         0.456    -2.065 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=15, routed)          0.622    -1.444    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X83Y76         LUT2 (Prop_lut2_I1_O)        0.150    -1.294 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_8/O
                         net (fo=2, routed)           0.448    -0.846    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X84Y75         LUT6 (Prop_lut6_I4_O)        0.332    -0.514 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.433    -0.081    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_1
    SLICE_X84Y75         LUT5 (Prop_lut5_I0_O)        0.124     0.043 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.467     0.510    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X82Y75         LUT6 (Prop_lut6_I0_O)        0.124     0.634 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.524     1.158    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_1
    SLICE_X82Y74         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.529     2.842    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X82Y74         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism             -0.423     2.419    
                         clock uncertainty           -0.065     2.354    
    SLICE_X82Y74         FDRE (Setup_fdre_C_CE)      -0.169     2.185    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          2.185    
                         arrival time                          -1.158    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.026ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 1.186ns (32.230%)  route 2.494ns (67.770%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.158ns = ( 2.842 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.703    -2.521    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X84Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         FDRE (Prop_fdre_C_Q)         0.456    -2.065 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=15, routed)          0.622    -1.444    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X83Y76         LUT2 (Prop_lut2_I1_O)        0.150    -1.294 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_8/O
                         net (fo=2, routed)           0.448    -0.846    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X84Y75         LUT6 (Prop_lut6_I4_O)        0.332    -0.514 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.433    -0.081    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_1
    SLICE_X84Y75         LUT5 (Prop_lut5_I0_O)        0.124     0.043 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.467     0.510    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X82Y75         LUT6 (Prop_lut6_I0_O)        0.124     0.634 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.524     1.158    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_1
    SLICE_X82Y74         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.529     2.842    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X82Y74         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/C
                         clock pessimism             -0.423     2.419    
                         clock uncertainty           -0.065     2.354    
    SLICE_X82Y74         FDRE (Setup_fdre_C_CE)      -0.169     2.185    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                          2.185    
                         arrival time                          -1.158    
  -------------------------------------------------------------------
                         slack                                  1.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.356ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.596    -0.583    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X103Y73        FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y73        FDPE (Prop_fdpe_C_Q)         0.141    -0.442 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.387    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X103Y73        FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.863    -0.356    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X103Y73        FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.228    -0.583    
                         clock uncertainty            0.065    -0.518    
    SLICE_X103Y73        FDPE (Hold_fdpe_C_D)         0.075    -0.443    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 cw_ref/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cw_ref/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -1.203ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.424    -1.493    cw_ref/inst/RefClk200_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.473 r  cw_ref/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.270    -1.203    cw_ref/inst/RefClk200_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.141    -1.062 r  cw_ref/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -1.006    cw_ref/inst/seq_reg1[0]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.470    -1.546    cw_ref/inst/RefClk200_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.503 r  cw_ref/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.495    -1.008    cw_ref/inst/RefClk200_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg1_reg[1]/C
                         clock pessimism             -0.195    -1.203    
                         clock uncertainty            0.065    -1.138    
    SLICE_X49Y100        FDCE (Hold_fdce_C_D)         0.075    -1.063    cw_ref/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          1.063    
                         arrival time                          -1.006    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.623    -0.556    hdmiin/TMDS_ClockingX/MMCM_LockSync/CLK
    SLICE_X113Y75        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.360    hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X113Y75        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.892    -0.327    hdmiin/TMDS_ClockingX/MMCM_LockSync/CLK
    SLICE_X113Y75        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.556    
                         clock uncertainty            0.065    -0.491    
    SLICE_X113Y75        FDRE (Hold_fdre_C_D)         0.075    -0.416    hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.381ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.571    -0.608    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/CLK
    SLICE_X88Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.402    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X88Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.838    -0.381    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/CLK
    SLICE_X88Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.228    -0.608    
                         clock uncertainty            0.065    -0.543    
    SLICE_X88Y76         FDRE (Hold_fdre_C_D)         0.075    -0.468    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.631    -0.548    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X106Y65        FDPE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y65        FDPE (Prop_fdpe_C_Q)         0.141    -0.407 r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.342    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X106Y65        FDPE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.899    -0.320    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X106Y65        FDPE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.548    
                         clock uncertainty            0.065    -0.483    
    SLICE_X106Y65        FDPE (Hold_fdpe_C_D)         0.075    -0.408    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.600    -0.579    hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X104Y69        FDPE                                         r  hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y69        FDPE (Prop_fdpe_C_Q)         0.164    -0.415 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.360    hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X104Y69        FDPE                                         r  hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.869    -0.350    hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X104Y69        FDPE                                         r  hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.579    
                         clock uncertainty            0.065    -0.514    
    SLICE_X104Y69        FDPE (Hold_fdpe_C_D)         0.060    -0.454    hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.358ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.594    -0.585    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/CLK
    SLICE_X90Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.366    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X90Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.861    -0.358    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/CLK
    SLICE_X90Y76         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.228    -0.585    
                         clock uncertainty            0.065    -0.520    
    SLICE_X90Y76         FDRE (Hold_fdre_C_D)         0.060    -0.460    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624    -0.555    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X112Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDPE (Prop_fdpe_C_Q)         0.164    -0.391 r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.336    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.893    -0.326    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X112Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.555    
                         clock uncertainty            0.065    -0.490    
    SLICE_X112Y76        FDPE (Hold_fdpe_C_D)         0.060    -0.430    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.553    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y77        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.164    -0.389 r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.334    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y77        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.895    -0.324    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y77        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.553    
                         clock uncertainty            0.065    -0.488    
    SLICE_X112Y77        FDPE (Hold_fdpe_C_D)         0.060    -0.428    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/D
                            (rising edge-triggered cell FDCE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.797%)  route 0.080ns (30.203%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.631    -0.548    hdmiin/DataDecoders[0].DecoderX/bbstub_RefClk200
    SLICE_X107Y64        FDRE                                         r  hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y64        FDRE (Prop_fdre_C_Q)         0.141    -0.407 f  hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[18]/Q
                         net (fo=3, routed)           0.080    -0.327    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[18]
    SLICE_X106Y64        LUT6 (Prop_lut6_I4_O)        0.045    -0.282 r  hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_1__4/O
                         net (fo=1, routed)           0.000    -0.282    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_1__4_n_1
    SLICE_X106Y64        FDCE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.900    -0.319    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/bbstub_RefClk200
    SLICE_X106Y64        FDCE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
                         clock pessimism             -0.217    -0.535    
                         clock uncertainty            0.065    -0.470    
    SLICE_X106Y64        FDCE (Hold_fdce_C_D)         0.091    -0.379    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.097    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RefClk200_clk_wiz_0
  To Clock:  RefClk200_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.401ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.482ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.401ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.478ns (48.714%)  route 0.503ns (51.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 2.984 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.376ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.848    -2.376    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y77        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.478    -1.898 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.503    -1.395    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y76        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.671     2.984    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.383     2.601    
                         clock uncertainty           -0.065     2.536    
    SLICE_X113Y76        FDPE (Recov_fdpe_C_PRE)     -0.530     2.006    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.006    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  3.401    

Slack (MET) :             3.401ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.478ns (48.714%)  route 0.503ns (51.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 2.984 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.376ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.848    -2.376    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y77        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.478    -1.898 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.503    -1.395    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y76        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.671     2.984    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.383     2.601    
                         clock uncertainty           -0.065     2.536    
    SLICE_X113Y76        FDPE (Recov_fdpe_C_PRE)     -0.530     2.006    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.006    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  3.401    

Slack (MET) :             3.402ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.478ns (46.899%)  route 0.541ns (53.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 2.982 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.847    -2.377    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X112Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDPE (Prop_fdpe_C_Q)         0.478    -1.899 f  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.541    -1.358    hdmiin/TMDS_ClockingX/rRdyRst
    SLICE_X112Y75        FDCE                                         f  hdmiin/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.669     2.982    hdmiin/TMDS_ClockingX/CLK
    SLICE_X112Y75        FDCE                                         r  hdmiin/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.383     2.599    
                         clock uncertainty           -0.065     2.534    
    SLICE_X112Y75        FDCE (Recov_fdce_C_CLR)     -0.490     2.044    hdmiin/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.044    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  3.402    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.148ns (42.869%)  route 0.197ns (57.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.553    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y77        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.148    -0.405 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.197    -0.208    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y76        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.893    -0.326    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.217    -0.542    
    SLICE_X113Y76        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.690    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.148ns (42.869%)  route 0.197ns (57.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.553    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y77        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.148    -0.405 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.197    -0.208    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y76        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.893    -0.326    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.217    -0.542    
    SLICE_X113Y76        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.690    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.148ns (38.622%)  route 0.235ns (61.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624    -0.555    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X112Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDPE (Prop_fdpe_C_Q)         0.148    -0.407 f  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.235    -0.172    hdmiin/TMDS_ClockingX/rRdyRst
    SLICE_X112Y75        FDCE                                         f  hdmiin/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.892    -0.327    hdmiin/TMDS_ClockingX/CLK
    SLICE_X112Y75        FDCE                                         r  hdmiin/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.217    -0.543    
    SLICE_X112Y75        FDCE (Remov_fdce_C_CLR)     -0.120    -0.663    hdmiin/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.491    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RefClk200_clk_wiz_0_1
  To Clock:  RefClk200_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.401ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.401ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.478ns (48.714%)  route 0.503ns (51.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 2.984 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.376ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.848    -2.376    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y77        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.478    -1.898 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.503    -1.395    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y76        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.671     2.984    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.383     2.601    
                         clock uncertainty           -0.065     2.536    
    SLICE_X113Y76        FDPE (Recov_fdpe_C_PRE)     -0.530     2.006    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.006    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  3.401    

Slack (MET) :             3.401ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.478ns (48.714%)  route 0.503ns (51.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 2.984 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.376ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.848    -2.376    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y77        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.478    -1.898 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.503    -1.395    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y76        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.671     2.984    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.383     2.601    
                         clock uncertainty           -0.065     2.536    
    SLICE_X113Y76        FDPE (Recov_fdpe_C_PRE)     -0.530     2.006    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.006    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  3.401    

Slack (MET) :             3.402ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.478ns (46.899%)  route 0.541ns (53.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 2.982 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.847    -2.377    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X112Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDPE (Prop_fdpe_C_Q)         0.478    -1.899 f  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.541    -1.358    hdmiin/TMDS_ClockingX/rRdyRst
    SLICE_X112Y75        FDCE                                         f  hdmiin/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.669     2.982    hdmiin/TMDS_ClockingX/CLK
    SLICE_X112Y75        FDCE                                         r  hdmiin/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.383     2.599    
                         clock uncertainty           -0.065     2.534    
    SLICE_X112Y75        FDCE (Recov_fdce_C_CLR)     -0.490     2.044    hdmiin/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.044    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  3.402    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.148ns (42.869%)  route 0.197ns (57.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.553    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y77        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.148    -0.405 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.197    -0.208    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y76        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.893    -0.326    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.217    -0.542    
                         clock uncertainty            0.065    -0.477    
    SLICE_X113Y76        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.625    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.148ns (42.869%)  route 0.197ns (57.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.553    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y77        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.148    -0.405 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.197    -0.208    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y76        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.893    -0.326    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.217    -0.542    
                         clock uncertainty            0.065    -0.477    
    SLICE_X113Y76        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.625    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.148ns (38.622%)  route 0.235ns (61.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624    -0.555    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X112Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDPE (Prop_fdpe_C_Q)         0.148    -0.407 f  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.235    -0.172    hdmiin/TMDS_ClockingX/rRdyRst
    SLICE_X112Y75        FDCE                                         f  hdmiin/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.892    -0.327    hdmiin/TMDS_ClockingX/CLK
    SLICE_X112Y75        FDCE                                         r  hdmiin/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.217    -0.543    
                         clock uncertainty            0.065    -0.478    
    SLICE_X112Y75        FDCE (Remov_fdce_C_CLR)     -0.120    -0.598    hdmiin/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.426    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RefClk200_clk_wiz_0
  To Clock:  RefClk200_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.401ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.401ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.478ns (48.714%)  route 0.503ns (51.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 2.984 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.376ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.848    -2.376    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y77        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.478    -1.898 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.503    -1.395    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y76        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.671     2.984    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.383     2.601    
                         clock uncertainty           -0.065     2.536    
    SLICE_X113Y76        FDPE (Recov_fdpe_C_PRE)     -0.530     2.006    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.006    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  3.401    

Slack (MET) :             3.401ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.478ns (48.714%)  route 0.503ns (51.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 2.984 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.376ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.848    -2.376    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y77        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.478    -1.898 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.503    -1.395    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y76        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.671     2.984    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.383     2.601    
                         clock uncertainty           -0.065     2.536    
    SLICE_X113Y76        FDPE (Recov_fdpe_C_PRE)     -0.530     2.006    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.006    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  3.401    

Slack (MET) :             3.402ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.478ns (46.899%)  route 0.541ns (53.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 2.982 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.847    -2.377    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X112Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDPE (Prop_fdpe_C_Q)         0.478    -1.899 f  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.541    -1.358    hdmiin/TMDS_ClockingX/rRdyRst
    SLICE_X112Y75        FDCE                                         f  hdmiin/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.669     2.982    hdmiin/TMDS_ClockingX/CLK
    SLICE_X112Y75        FDCE                                         r  hdmiin/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.383     2.599    
                         clock uncertainty           -0.065     2.534    
    SLICE_X112Y75        FDCE (Recov_fdce_C_CLR)     -0.490     2.044    hdmiin/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.044    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  3.402    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.148ns (42.869%)  route 0.197ns (57.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.553    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y77        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.148    -0.405 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.197    -0.208    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y76        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.893    -0.326    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.217    -0.542    
                         clock uncertainty            0.065    -0.477    
    SLICE_X113Y76        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.625    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.148ns (42.869%)  route 0.197ns (57.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.553    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y77        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.148    -0.405 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.197    -0.208    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y76        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.893    -0.326    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.217    -0.542    
                         clock uncertainty            0.065    -0.477    
    SLICE_X113Y76        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.625    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.148ns (38.622%)  route 0.235ns (61.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624    -0.555    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X112Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDPE (Prop_fdpe_C_Q)         0.148    -0.407 f  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.235    -0.172    hdmiin/TMDS_ClockingX/rRdyRst
    SLICE_X112Y75        FDCE                                         f  hdmiin/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.892    -0.327    hdmiin/TMDS_ClockingX/CLK
    SLICE_X112Y75        FDCE                                         r  hdmiin/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.217    -0.543    
                         clock uncertainty            0.065    -0.478    
    SLICE_X112Y75        FDCE (Remov_fdce_C_CLR)     -0.120    -0.598    hdmiin/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.426    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RefClk200_clk_wiz_0_1
  To Clock:  RefClk200_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.401ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.482ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.401ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.478ns (48.714%)  route 0.503ns (51.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 2.984 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.376ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.848    -2.376    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y77        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.478    -1.898 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.503    -1.395    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y76        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.671     2.984    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.383     2.601    
                         clock uncertainty           -0.065     2.536    
    SLICE_X113Y76        FDPE (Recov_fdpe_C_PRE)     -0.530     2.006    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.006    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  3.401    

Slack (MET) :             3.401ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.478ns (48.714%)  route 0.503ns (51.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 2.984 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.376ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.848    -2.376    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y77        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.478    -1.898 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.503    -1.395    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y76        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.671     2.984    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.383     2.601    
                         clock uncertainty           -0.065     2.536    
    SLICE_X113Y76        FDPE (Recov_fdpe_C_PRE)     -0.530     2.006    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.006    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  3.401    

Slack (MET) :             3.402ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.478ns (46.899%)  route 0.541ns (53.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 2.982 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.847    -2.377    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X112Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDPE (Prop_fdpe_C_Q)         0.478    -1.899 f  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.541    -1.358    hdmiin/TMDS_ClockingX/rRdyRst
    SLICE_X112Y75        FDCE                                         f  hdmiin/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.669     2.982    hdmiin/TMDS_ClockingX/CLK
    SLICE_X112Y75        FDCE                                         r  hdmiin/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.383     2.599    
                         clock uncertainty           -0.065     2.534    
    SLICE_X112Y75        FDCE (Recov_fdce_C_CLR)     -0.490     2.044    hdmiin/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.044    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  3.402    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.148ns (42.869%)  route 0.197ns (57.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.553    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y77        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.148    -0.405 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.197    -0.208    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y76        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.893    -0.326    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.217    -0.542    
    SLICE_X113Y76        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.690    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.148ns (42.869%)  route 0.197ns (57.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.553    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y77        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.148    -0.405 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.197    -0.208    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y76        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.893    -0.326    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.217    -0.542    
    SLICE_X113Y76        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.690    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.148ns (38.622%)  route 0.235ns (61.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624    -0.555    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X112Y76        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDPE (Prop_fdpe_C_Q)         0.148    -0.407 f  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.235    -0.172    hdmiin/TMDS_ClockingX/rRdyRst
    SLICE_X112Y75        FDCE                                         f  hdmiin/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.892    -0.327    hdmiin/TMDS_ClockingX/CLK
    SLICE_X112Y75        FDCE                                         r  hdmiin/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.217    -0.543    
    SLICE_X112Y75        FDCE (Remov_fdce_C_CLR)     -0.120    -0.663    hdmiin/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.491    





