From: Juergen Borleis <jbe@pengutronix.de>
Date: Wed, 2 Dec 2015 14:04:45 +0100
Subject: [PATCH] DTS: fix layout

Signed-off-by: Juergen Borleis <jbe@pengutronix.de>
---
 arch/arm/boot/dts/imx6qdl-cpu.dtsi  | 200 ++++++++++++++++++------------------
 arch/arm/boot/dts/imx6qdl-cpuA.dtsi |   2 +-
 arch/arm/boot/dts/imx6qdl-cpuB.dtsi |   6 +-
 3 files changed, 104 insertions(+), 104 deletions(-)

diff --git a/arch/arm/boot/dts/imx6qdl-cpu.dtsi b/arch/arm/boot/dts/imx6qdl-cpu.dtsi
index aad7d1050695..71520295bc29 100644
--- a/arch/arm/boot/dts/imx6qdl-cpu.dtsi
+++ b/arch/arm/boot/dts/imx6qdl-cpu.dtsi
@@ -307,7 +307,7 @@
 &i2c2 {
 	clock-frequency = <100000>;
 	pinctrl-names = "default";
-        pinctrl-0 = <&pinctrl_i2c2_2>;
+	pinctrl-0 = <&pinctrl_i2c2_2>;
 };
 
 &i2c3 {
@@ -337,17 +337,17 @@
 	pinctrl_board: dol63x_grp {
 		pinctrl_hog: hoggrp {
 			fsl,pins = <
-				MX6QDL_PAD_GPIO_5__GPIO1_IO05  		0xb0   		/* ethernet phy reset */
-				MX6QDL_PAD_EIM_D30__GPIO3_IO30 		0xb0   		/* ethernet phy interrupt */
-				MX6QDL_PAD_ENET_RX_ER__GPIO1_IO24       0x13000		/* Enet */
+				MX6QDL_PAD_GPIO_5__GPIO1_IO05		0xb0		/* ethernet phy reset */
+				MX6QDL_PAD_EIM_D30__GPIO3_IO30		0xb0		/* ethernet phy interrupt */
+				MX6QDL_PAD_ENET_RX_ER__GPIO1_IO24	0x13000		/* Enet */
 				MX6QDL_PAD_SD4_DAT0__GPIO2_IO08		0x1b0b0		/* VC0 */
-				MX6QDL_PAD_SD4_DAT1__GPIO2_IO09         0x1b0b0		/* VC1 */
-				MX6QDL_PAD_SD4_DAT2__GPIO2_IO10         0x1b0b0         /* VC2 */
-				MX6QDL_PAD_SD4_DAT3__GPIO2_IO11         0x1b0b0         /* VC3 */
-				MX6QDL_PAD_SD4_DAT4__GPIO2_IO12         0x1b0b0         /* VC4 */
-				MX6QDL_PAD_SD4_DAT5__GPIO2_IO13         0x1b0b0         /* VC5 */
-				MX6QDL_PAD_SD4_DAT6__GPIO2_IO14         0x1b0b0         /* VC6 */
-				MX6QDL_PAD_SD4_DAT7__GPIO2_IO15         0x1b0b0         /* VC7 */
+				MX6QDL_PAD_SD4_DAT1__GPIO2_IO09		0x1b0b0		/* VC1 */
+				MX6QDL_PAD_SD4_DAT2__GPIO2_IO10		0x1b0b0		/* VC2 */
+				MX6QDL_PAD_SD4_DAT3__GPIO2_IO11		0x1b0b0		/* VC3 */
+				MX6QDL_PAD_SD4_DAT4__GPIO2_IO12		0x1b0b0		/* VC4 */
+				MX6QDL_PAD_SD4_DAT5__GPIO2_IO13		0x1b0b0		/* VC5 */
+				MX6QDL_PAD_SD4_DAT6__GPIO2_IO14		0x1b0b0		/* VC6 */
+				MX6QDL_PAD_SD4_DAT7__GPIO2_IO15		0x1b0b0		/* VC7 */
 			>;
 		};
 
@@ -359,18 +359,18 @@
 
 		pinctrl_ecspi1_1: ecspi1grp-1 {
 			fsl,pins = <
-				MX6QDL_PAD_EIM_D17__ECSPI1_MISO 	0x100b1
-				MX6QDL_PAD_EIM_D18__ECSPI1_MOSI 	0x100b1
-				MX6QDL_PAD_EIM_D16__ECSPI1_SCLK 	0x100b1
+				MX6QDL_PAD_EIM_D17__ECSPI1_MISO		0x100b1
+				MX6QDL_PAD_EIM_D18__ECSPI1_MOSI		0x100b1
+				MX6QDL_PAD_EIM_D16__ECSPI1_SCLK		0x100b1
 				MX6QDL_PAD_EIM_D24__GPIO3_IO24		0x100b1		/* spi-nor CS */
 			>;
 		};
 
 		pinctrl_ecspi2_1: ecspi2grp-1 {
 			fsl,pins = <
-				MX6QDL_PAD_EIM_OE__ECSPI2_MISO 		0x100b1
-				MX6QDL_PAD_EIM_CS1__ECSPI2_MOSI 	0x100b1
-				MX6QDL_PAD_EIM_CS0__ECSPI2_SCLK 	0x100b1
+				MX6QDL_PAD_EIM_OE__ECSPI2_MISO		0x100b1
+				MX6QDL_PAD_EIM_CS1__ECSPI2_MOSI		0x100b1
+				MX6QDL_PAD_EIM_CS0__ECSPI2_SCLK		0x100b1
 				MX6QDL_PAD_EIM_RW__GPIO2_IO26		0x100b1		/* mcp2003 CS */
 			>;
 		};
@@ -378,54 +378,54 @@
 		pinctrl_ecspi4_1: ecspi4grp-1 {
 			fsl,pins = <
 				MX6QDL_PAD_EIM_D28__ECSPI4_MOSI 	0x100b1
-				MX6QDL_PAD_EIM_D22__ECSPI4_MISO 	0x100b1
-				MX6QDL_PAD_EIM_D21__ECSPI4_SCLK 	0x100b1
+				MX6QDL_PAD_EIM_D22__ECSPI4_MISO		0x100b1
+				MX6QDL_PAD_EIM_D21__ECSPI4_SCLK		0x100b1
 				MX6QDL_PAD_EIM_D20__GPIO3_IO20		0x100b1		/* TSC2046 CS */
 			>;
 		};
 
 		pinctrl_enet_4: enetgrp-4 {
 			fsl,pins = <
-				MX6QDL_PAD_ENET_MDIO__ENET_MDIO         0x100b0
-				MX6QDL_PAD_ENET_MDC__ENET_MDC           0x100b0
-				MX6QDL_PAD_ENET_CRS_DV__ENET_RX_EN      0x100b0
-				MX6QDL_PAD_ENET_TX_EN__ENET_TX_EN       0x100b0
-				MX6QDL_PAD_ENET_RXD0__ENET_RX_DATA0     0x100b0
-				MX6QDL_PAD_ENET_RXD1__ENET_RX_DATA1     0x100b0
-				MX6QDL_PAD_ENET_TXD0__ENET_TX_DATA0     0x100b0
-				MX6QDL_PAD_ENET_TXD1__ENET_TX_DATA1     0x100b0
-				MX6QDL_PAD_GPIO_16__ENET_REF_CLK        0x400000c0
+				MX6QDL_PAD_ENET_MDIO__ENET_MDIO		0x100b0
+				MX6QDL_PAD_ENET_MDC__ENET_MDC		0x100b0
+				MX6QDL_PAD_ENET_CRS_DV__ENET_RX_EN	0x100b0
+				MX6QDL_PAD_ENET_TX_EN__ENET_TX_EN	0x100b0
+				MX6QDL_PAD_ENET_RXD0__ENET_RX_DATA0	0x100b0
+				MX6QDL_PAD_ENET_RXD1__ENET_RX_DATA1	0x100b0
+				MX6QDL_PAD_ENET_TXD0__ENET_TX_DATA0	0x100b0
+				MX6QDL_PAD_ENET_TXD1__ENET_TX_DATA1	0x100b0
+				MX6QDL_PAD_GPIO_16__ENET_REF_CLK	0x400000c0
 			>;
 		};
 
 		pinctrl_pwm2_2: pwm2grp-2 {
 			fsl,pins = <
-				MX6QDL_PAD_GPIO_1__PWM2_OUT 		0x1b0b1
+				MX6QDL_PAD_GPIO_1__PWM2_OUT		0x1b0b1
 			>;
 		};
 
 		pinctrl_pwm3_2: pwm3grp-2 {
 			fsl,pins = <
-				MX6QDL_PAD_SD1_DAT1__PWM3_OUT 		0x1b0b1
+				MX6QDL_PAD_SD1_DAT1__PWM3_OUT		0x1b0b1
 			>;
 		};
 
 		pinctrl_flexcan1_3: flexcan1grp-3 {
 			fsl,pins = <
-				MX6QDL_PAD_GPIO_7__FLEXCAN1_TX   	0x80000000
-				MX6QDL_PAD_GPIO_8__FLEXCAN1_RX   	0x80000000
-				MX6QDL_PAD_EIM_D31__GPIO3_IO31		0x13000 	/* CAN RS */
+				MX6QDL_PAD_GPIO_7__FLEXCAN1_TX		0x80000000
+				MX6QDL_PAD_GPIO_8__FLEXCAN1_RX		0x80000000
+				MX6QDL_PAD_EIM_D31__GPIO3_IO31		0x13000		/* CAN RS */
 			>;
 		};
 
 		pinctrl_usdhc3_2: usdhc3grp-2 {
 			fsl,pins = <
-				MX6QDL_PAD_SD3_CMD__SD3_CMD    		0x17059
-				MX6QDL_PAD_SD3_CLK__SD3_CLK    		0x10059
-				MX6QDL_PAD_SD3_DAT0__SD3_DATA0 		0x17059
-				MX6QDL_PAD_SD3_DAT1__SD3_DATA1 		0x17059
-				MX6QDL_PAD_SD3_DAT2__SD3_DATA2 		0x17059
-				MX6QDL_PAD_SD3_DAT3__SD3_DATA3 		0x17059
+				MX6QDL_PAD_SD3_CMD__SD3_CMD		0x17059
+				MX6QDL_PAD_SD3_CLK__SD3_CLK		0x10059
+				MX6QDL_PAD_SD3_DAT0__SD3_DATA0		0x17059
+				MX6QDL_PAD_SD3_DAT1__SD3_DATA1		0x17059
+				MX6QDL_PAD_SD3_DAT2__SD3_DATA2		0x17059
+				MX6QDL_PAD_SD3_DAT3__SD3_DATA3		0x17059
 				MX6QDL_PAD_SD3_DAT4__GPIO7_IO01		0x17059		/* WP */
 				MX6QDL_PAD_SD3_DAT5__GPIO7_IO00		0x1b0b0		/* CD */
 			>;
@@ -433,97 +433,97 @@
 
 		pinctrl_usdhc3_100mhz: usdhc3grp100mhz {
 			fsl,pins = <
-				MX6QDL_PAD_SD3_CMD__SD3_CMD             0x170b9
-				MX6QDL_PAD_SD3_CLK__SD3_CLK             0x100b9
-				MX6QDL_PAD_SD3_DAT0__SD3_DATA0          0x170b9
-				MX6QDL_PAD_SD3_DAT1__SD3_DATA1          0x170b9
-				MX6QDL_PAD_SD3_DAT2__SD3_DATA2          0x170b9
-				MX6QDL_PAD_SD3_DAT3__SD3_DATA3          0x170b9
+				MX6QDL_PAD_SD3_CMD__SD3_CMD		0x170b9
+				MX6QDL_PAD_SD3_CLK__SD3_CLK		0x100b9
+				MX6QDL_PAD_SD3_DAT0__SD3_DATA0		0x170b9
+				MX6QDL_PAD_SD3_DAT1__SD3_DATA1		0x170b9
+				MX6QDL_PAD_SD3_DAT2__SD3_DATA2		0x170b9
+				MX6QDL_PAD_SD3_DAT3__SD3_DATA3		0x170b9
 			>;
 		};
 
 		pinctrl_usdhc3_200mhz: usdhc3grp200mhz {
 			fsl,pins = <
-				MX6QDL_PAD_SD3_CMD__SD3_CMD             0x170f9
-				MX6QDL_PAD_SD3_CLK__SD3_CLK             0x100f9
-				MX6QDL_PAD_SD3_DAT0__SD3_DATA0          0x170f9
-				MX6QDL_PAD_SD3_DAT1__SD3_DATA1          0x170f9
-				MX6QDL_PAD_SD3_DAT2__SD3_DATA2          0x170f9
-				MX6QDL_PAD_SD3_DAT3__SD3_DATA3          0x170f9
+				MX6QDL_PAD_SD3_CMD__SD3_CMD		0x170f9
+				MX6QDL_PAD_SD3_CLK__SD3_CLK		0x100f9
+				MX6QDL_PAD_SD3_DAT0__SD3_DATA0		0x170f9
+				MX6QDL_PAD_SD3_DAT1__SD3_DATA1		0x170f9
+				MX6QDL_PAD_SD3_DAT2__SD3_DATA2		0x170f9
+				MX6QDL_PAD_SD3_DAT3__SD3_DATA3		0x170f9
 			>;
 		};
 
 		pinctrl_i2c2_2: i2c2grp-2 {
 			fsl,pins = <
-				MX6QDL_PAD_KEY_COL3__I2C2_SCL 		0x4001b8b1
-				MX6QDL_PAD_KEY_ROW3__I2C2_SDA 		0x4001b8b1
+				MX6QDL_PAD_KEY_COL3__I2C2_SCL		0x4001b8b1
+				MX6QDL_PAD_KEY_ROW3__I2C2_SDA		0x4001b8b1
 			>;
 		};
 
 		pinctrl_i2c3_2: i2c3grp-2 {
 			fsl,pins = <
-				MX6QDL_PAD_GPIO_3__I2C3_SCL 		0x4001b8b1
-				MX6QDL_PAD_GPIO_6__I2C3_SDA 		0x4001b8b1
+				MX6QDL_PAD_GPIO_3__I2C3_SCL		0x4001b8b1
+				MX6QDL_PAD_GPIO_6__I2C3_SDA		0x4001b8b1
 			>;
 		};
 
 		pinctrl_ipu1_4: ipu1grp-4 {
 			fsl,pins = <
-				MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 	0x10
-				MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15       	0x10
-				MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02        	0x10
-				MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03        	0x10
-				MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00   	0x10
-				MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01   	0x10
-				MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02   	0x10
-				MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03   	0x10
-				MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04   	0x10
-				MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05   	0x10
-				MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06   	0x10
-				MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07   	0x10
-				MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08   	0x10
-				MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09   	0x10
-				MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10  	0x10
-				MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11  	0x10
-				MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12  	0x10
-				MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13  	0x10
-				MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14  	0x10
-				MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15  	0x10
-				MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16  	0x10
-				MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17  	0x10
-				MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18  	0x10
-				MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19  	0x10
-				MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20  	0x10
-				MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21  	0x10
-				MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22  	0x10
-				MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23  	0x10
+				MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK	0x10
+				MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15		0x10
+				MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02		0x10
+				MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03		0x10
+				MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00	0x10
+				MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01	0x10
+				MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02	0x10
+				MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03	0x10
+				MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04	0x10
+				MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05	0x10
+				MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06	0x10
+				MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07	0x10
+				MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08	0x10
+				MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09	0x10
+				MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10	0x10
+				MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11	0x10
+				MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12	0x10
+				MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13	0x10
+				MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14	0x10
+				MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15	0x10
+				MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16	0x10
+				MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17	0x10
+				MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18	0x10
+				MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19	0x10
+				MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20	0x10
+				MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21	0x10
+				MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22	0x10
+				MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23	0x10
 			>;
 		};
 
 		pinctrl_uart2_1: uart2grp-1 {
 			fsl,pins = <
-				MX6QDL_PAD_EIM_D26__UART2_TX_DATA 0x1b0b1
-				MX6QDL_PAD_EIM_D27__UART2_RX_DATA 0x1b0b1
+				MX6QDL_PAD_EIM_D26__UART2_TX_DATA	0x1b0b1
+				MX6QDL_PAD_EIM_D27__UART2_RX_DATA	0x1b0b1
 			>;
 		};
 
 		pinctrl_gpmi_nand_2: gpmi-nand-2 {
 			fsl,pins = <
-				MX6QDL_PAD_NANDF_CLE__NAND_CLE          0xb0b1
-				MX6QDL_PAD_NANDF_ALE__NAND_ALE          0xb0b1
-				MX6QDL_PAD_NANDF_RB0__NAND_READY_B      0xb000
-				MX6QDL_PAD_NANDF_CS0__NAND_CE0_B        0xb0b1
-				MX6QDL_PAD_NANDF_CS1__NAND_CE1_B        0xb0b1
-				MX6QDL_PAD_SD4_CMD__NAND_RE_B           0xb0b1
-				MX6QDL_PAD_SD4_CLK__NAND_WE_B           0xb0b1
-				MX6QDL_PAD_NANDF_D0__NAND_DATA00        0xb0b1
-				MX6QDL_PAD_NANDF_D1__NAND_DATA01        0xb0b1
-				MX6QDL_PAD_NANDF_D2__NAND_DATA02        0xb0b1
-				MX6QDL_PAD_NANDF_D3__NAND_DATA03        0xb0b1
-				MX6QDL_PAD_NANDF_D4__NAND_DATA04        0xb0b1
-				MX6QDL_PAD_NANDF_D5__NAND_DATA05        0xb0b1
-				MX6QDL_PAD_NANDF_D6__NAND_DATA06        0xb0b1
-				MX6QDL_PAD_NANDF_D7__NAND_DATA07        0xb0b1
+				MX6QDL_PAD_NANDF_CLE__NAND_CLE		0xb0b1
+				MX6QDL_PAD_NANDF_ALE__NAND_ALE		0xb0b1
+				MX6QDL_PAD_NANDF_RB0__NAND_READY_B	0xb000
+				MX6QDL_PAD_NANDF_CS0__NAND_CE0_B	0xb0b1
+				MX6QDL_PAD_NANDF_CS1__NAND_CE1_B	0xb0b1
+				MX6QDL_PAD_SD4_CMD__NAND_RE_B		0xb0b1
+				MX6QDL_PAD_SD4_CLK__NAND_WE_B		0xb0b1
+				MX6QDL_PAD_NANDF_D0__NAND_DATA00	0xb0b1
+				MX6QDL_PAD_NANDF_D1__NAND_DATA01	0xb0b1
+				MX6QDL_PAD_NANDF_D2__NAND_DATA02	0xb0b1
+				MX6QDL_PAD_NANDF_D3__NAND_DATA03	0xb0b1
+				MX6QDL_PAD_NANDF_D4__NAND_DATA04	0xb0b1
+				MX6QDL_PAD_NANDF_D5__NAND_DATA05	0xb0b1
+				MX6QDL_PAD_NANDF_D6__NAND_DATA06	0xb0b1
+				MX6QDL_PAD_NANDF_D7__NAND_DATA07	0xb0b1
 			>;
 		};
 	};
diff --git a/arch/arm/boot/dts/imx6qdl-cpuA.dtsi b/arch/arm/boot/dts/imx6qdl-cpuA.dtsi
index 733e7da283d5..b2833f44e420 100644
--- a/arch/arm/boot/dts/imx6qdl-cpuA.dtsi
+++ b/arch/arm/boot/dts/imx6qdl-cpuA.dtsi
@@ -30,7 +30,7 @@
 &pinctrl_board {
 	pinctrl_ads7846: ads7846grp {
 		fsl,pins = <
-			MX6QDL_PAD_KEY_COL4__GPIO4_IO14		0xb0	/* TSC2046 Pen down irq */
+			MX6QDL_PAD_KEY_COL4__GPIO4_IO14		0xb0		/* TSC2046 Pen down irq */
 		>;
 	};
 };
diff --git a/arch/arm/boot/dts/imx6qdl-cpuB.dtsi b/arch/arm/boot/dts/imx6qdl-cpuB.dtsi
index d18baccb1582..3494e5be93f4 100644
--- a/arch/arm/boot/dts/imx6qdl-cpuB.dtsi
+++ b/arch/arm/boot/dts/imx6qdl-cpuB.dtsi
@@ -14,14 +14,14 @@
 &pinctrl_board {
 	pinctrl_flexcan2_1: flexcan2grp-1 {
 		fsl,pins = <
-			MX6QDL_PAD_KEY_COL4__FLEXCAN2_TX 	0x80000000
-			MX6QDL_PAD_KEY_ROW4__FLEXCAN2_RX 	0x80000000
+			MX6QDL_PAD_KEY_COL4__FLEXCAN2_TX	0x80000000
+			MX6QDL_PAD_KEY_ROW4__FLEXCAN2_RX	0x80000000
 		>;
 	};
 
 	pinctrl_ads7846: ads7846grp {
 		fsl,pins = <
-			MX6QDL_PAD_EIM_D19__GPIO3_IO19		0xb0	/* TSC2046 Pen down irq */
+			MX6QDL_PAD_EIM_D19__GPIO3_IO19		0xb0		/* TSC2046 Pen down irq */
 		>;
 	};
 
