Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Apr  2 14:57:58 2020
| Host         : SOFTCORE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file example_timing_summary_routed.rpt -pb example_timing_summary_routed.pb -rpx example_timing_summary_routed.rpx -warn_on_violation
| Design       : example
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.143        0.000                      0                 2523        0.075        0.000                      0                 2523        3.750        0.000                       0                   886  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.143        0.000                      0                 2523        0.075        0.000                      0                 2523        3.750        0.000                       0                   886  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 n253[3]_i_5_psbram/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n258_reg_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.255ns  (logic 2.341ns (25.295%)  route 6.914ns (74.705%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.152ns = ( 15.152 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.817     5.420    Clk_IBUF_BUFG
    SLICE_X10Y38         FDRE                                         r  n253[3]_i_5_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.518     5.938 r  n253[3]_i_5_psbram/Q
                         net (fo=97, routed)          1.117     7.055    n9_reg_r2_0_31_0_5/ADDRB1
    SLICE_X8Y37          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     7.179 r  n9_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=30, routed)          1.271     8.450    n35[3]
    SLICE_X7Y38          LUT3 (Prop_lut3_I0_O)        0.152     8.602 r  n9_reg_r1_0_31_30_31_i_14/O
                         net (fo=83, routed)          0.705     9.307    n9_reg_r1_0_31_30_31_i_14_n_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I5_O)        0.326     9.633 r  n16_i_78/O
                         net (fo=2, routed)           0.625    10.257    n16_i_78_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.764 r  n16_reg_i_69/CO[3]
                         net (fo=1, routed)           0.000    10.764    n16_reg_i_69_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.878 r  n16_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000    10.878    n16_reg_i_47_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.992 r  n16_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.992    n16_reg_i_25_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.106 r  n16_reg_i_11/CO[3]
                         net (fo=2, routed)           0.879    11.985    n710
    SLICE_X9Y42          LUT6 (Prop_lut6_I5_O)        0.124    12.109 f  n16_i_6/O
                         net (fo=1, routed)           0.433    12.542    n16_i_6_n_0
    SLICE_X9Y42          LUT6 (Prop_lut6_I2_O)        0.124    12.666 r  n16_i_3/O
                         net (fo=25, routed)          0.626    13.292    n16_i_3_n_0
    SLICE_X9Y37          LUT6 (Prop_lut6_I2_O)        0.124    13.416 r  n258_reg_0_i_10/O
                         net (fo=4, routed)           1.259    14.675    sel[2]
    RAMB36_X0Y9          RAMB36E1                                     r  n258_reg_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.729    15.152    Clk_IBUF_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  n258_reg_0/CLKARDCLK
                         clock pessimism              0.267    15.419    
                         clock uncertainty           -0.035    15.384    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.818    n258_reg_0
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                         -14.675    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 n253[3]_i_5_psbram/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n258_reg_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.176ns  (logic 2.341ns (25.512%)  route 6.835ns (74.488%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.152ns = ( 15.152 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.817     5.420    Clk_IBUF_BUFG
    SLICE_X10Y38         FDRE                                         r  n253[3]_i_5_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.518     5.938 r  n253[3]_i_5_psbram/Q
                         net (fo=97, routed)          1.117     7.055    n9_reg_r2_0_31_0_5/ADDRB1
    SLICE_X8Y37          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     7.179 r  n9_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=30, routed)          1.271     8.450    n35[3]
    SLICE_X7Y38          LUT3 (Prop_lut3_I0_O)        0.152     8.602 r  n9_reg_r1_0_31_30_31_i_14/O
                         net (fo=83, routed)          0.705     9.307    n9_reg_r1_0_31_30_31_i_14_n_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I5_O)        0.326     9.633 r  n16_i_78/O
                         net (fo=2, routed)           0.625    10.257    n16_i_78_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.764 r  n16_reg_i_69/CO[3]
                         net (fo=1, routed)           0.000    10.764    n16_reg_i_69_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.878 r  n16_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000    10.878    n16_reg_i_47_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.992 r  n16_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.992    n16_reg_i_25_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.106 r  n16_reg_i_11/CO[3]
                         net (fo=2, routed)           0.879    11.985    n710
    SLICE_X9Y42          LUT6 (Prop_lut6_I5_O)        0.124    12.109 f  n16_i_6/O
                         net (fo=1, routed)           0.433    12.542    n16_i_6_n_0
    SLICE_X9Y42          LUT6 (Prop_lut6_I2_O)        0.124    12.666 r  n16_i_3/O
                         net (fo=25, routed)          0.720    13.385    n16_i_3_n_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I2_O)        0.124    13.509 r  n258_reg_0_i_6/O
                         net (fo=4, routed)           1.086    14.596    sel[6]
    RAMB36_X0Y9          RAMB36E1                                     r  n258_reg_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.729    15.152    Clk_IBUF_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  n258_reg_0/CLKARDCLK
                         clock pessimism              0.267    15.419    
                         clock uncertainty           -0.035    15.384    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.818    n258_reg_0
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                         -14.596    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.287ns  (required time - arrival time)
  Source:                 n253[3]_i_5_psbram/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n258_reg_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.111ns  (logic 2.341ns (25.694%)  route 6.770ns (74.306%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.152ns = ( 15.152 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.817     5.420    Clk_IBUF_BUFG
    SLICE_X10Y38         FDRE                                         r  n253[3]_i_5_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.518     5.938 r  n253[3]_i_5_psbram/Q
                         net (fo=97, routed)          1.117     7.055    n9_reg_r2_0_31_0_5/ADDRB1
    SLICE_X8Y37          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     7.179 r  n9_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=30, routed)          1.271     8.450    n35[3]
    SLICE_X7Y38          LUT3 (Prop_lut3_I0_O)        0.152     8.602 r  n9_reg_r1_0_31_30_31_i_14/O
                         net (fo=83, routed)          0.705     9.307    n9_reg_r1_0_31_30_31_i_14_n_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I5_O)        0.326     9.633 r  n16_i_78/O
                         net (fo=2, routed)           0.625    10.257    n16_i_78_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.764 r  n16_reg_i_69/CO[3]
                         net (fo=1, routed)           0.000    10.764    n16_reg_i_69_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.878 r  n16_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000    10.878    n16_reg_i_47_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.992 r  n16_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.992    n16_reg_i_25_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.106 r  n16_reg_i_11/CO[3]
                         net (fo=2, routed)           0.879    11.985    n710
    SLICE_X9Y42          LUT6 (Prop_lut6_I5_O)        0.124    12.109 f  n16_i_6/O
                         net (fo=1, routed)           0.433    12.542    n16_i_6_n_0
    SLICE_X9Y42          LUT6 (Prop_lut6_I2_O)        0.124    12.666 r  n16_i_3/O
                         net (fo=25, routed)          0.705    13.371    n16_i_3_n_0
    SLICE_X9Y37          LUT6 (Prop_lut6_I1_O)        0.124    13.495 r  n258_reg_0_i_1/O
                         net (fo=4, routed)           1.035    14.531    sel[11]
    RAMB36_X0Y9          RAMB36E1                                     r  n258_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.729    15.152    Clk_IBUF_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  n258_reg_0/CLKARDCLK
                         clock pessimism              0.267    15.419    
                         clock uncertainty           -0.035    15.384    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    14.818    n258_reg_0
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                         -14.531    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.348ns  (required time - arrival time)
  Source:                 n253[3]_i_5_psbram/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n258_reg_3/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.049ns  (logic 2.341ns (25.871%)  route 6.708ns (74.129%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.151ns = ( 15.151 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.817     5.420    Clk_IBUF_BUFG
    SLICE_X10Y38         FDRE                                         r  n253[3]_i_5_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.518     5.938 r  n253[3]_i_5_psbram/Q
                         net (fo=97, routed)          1.117     7.055    n9_reg_r2_0_31_0_5/ADDRB1
    SLICE_X8Y37          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     7.179 r  n9_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=30, routed)          1.271     8.450    n35[3]
    SLICE_X7Y38          LUT3 (Prop_lut3_I0_O)        0.152     8.602 r  n9_reg_r1_0_31_30_31_i_14/O
                         net (fo=83, routed)          0.705     9.307    n9_reg_r1_0_31_30_31_i_14_n_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I5_O)        0.326     9.633 r  n16_i_78/O
                         net (fo=2, routed)           0.625    10.257    n16_i_78_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.764 r  n16_reg_i_69/CO[3]
                         net (fo=1, routed)           0.000    10.764    n16_reg_i_69_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.878 r  n16_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000    10.878    n16_reg_i_47_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.992 r  n16_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.992    n16_reg_i_25_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.106 r  n16_reg_i_11/CO[3]
                         net (fo=2, routed)           0.879    11.985    n710
    SLICE_X9Y42          LUT6 (Prop_lut6_I5_O)        0.124    12.109 f  n16_i_6/O
                         net (fo=1, routed)           0.433    12.542    n16_i_6_n_0
    SLICE_X9Y42          LUT6 (Prop_lut6_I2_O)        0.124    12.666 r  n16_i_3/O
                         net (fo=25, routed)          0.705    13.371    n16_i_3_n_0
    SLICE_X9Y37          LUT6 (Prop_lut6_I1_O)        0.124    13.495 r  n258_reg_0_i_1/O
                         net (fo=4, routed)           0.973    14.469    sel[11]
    RAMB36_X0Y8          RAMB36E1                                     r  n258_reg_3/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.728    15.151    Clk_IBUF_BUFG
    RAMB36_X0Y8          RAMB36E1                                     r  n258_reg_3/CLKARDCLK
                         clock pessimism              0.267    15.418    
                         clock uncertainty           -0.035    15.383    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    14.817    n258_reg_3
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                         -14.469    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 n253[3]_i_5_psbram/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n258_reg_1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.031ns  (logic 2.341ns (25.921%)  route 6.690ns (74.079%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.150ns = ( 15.150 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.817     5.420    Clk_IBUF_BUFG
    SLICE_X10Y38         FDRE                                         r  n253[3]_i_5_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.518     5.938 r  n253[3]_i_5_psbram/Q
                         net (fo=97, routed)          1.117     7.055    n9_reg_r2_0_31_0_5/ADDRB1
    SLICE_X8Y37          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     7.179 r  n9_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=30, routed)          1.271     8.450    n35[3]
    SLICE_X7Y38          LUT3 (Prop_lut3_I0_O)        0.152     8.602 r  n9_reg_r1_0_31_30_31_i_14/O
                         net (fo=83, routed)          0.705     9.307    n9_reg_r1_0_31_30_31_i_14_n_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I5_O)        0.326     9.633 r  n16_i_78/O
                         net (fo=2, routed)           0.625    10.257    n16_i_78_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.764 r  n16_reg_i_69/CO[3]
                         net (fo=1, routed)           0.000    10.764    n16_reg_i_69_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.878 r  n16_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000    10.878    n16_reg_i_47_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.992 r  n16_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.992    n16_reg_i_25_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.106 r  n16_reg_i_11/CO[3]
                         net (fo=2, routed)           0.879    11.985    n710
    SLICE_X9Y42          LUT6 (Prop_lut6_I5_O)        0.124    12.109 f  n16_i_6/O
                         net (fo=1, routed)           0.433    12.542    n16_i_6_n_0
    SLICE_X9Y42          LUT6 (Prop_lut6_I2_O)        0.124    12.666 r  n16_i_3/O
                         net (fo=25, routed)          0.674    13.340    n16_i_3_n_0
    SLICE_X9Y42          LUT6 (Prop_lut6_I1_O)        0.124    13.464 r  n258_reg_0_i_11/O
                         net (fo=4, routed)           0.987    14.451    sel[1]
    RAMB36_X0Y6          RAMB36E1                                     r  n258_reg_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.727    15.150    Clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  n258_reg_1/CLKARDCLK
                         clock pessimism              0.267    15.417    
                         clock uncertainty           -0.035    15.382    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    14.816    n258_reg_1
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                         -14.451    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 n253[3]_i_5_psbram/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n258_reg_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.027ns  (logic 2.341ns (25.932%)  route 6.686ns (74.068%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.152ns = ( 15.152 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.817     5.420    Clk_IBUF_BUFG
    SLICE_X10Y38         FDRE                                         r  n253[3]_i_5_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.518     5.938 r  n253[3]_i_5_psbram/Q
                         net (fo=97, routed)          1.117     7.055    n9_reg_r2_0_31_0_5/ADDRB1
    SLICE_X8Y37          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     7.179 r  n9_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=30, routed)          1.271     8.450    n35[3]
    SLICE_X7Y38          LUT3 (Prop_lut3_I0_O)        0.152     8.602 r  n9_reg_r1_0_31_30_31_i_14/O
                         net (fo=83, routed)          0.705     9.307    n9_reg_r1_0_31_30_31_i_14_n_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I5_O)        0.326     9.633 r  n16_i_78/O
                         net (fo=2, routed)           0.625    10.257    n16_i_78_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.764 r  n16_reg_i_69/CO[3]
                         net (fo=1, routed)           0.000    10.764    n16_reg_i_69_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.878 r  n16_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000    10.878    n16_reg_i_47_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.992 r  n16_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.992    n16_reg_i_25_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.106 r  n16_reg_i_11/CO[3]
                         net (fo=2, routed)           0.879    11.985    n710
    SLICE_X9Y42          LUT6 (Prop_lut6_I5_O)        0.124    12.109 f  n16_i_6/O
                         net (fo=1, routed)           0.433    12.542    n16_i_6_n_0
    SLICE_X9Y42          LUT6 (Prop_lut6_I2_O)        0.124    12.666 r  n16_i_3/O
                         net (fo=25, routed)          0.816    13.482    n16_i_3_n_0
    SLICE_X9Y37          LUT6 (Prop_lut6_I1_O)        0.124    13.606 r  n258_reg_0_i_4/O
                         net (fo=4, routed)           0.841    14.447    sel[8]
    RAMB36_X0Y9          RAMB36E1                                     r  n258_reg_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.729    15.152    Clk_IBUF_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  n258_reg_0/CLKARDCLK
                         clock pessimism              0.267    15.419    
                         clock uncertainty           -0.035    15.384    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.818    n258_reg_0
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                         -14.447    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 n253[3]_i_5_psbram/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n258_reg_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.024ns  (logic 2.341ns (25.943%)  route 6.683ns (74.057%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.150ns = ( 15.150 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.817     5.420    Clk_IBUF_BUFG
    SLICE_X10Y38         FDRE                                         r  n253[3]_i_5_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.518     5.938 r  n253[3]_i_5_psbram/Q
                         net (fo=97, routed)          1.117     7.055    n9_reg_r2_0_31_0_5/ADDRB1
    SLICE_X8Y37          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     7.179 r  n9_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=30, routed)          1.271     8.450    n35[3]
    SLICE_X7Y38          LUT3 (Prop_lut3_I0_O)        0.152     8.602 r  n9_reg_r1_0_31_30_31_i_14/O
                         net (fo=83, routed)          0.705     9.307    n9_reg_r1_0_31_30_31_i_14_n_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I5_O)        0.326     9.633 r  n16_i_78/O
                         net (fo=2, routed)           0.625    10.257    n16_i_78_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.764 r  n16_reg_i_69/CO[3]
                         net (fo=1, routed)           0.000    10.764    n16_reg_i_69_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.878 r  n16_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000    10.878    n16_reg_i_47_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.992 r  n16_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.992    n16_reg_i_25_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.106 r  n16_reg_i_11/CO[3]
                         net (fo=2, routed)           0.879    11.985    n710
    SLICE_X9Y42          LUT6 (Prop_lut6_I5_O)        0.124    12.109 f  n16_i_6/O
                         net (fo=1, routed)           0.433    12.542    n16_i_6_n_0
    SLICE_X9Y42          LUT6 (Prop_lut6_I2_O)        0.124    12.666 r  n16_i_3/O
                         net (fo=25, routed)          0.494    13.160    n16_i_3_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I1_O)        0.124    13.284 r  n258_reg_0_i_5/O
                         net (fo=4, routed)           1.159    14.443    sel[7]
    RAMB36_X0Y6          RAMB36E1                                     r  n258_reg_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.727    15.150    Clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  n258_reg_1/CLKARDCLK
                         clock pessimism              0.267    15.417    
                         clock uncertainty           -0.035    15.382    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.816    n258_reg_1
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                         -14.443    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 n253[3]_i_5_psbram/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n258_reg_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.956ns  (logic 2.341ns (26.138%)  route 6.615ns (73.862%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.150ns = ( 15.150 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.817     5.420    Clk_IBUF_BUFG
    SLICE_X10Y38         FDRE                                         r  n253[3]_i_5_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.518     5.938 r  n253[3]_i_5_psbram/Q
                         net (fo=97, routed)          1.117     7.055    n9_reg_r2_0_31_0_5/ADDRB1
    SLICE_X8Y37          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     7.179 r  n9_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=30, routed)          1.271     8.450    n35[3]
    SLICE_X7Y38          LUT3 (Prop_lut3_I0_O)        0.152     8.602 r  n9_reg_r1_0_31_30_31_i_14/O
                         net (fo=83, routed)          0.705     9.307    n9_reg_r1_0_31_30_31_i_14_n_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I5_O)        0.326     9.633 r  n16_i_78/O
                         net (fo=2, routed)           0.625    10.257    n16_i_78_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.764 r  n16_reg_i_69/CO[3]
                         net (fo=1, routed)           0.000    10.764    n16_reg_i_69_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.878 r  n16_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000    10.878    n16_reg_i_47_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.992 r  n16_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.992    n16_reg_i_25_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.106 r  n16_reg_i_11/CO[3]
                         net (fo=2, routed)           0.879    11.985    n710
    SLICE_X9Y42          LUT6 (Prop_lut6_I5_O)        0.124    12.109 f  n16_i_6/O
                         net (fo=1, routed)           0.433    12.542    n16_i_6_n_0
    SLICE_X9Y42          LUT6 (Prop_lut6_I2_O)        0.124    12.666 r  n16_i_3/O
                         net (fo=25, routed)          0.598    13.263    n16_i_3_n_0
    SLICE_X9Y42          LUT6 (Prop_lut6_I1_O)        0.124    13.387 r  n258_reg_0_i_2/O
                         net (fo=4, routed)           0.989    14.376    sel[10]
    RAMB36_X0Y6          RAMB36E1                                     r  n258_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.727    15.150    Clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  n258_reg_1/CLKARDCLK
                         clock pessimism              0.267    15.417    
                         clock uncertainty           -0.035    15.382    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.816    n258_reg_1
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                         -14.376    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 n253[3]_i_5_psbram/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n258_reg_3/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.956ns  (logic 2.341ns (26.139%)  route 6.615ns (73.861%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.151ns = ( 15.151 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.817     5.420    Clk_IBUF_BUFG
    SLICE_X10Y38         FDRE                                         r  n253[3]_i_5_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.518     5.938 r  n253[3]_i_5_psbram/Q
                         net (fo=97, routed)          1.117     7.055    n9_reg_r2_0_31_0_5/ADDRB1
    SLICE_X8Y37          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     7.179 r  n9_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=30, routed)          1.271     8.450    n35[3]
    SLICE_X7Y38          LUT3 (Prop_lut3_I0_O)        0.152     8.602 r  n9_reg_r1_0_31_30_31_i_14/O
                         net (fo=83, routed)          0.705     9.307    n9_reg_r1_0_31_30_31_i_14_n_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I5_O)        0.326     9.633 r  n16_i_78/O
                         net (fo=2, routed)           0.625    10.257    n16_i_78_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.764 r  n16_reg_i_69/CO[3]
                         net (fo=1, routed)           0.000    10.764    n16_reg_i_69_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.878 r  n16_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000    10.878    n16_reg_i_47_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.992 r  n16_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.992    n16_reg_i_25_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.106 r  n16_reg_i_11/CO[3]
                         net (fo=2, routed)           0.879    11.985    n710
    SLICE_X9Y42          LUT6 (Prop_lut6_I5_O)        0.124    12.109 f  n16_i_6/O
                         net (fo=1, routed)           0.433    12.542    n16_i_6_n_0
    SLICE_X9Y42          LUT6 (Prop_lut6_I2_O)        0.124    12.666 r  n16_i_3/O
                         net (fo=25, routed)          0.816    13.482    n16_i_3_n_0
    SLICE_X9Y37          LUT6 (Prop_lut6_I1_O)        0.124    13.606 r  n258_reg_0_i_4/O
                         net (fo=4, routed)           0.769    14.376    sel[8]
    RAMB36_X0Y8          RAMB36E1                                     r  n258_reg_3/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.728    15.151    Clk_IBUF_BUFG
    RAMB36_X0Y8          RAMB36E1                                     r  n258_reg_3/CLKARDCLK
                         clock pessimism              0.267    15.418    
                         clock uncertainty           -0.035    15.383    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.817    n258_reg_3
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                         -14.376    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.473ns  (required time - arrival time)
  Source:                 n253[3]_i_5_psbram/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n258_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.923ns  (logic 2.341ns (26.236%)  route 6.582ns (73.764%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.150ns = ( 15.150 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.817     5.420    Clk_IBUF_BUFG
    SLICE_X10Y38         FDRE                                         r  n253[3]_i_5_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.518     5.938 r  n253[3]_i_5_psbram/Q
                         net (fo=97, routed)          1.117     7.055    n9_reg_r2_0_31_0_5/ADDRB1
    SLICE_X8Y37          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     7.179 r  n9_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=30, routed)          1.271     8.450    n35[3]
    SLICE_X7Y38          LUT3 (Prop_lut3_I0_O)        0.152     8.602 r  n9_reg_r1_0_31_30_31_i_14/O
                         net (fo=83, routed)          0.705     9.307    n9_reg_r1_0_31_30_31_i_14_n_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I5_O)        0.326     9.633 r  n16_i_78/O
                         net (fo=2, routed)           0.625    10.257    n16_i_78_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.764 r  n16_reg_i_69/CO[3]
                         net (fo=1, routed)           0.000    10.764    n16_reg_i_69_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.878 r  n16_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000    10.878    n16_reg_i_47_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.992 r  n16_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.992    n16_reg_i_25_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.106 r  n16_reg_i_11/CO[3]
                         net (fo=2, routed)           0.879    11.985    n710
    SLICE_X9Y42          LUT6 (Prop_lut6_I5_O)        0.124    12.109 f  n16_i_6/O
                         net (fo=1, routed)           0.433    12.542    n16_i_6_n_0
    SLICE_X9Y42          LUT6 (Prop_lut6_I2_O)        0.124    12.666 r  n16_i_3/O
                         net (fo=25, routed)          0.581    13.247    n16_i_3_n_0
    SLICE_X10Y41         LUT6 (Prop_lut6_I1_O)        0.124    13.371 r  n258_reg_0_i_8/O
                         net (fo=4, routed)           0.971    14.343    sel[4]
    RAMB36_X0Y6          RAMB36E1                                     r  n258_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.727    15.150    Clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  n258_reg_1/CLKARDCLK
                         clock pessimism              0.267    15.417    
                         clock uncertainty           -0.035    15.382    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.816    n258_reg_1
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                         -14.343    
  -------------------------------------------------------------------
                         slack                                  0.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 n84_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n82_reg_0_7_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.252%)  route 0.259ns (64.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.669     1.589    Clk_IBUF_BUFG
    SLICE_X4Y46          FDRE                                         r  n84_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDRE (Prop_fdre_C_Q)         0.141     1.730 r  n84_reg[1]/Q
                         net (fo=17, routed)          0.259     1.989    n82_reg_0_7_6_7/ADDRD1
    SLICE_X6Y46          RAMD32                                       r  n82_reg_0_7_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.946     2.111    n82_reg_0_7_6_7/WCLK
    SLICE_X6Y46          RAMD32                                       r  n82_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.506     1.605    
    SLICE_X6Y46          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.914    n82_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 n84_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n82_reg_0_7_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.252%)  route 0.259ns (64.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.669     1.589    Clk_IBUF_BUFG
    SLICE_X4Y46          FDRE                                         r  n84_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDRE (Prop_fdre_C_Q)         0.141     1.730 r  n84_reg[1]/Q
                         net (fo=17, routed)          0.259     1.989    n82_reg_0_7_6_7/ADDRD1
    SLICE_X6Y46          RAMD32                                       r  n82_reg_0_7_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.946     2.111    n82_reg_0_7_6_7/WCLK
    SLICE_X6Y46          RAMD32                                       r  n82_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.506     1.605    
    SLICE_X6Y46          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.914    n82_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 n84_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n82_reg_0_7_6_7/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.252%)  route 0.259ns (64.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.669     1.589    Clk_IBUF_BUFG
    SLICE_X4Y46          FDRE                                         r  n84_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDRE (Prop_fdre_C_Q)         0.141     1.730 r  n84_reg[1]/Q
                         net (fo=17, routed)          0.259     1.989    n82_reg_0_7_6_7/ADDRD1
    SLICE_X6Y46          RAMD32                                       r  n82_reg_0_7_6_7/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.946     2.111    n82_reg_0_7_6_7/WCLK
    SLICE_X6Y46          RAMD32                                       r  n82_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.506     1.605    
    SLICE_X6Y46          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.914    n82_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 n84_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n82_reg_0_7_6_7/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.252%)  route 0.259ns (64.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.669     1.589    Clk_IBUF_BUFG
    SLICE_X4Y46          FDRE                                         r  n84_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDRE (Prop_fdre_C_Q)         0.141     1.730 r  n84_reg[1]/Q
                         net (fo=17, routed)          0.259     1.989    n82_reg_0_7_6_7/ADDRD1
    SLICE_X6Y46          RAMD32                                       r  n82_reg_0_7_6_7/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.946     2.111    n82_reg_0_7_6_7/WCLK
    SLICE_X6Y46          RAMD32                                       r  n82_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.506     1.605    
    SLICE_X6Y46          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.914    n82_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 n84_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n82_reg_0_7_6_7/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.252%)  route 0.259ns (64.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.669     1.589    Clk_IBUF_BUFG
    SLICE_X4Y46          FDRE                                         r  n84_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDRE (Prop_fdre_C_Q)         0.141     1.730 r  n84_reg[1]/Q
                         net (fo=17, routed)          0.259     1.989    n82_reg_0_7_6_7/ADDRD1
    SLICE_X6Y46          RAMD32                                       r  n82_reg_0_7_6_7/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.946     2.111    n82_reg_0_7_6_7/WCLK
    SLICE_X6Y46          RAMD32                                       r  n82_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.506     1.605    
    SLICE_X6Y46          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.914    n82_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 n84_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n82_reg_0_7_6_7/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.252%)  route 0.259ns (64.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.669     1.589    Clk_IBUF_BUFG
    SLICE_X4Y46          FDRE                                         r  n84_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDRE (Prop_fdre_C_Q)         0.141     1.730 r  n84_reg[1]/Q
                         net (fo=17, routed)          0.259     1.989    n82_reg_0_7_6_7/ADDRD1
    SLICE_X6Y46          RAMD32                                       r  n82_reg_0_7_6_7/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.946     2.111    n82_reg_0_7_6_7/WCLK
    SLICE_X6Y46          RAMD32                                       r  n82_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.506     1.605    
    SLICE_X6Y46          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.914    n82_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 n84_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n82_reg_0_7_6_7/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.252%)  route 0.259ns (64.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.669     1.589    Clk_IBUF_BUFG
    SLICE_X4Y46          FDRE                                         r  n84_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDRE (Prop_fdre_C_Q)         0.141     1.730 r  n84_reg[1]/Q
                         net (fo=17, routed)          0.259     1.989    n82_reg_0_7_6_7/ADDRD1
    SLICE_X6Y46          RAMS32                                       r  n82_reg_0_7_6_7/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.946     2.111    n82_reg_0_7_6_7/WCLK
    SLICE_X6Y46          RAMS32                                       r  n82_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.506     1.605    
    SLICE_X6Y46          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.914    n82_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 n84_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n82_reg_0_7_6_7/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.252%)  route 0.259ns (64.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.669     1.589    Clk_IBUF_BUFG
    SLICE_X4Y46          FDRE                                         r  n84_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDRE (Prop_fdre_C_Q)         0.141     1.730 r  n84_reg[1]/Q
                         net (fo=17, routed)          0.259     1.989    n82_reg_0_7_6_7/ADDRD1
    SLICE_X6Y46          RAMS32                                       r  n82_reg_0_7_6_7/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.946     2.111    n82_reg_0_7_6_7/WCLK
    SLICE_X6Y46          RAMS32                                       r  n82_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.506     1.605    
    SLICE_X6Y46          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.914    n82_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 n84_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n82_reg_0_7_6_7/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.517%)  route 0.207ns (59.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.669     1.589    Clk_IBUF_BUFG
    SLICE_X4Y46          FDRE                                         r  n84_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDRE (Prop_fdre_C_Q)         0.141     1.730 r  n84_reg[2]/Q
                         net (fo=17, routed)          0.207     1.937    n82_reg_0_7_6_7/ADDRD2
    SLICE_X6Y46          RAMD32                                       r  n82_reg_0_7_6_7/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.946     2.111    n82_reg_0_7_6_7/WCLK
    SLICE_X6Y46          RAMD32                                       r  n82_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.506     1.605    
    SLICE_X6Y46          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.859    n82_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 n84_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n82_reg_0_7_6_7/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.517%)  route 0.207ns (59.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.669     1.589    Clk_IBUF_BUFG
    SLICE_X4Y46          FDRE                                         r  n84_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDRE (Prop_fdre_C_Q)         0.141     1.730 r  n84_reg[2]/Q
                         net (fo=17, routed)          0.207     1.937    n82_reg_0_7_6_7/ADDRD2
    SLICE_X6Y46          RAMD32                                       r  n82_reg_0_7_6_7/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.946     2.111    n82_reg_0_7_6_7/WCLK
    SLICE_X6Y46          RAMD32                                       r  n82_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.506     1.605    
    SLICE_X6Y46          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.859    n82_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y27     n175_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y25     n175_reg__0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y10    n7_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9     n258_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6     n258_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7     n258_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8     n258_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10    n7_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y38    FSM_sequential_n183[0]_i_1_psbram/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y37     n9_reg_r2_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y37     n9_reg_r2_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y37     n9_reg_r2_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y37     n9_reg_r2_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y37     n9_reg_r2_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y37     n9_reg_r2_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y37     n9_reg_r2_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y37     n9_reg_r2_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y37    n9_reg_r2_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y37    n9_reg_r2_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y45     n82_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y45     n82_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y45     n82_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y45     n82_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y45     n82_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y45     n82_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y45     n82_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y45     n82_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y46     n82_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y46     n82_reg_0_7_6_7/RAMA_D1/CLK



