{
   "ActiveEmotionalView":"Reduced Jogs",
   "Addressing View_Layers":"/Clock_Generator/clk_wiz_0_clk_out1:false|/SlowControl/axi_quad_spi_0_ip2intc_irpt:false|/zynq_ultra_ps_e_0_pl_clk0:false|/Clock_Generator/proc_sys_reset_2_peripheral_aresetn:false|/Clock_Generator/clk_wiz_0_clk_out2:false|/Axi_DMA/axi_dma_afe_s2mm_introut:false|/Interrupt_Handler/axi_intc_0_irq:false|/Clock_Generator/clk_wiz_0_clk_out3:false|/zynq_ultra_ps_e_0_pl_resetn0:false|",
   "Addressing View_ScaleFactor":"0.738562",
   "Addressing View_TopLeft":"-121,-288",
   "Color Coded_ScaleFactor":"0.628942",
   "Color Coded_TopLeft":"-119,-76",
   "Default View_Layers":"/Clock_Generator/clk_wiz_0_clk_out1:true|/SlowControl/axi_quad_spi_0_ip2intc_irpt:true|/zynq_ultra_ps_e_0_pl_clk0:true|/Clock_Generator/proc_sys_reset_2_peripheral_aresetn:true|/Clock_Generator/clk_wiz_0_clk_out2:true|/Axi_DMA/axi_dma_afe_s2mm_introut:true|/Interrupt_Handler/axi_intc_0_irq:true|/Clock_Generator/clk_wiz_0_clk_out3:true|/zynq_ultra_ps_e_0_pl_resetn0:true|",
   "Default View_ScaleFactor":"0.465021",
   "Default View_TopLeft":"-120,-116",
   "Display-PortTypeClock":"true",
   "Display-PortTypeInterrupt":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"/Interrupt_Handler",
   "Grouping and No Loops_ScaleFactor":"0.569509",
   "Grouping and No Loops_TopLeft":"-119,-83",
   "Interfaces View_Layers":"/Clock_Generator/clk_wiz_0_clk_out1:false|/SlowControl/axi_quad_spi_0_ip2intc_irpt:false|/zynq_ultra_ps_e_0_pl_clk0:false|/Clock_Generator/proc_sys_reset_2_peripheral_aresetn:false|/Clock_Generator/clk_wiz_0_clk_out2:false|/Axi_DMA/axi_dma_afe_s2mm_introut:false|/Interrupt_Handler/axi_intc_0_irq:false|/Clock_Generator/clk_wiz_0_clk_out3:false|/zynq_ultra_ps_e_0_pl_resetn0:false|",
   "Interfaces View_ScaleFactor":"0.738562",
   "Interfaces View_TopLeft":"-121,-288",
   "No Loops_ScaleFactor":"0.643299",
   "No Loops_TopLeft":"-166,0",
   "Reduced Jogs_ExpandedHierarchyInLayout":"",
   "Reduced Jogs_Layers":"/Clock_Generator/clk_wiz_0_clk_out1:true|/SlowControl/axi_quad_spi_0_ip2intc_irpt:true|/zynq_ultra_ps_e_0_pl_clk0:true|/Clock_Generator/proc_sys_reset_2_peripheral_aresetn:true|/Clock_Generator/clk_wiz_0_clk_out2:true|/Axi_DMA/axi_dma_afe_s2mm_introut:true|/Interrupt_Handler/axi_intc_0_irq:true|/Clock_Generator/clk_wiz_0_clk_out3:true|/zynq_ultra_ps_e_0_pl_resetn0:true|",
   "Reduced Jogs_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port afe_gpio_ctrl -pg 1 -lvl 7 -x 2440 -y 200 -defaultsOSRD
preplace port afe_pdn_rst_bus -pg 1 -lvl 7 -x 2440 -y 160 -defaultsOSRD
preplace port uf_leds -pg 1 -lvl 7 -x 2440 -y 180 -defaultsOSRD
preplace port port-id_afe0_sclk -pg 1 -lvl 7 -x 2440 -y 260 -defaultsOSRD
preplace port port-id_afe0_sdata -pg 1 -lvl 7 -x 2440 -y 220 -defaultsOSRD
preplace port port-id_afe0_sdout -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace portBus fan_en_b -pg 1 -lvl 7 -x 2440 -y 240 -defaultsOSRD
preplace inst SlowControl -pg 1 -lvl 6 -x 2260 -y 160 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 86 91 88 87 84 90 92 85 89} -defaultsOSRD -pinY S_AXI 0L -pinY afe_pdn_rst_bus 0R -pinY S_AXI1 20L -pinY uf_leds 20R -pinY S_AXI2 40L -pinY afe_gpio_ctrl 40R -pinY AXI_LITE 60L -pinY s_axi_aclk 120L -pinY s_axi_aresetn 230L -pinY ext_spi_clk 210L -pinY afe0_sdata 60R -pinY afe0_sdout 80L -pinY afe0_sclk 100R -pinY ip2intc_irpt 230R -pinBusY Din 100L -pinBusY fan_en_b 80R
preplace inst Interrupt_Handler -pg 1 -lvl 6 -x 2260 -y 520 -defaultsOSRD -pinY s_axi 0L -pinBusY In0 20L -pinY s_axi_aclk 40L -pinY s_axi_aresetn 60L -pinY irq 0R -pinBusY In1 100L
preplace inst Clock_Generator -pg 1 -lvl 1 -x 190 -y 200 -swap {1 0 3 4 2} -defaultsOSRD -pinY resetn 40L -pinY clk_100M_PS 20L -pinY clk_200M 20R -pinBusY peripheral_aresetn 40R -pinY clk_20M 0R
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 4 -x 1280 -y 200 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 81 84 85 83 80 82 86 87 88 90 89} -defaultsOSRD -pinY M_AXI_HPM0_LPD 0R -pinY S_AXI_LPD 0L -pinY maxihpm0_lpd_aclk 40L -pinY saxi_lpd_aclk 90L -pinBusY emio_enet0_enet_tsu_timer_cnt 60R -pinBusY emio_ttc0_wave_o 40R -pinBusY pl_ps_irq0 20L -pinY pl_resetn0 20R -pinY pl_resetn1 80R -pinY pl_resetn2 100R -pinY pl_resetn3 120R -pinY pl_clk0 160R -pinY pl_clk1 140R
preplace inst ps8_0_axi_periph -pg 1 -lvl 5 -x 1870 -y 140 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 128 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 110 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 56 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 74 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 38 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 153 146 154 147 155 148 156 149 157 150 158 151 159 152 160} -defaultsOSRD -pinY S00_AXI 60L -pinY M00_AXI 380R -pinY M01_AXI 80R -pinY M02_AXI 20R -pinY M03_AXI 60R -pinY M04_AXI 40R -pinY M05_AXI 0R -pinY ACLK 80L -pinY ARESETN 240L -pinY S00_ACLK 100L -pinY S00_ARESETN 260L -pinY M00_ACLK 120L -pinY M00_ARESETN 280L -pinY M01_ACLK 140L -pinY M01_ARESETN 300L -pinY M02_ACLK 160L -pinY M02_ARESETN 320L -pinY M03_ACLK 180L -pinY M03_ARESETN 340L -pinY M04_ACLK 200L -pinY M04_ARESETN 360L -pinY M05_ACLK 220L -pinY M05_ARESETN 380L
preplace inst sine_wave_gen_0 -pg 1 -lvl 2 -x 470 -y 120 -defaultsOSRD -pinY clk 0L -pinY rst 20L -pinBusY sine_out 20R
preplace inst xlconstant_0 -pg 1 -lvl 1 -x 190 -y 330 -defaultsOSRD -pinBusY dout 0R
preplace inst Axi_DMA -pg 1 -lvl 3 -x 740 -y 120 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 39 40 38 36 37} -defaultsOSRD -pinY S_AXI_LITE 0L -pinY M00_AXI 80R -pinY m00_axis_aclk 100L -pinY m00_axis_aresetn 120L -pinY s2mm_introut 100R -pinBusY data_in 20L -pinY clk_adc 80L
preplace netloc axi_intc_0_irq 1 3 4 940 120 1640J 640 2100J 440 2400
preplace netloc axi_quad_spi_0_io0_o 1 6 1 NJ 220
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 5 2 2120 460 2420
preplace netloc axi_quad_spi_0_sck_o 1 6 1 NJ 260
preplace netloc clk_wiz_0_clk_out2 1 1 5 NJ 220 600 290 900 80 1720 80 2040
preplace netloc io1_i_0_1 1 0 6 NJ 20 NJ 20 NJ 20 NJ 20 NJ 20 2120J
preplace netloc proc_sys_reset_2_peripheral_aresetn 1 1 5 NJ 240 580 420 NJ 420 1720 600 2080
preplace netloc xlslice_0_Dout 1 6 1 NJ 240
preplace netloc zynq_ultra_ps_e_0_emio_ttc0_wave_o 1 4 2 1700 40 2100J
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 6 20 440 NJ 440 NJ 440 NJ 440 1660 580 2060J
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 5 40 390 NJ 390 NJ 390 920J 140 1620
preplace netloc Clock_Generator_clk_out3 1 1 2 340 200 N
preplace netloc xlconstant_0_dout 1 1 1 360J 140n
preplace netloc sine_wave_gen_0_sine_out 1 2 1 N 140
preplace netloc axi_dma_afe_s2mm_introut 1 3 3 880J 100 1680J 620 N
preplace netloc axi_gpio_0_GPIO 1 6 1 NJ 180
preplace netloc pmod_2_GPIO 1 6 1 NJ 160
preplace netloc ps8_0_axi_periph_M00_AXI 1 5 1 N 520
preplace netloc ps8_0_axi_periph_M01_AXI 1 5 1 N 220
preplace netloc ps8_0_axi_periph_M02_AXI 1 5 1 N 160
preplace netloc ps8_0_axi_periph_M03_AXI 1 5 1 N 200
preplace netloc ps8_0_axi_periph_M04_AXI 1 5 1 N 180
preplace netloc rpi_gpio_GPIO 1 6 1 NJ 200
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_LPD 1 4 1 N 200
preplace netloc ps8_0_axi_periph_M05_AXI 1 2 4 600 60 NJ 60 NJ 60 2020
preplace netloc axi_smc_M00_AXI 1 3 1 N 200
levelinfo -pg 1 0 190 470 740 1280 1870 2260 2440
pagesize -pg 1 -db -bbox -sgen -120 0 2600 670
",
   "Reduced Jogs_ScaleFactor":"0.499264",
   "Reduced Jogs_TopLeft":"-72,-226",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port afe_gpio_ctrl -pg 1 -lvl 7 -x 2710 -y 420 -defaultsOSRD
preplace port afe_pdn_rst_bus -pg 1 -lvl 7 -x 2710 -y 380 -defaultsOSRD
preplace port uf_leds -pg 1 -lvl 7 -x 2710 -y 400 -defaultsOSRD
preplace port port-id_afe0_sclk -pg 1 -lvl 7 -x 2710 -y 460 -defaultsOSRD
preplace port port-id_afe0_sdata -pg 1 -lvl 7 -x 2710 -y 440 -defaultsOSRD
preplace port port-id_afe0_sdout -pg 1 -lvl 0 -x 0 -y 960 -defaultsOSRD
preplace portBus fan_en_b -pg 1 -lvl 7 -x 2710 -y 500 -defaultsOSRD
preplace inst SlowControl -pg 1 -lvl 6 -x 2190 -y 554 -defaultsOSRD
preplace inst Interrupt_Handler -pg 1 -lvl 6 -x 2190 -y 102 -defaultsOSRD
preplace inst Clock_Generator -pg 1 -lvl 1 -x 170 -y 780 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 4 -x 1230 -y 770 -defaultsOSRD
preplace inst ps8_0_axi_periph -pg 1 -lvl 5 -x 1770 -y 370 -defaultsOSRD
preplace inst sine_wave_gen_0 -pg 1 -lvl 2 -x 450 -y 680 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -x 170 -y 890 -defaultsOSRD
preplace inst Axi_DMA -pg 1 -lvl 3 -x 720 -y 750 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 39 40 38 36 37} -defaultsOSRD
preplace inst Interrupt_Handler|xlconcat_0 -pg 1 -lvl 1 -x 2250 -y 182 -defaultsOSRD
preplace inst Interrupt_Handler|axi_intc_0 -pg 1 -lvl 2 -x 2450 -y 122 -defaultsOSRD
preplace netloc axi_intc_0_irq 1 3 4 890 150 NJ 150 1990J 314 2640
preplace netloc axi_quad_spi_0_io0_o 1 6 1 2670J 440n
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 5 2 2010 304 2630
preplace netloc axi_quad_spi_0_sck_o 1 6 1 2680J 460n
preplace netloc clk_wiz_0_clk_out2 1 1 5 N 760 560 850 880 630 1580 130 1980
preplace netloc io1_i_0_1 1 0 6 NJ 960 NJ 960 NJ 960 NJ 960 1620J 720 2000J
preplace netloc proc_sys_reset_2_peripheral_aresetn 1 1 5 N 780 570 610 NJ 610 1590 590 1960
preplace netloc xlslice_0_Dout 1 6 1 2690J 500n
preplace netloc zynq_ultra_ps_e_0_emio_ttc0_wave_o 1 4 2 N 730 2010J
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 6 20 950 NJ 950 NJ 950 NJ 950 1610 610 1980J
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 5 20 700 330J 840 NJ 840 870J 620 1570
preplace netloc Clock_Generator_clk_out3 1 1 2 320 750 NJ
preplace netloc xlconstant_0_dout 1 1 1 340J 690n
preplace netloc sine_wave_gen_0_sine_out 1 2 1 560 680n
preplace netloc axi_dma_afe_s2mm_introut 1 3 3 860 140 NJ 140 2000J
preplace netloc axi_gpio_0_GPIO 1 6 1 2650J 400n
preplace netloc pmod_2_GPIO 1 6 1 2640J 380n
preplace netloc ps8_0_axi_periph_M00_AXI 1 5 1 1920 92n
preplace netloc ps8_0_axi_periph_M01_AXI 1 5 1 1950 340n
preplace netloc ps8_0_axi_periph_M02_AXI 1 5 1 1970 360n
preplace netloc ps8_0_axi_periph_M03_AXI 1 5 1 1940 380n
preplace netloc ps8_0_axi_periph_M04_AXI 1 5 1 1930 400n
preplace netloc rpi_gpio_GPIO 1 6 1 2660J 420n
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_LPD 1 4 1 1600 210n
preplace netloc ps8_0_axi_periph_M05_AXI 1 2 4 580 600 NJ 600 NJ 600 1920
preplace netloc axi_smc_M00_AXI 1 3 1 N 740
preplace netloc Interrupt_Handler|axi_intc_0_irq 1 2 1 N 122
preplace netloc Interrupt_Handler|axi_quad_spi_0_ip2intc_irpt 1 0 1 N 172
preplace netloc Interrupt_Handler|clk_wiz_0_clk_out2 1 0 2 2150J 112 N
preplace netloc Interrupt_Handler|proc_sys_reset_2_peripheral_aresetn 1 0 2 NJ 252 2340
preplace netloc Interrupt_Handler|xlconcat_0_dout 1 1 1 2350 152n
preplace netloc Interrupt_Handler|In1_1 1 0 1 2160 192n
preplace netloc Interrupt_Handler|ps8_0_axi_periph_M00_AXI 1 0 2 NJ 92 N
levelinfo -pg 1 0 170 450 720 1230 1770 2190 2710
levelinfo -hier Interrupt_Handler * 2250 2450 *
pagesize -pg 1 -db -bbox -sgen -120 0 2870 980
pagesize -hier Interrupt_Handler -db -bbox -sgen 2120 32 2580 282
"
}
{
   "da_axi4_cnt":"2",
   "da_clkrst_cnt":"1"
}
