INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mateusz/Downloads/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mateusz/Desktop/studia/AiR/SR/MP_lab3/MP_lab3_receiver/MP_lab3_receiver.srcs/sources_1/new/state_machine_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mateusz/Desktop/studia/AiR/SR/MP_lab3/UART/UART.srcs/sim_1/new/tb_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [VRFC 10-311] analyzing module data_loader
INFO: [VRFC 10-311] analyzing module tb_UART
