Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Apr 26 17:17:45 2021
| Host         : DESKTOP-J7VM5Q4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file wwm_top_timing_summary_routed.rpt -pb wwm_top_timing_summary_routed.pb -rpx wwm_top_timing_summary_routed.rpx -warn_on_violation
| Design       : wwm_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (22)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (48)
5. checking no_input_delay (11)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (22)
-------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: dc/clk25_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dc/pulse_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (48)
-------------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.556        0.000                      0                  315        0.188        0.000                      0                  315        4.500        0.000                       0                   134  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
ClkPort  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ClkPort             3.556        0.000                      0                  315        0.188        0.000                      0                  315        4.500        0.000                       0                   134  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ClkPort
  To Clock:  ClkPort

Setup :            0  Failing Endpoints,  Worst Slack        3.556ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.556ns  (required time - arrival time)
  Source:                 vb/projectileTime_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vb/projectileTime_reg[44]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        5.750ns  (logic 1.104ns (19.200%)  route 4.646ns (80.800%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.730     5.333    vb/CLK
    SLICE_X87Y60         FDRE                                         r  vb/projectileTime_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  vb/projectileTime_reg[28]/Q
                         net (fo=2, routed)           1.037     6.826    vb/projectileTime_reg[28]
    SLICE_X86Y63         LUT4 (Prop_lut4_I0_O)        0.124     6.950 r  vb/projectileCenterY2_i_16/O
                         net (fo=1, routed)           0.674     7.624    vb/projectileCenterY2_i_16_n_0
    SLICE_X86Y63         LUT6 (Prop_lut6_I1_O)        0.124     7.748 r  vb/projectileCenterY2_i_12/O
                         net (fo=1, routed)           0.650     8.398    vb/projectileCenterY2_i_12_n_0
    SLICE_X86Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.522 r  vb/projectileCenterY2_i_8/O
                         net (fo=1, routed)           0.652     9.174    vb/projectileCenterY2_i_8_n_0
    SLICE_X86Y58         LUT6 (Prop_lut6_I4_O)        0.124     9.298 r  vb/projectileCenterY2_i_1/O
                         net (fo=15, routed)          0.836    10.134    vb/projectileTime_reg[23]_0
    SLICE_X86Y56         LUT2 (Prop_lut2_I0_O)        0.152    10.286 r  vb/projectileTime[0]_i_1/O
                         net (fo=50, routed)          0.797    11.083    vb/projectileTime[0]_i_1_n_0
    SLICE_X87Y64         FDRE                                         r  vb/projectileTime_reg[44]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.607    15.030    vb/CLK
    SLICE_X87Y64         FDRE                                         r  vb/projectileTime_reg[44]/C
                         clock pessimism              0.275    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X87Y64         FDRE (Setup_fdre_C_R)       -0.631    14.638    vb/projectileTime_reg[44]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                         -11.083    
  -------------------------------------------------------------------
                         slack                                  3.556    

Slack (MET) :             3.556ns  (required time - arrival time)
  Source:                 vb/projectileTime_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vb/projectileTime_reg[45]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        5.750ns  (logic 1.104ns (19.200%)  route 4.646ns (80.800%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.730     5.333    vb/CLK
    SLICE_X87Y60         FDRE                                         r  vb/projectileTime_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  vb/projectileTime_reg[28]/Q
                         net (fo=2, routed)           1.037     6.826    vb/projectileTime_reg[28]
    SLICE_X86Y63         LUT4 (Prop_lut4_I0_O)        0.124     6.950 r  vb/projectileCenterY2_i_16/O
                         net (fo=1, routed)           0.674     7.624    vb/projectileCenterY2_i_16_n_0
    SLICE_X86Y63         LUT6 (Prop_lut6_I1_O)        0.124     7.748 r  vb/projectileCenterY2_i_12/O
                         net (fo=1, routed)           0.650     8.398    vb/projectileCenterY2_i_12_n_0
    SLICE_X86Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.522 r  vb/projectileCenterY2_i_8/O
                         net (fo=1, routed)           0.652     9.174    vb/projectileCenterY2_i_8_n_0
    SLICE_X86Y58         LUT6 (Prop_lut6_I4_O)        0.124     9.298 r  vb/projectileCenterY2_i_1/O
                         net (fo=15, routed)          0.836    10.134    vb/projectileTime_reg[23]_0
    SLICE_X86Y56         LUT2 (Prop_lut2_I0_O)        0.152    10.286 r  vb/projectileTime[0]_i_1/O
                         net (fo=50, routed)          0.797    11.083    vb/projectileTime[0]_i_1_n_0
    SLICE_X87Y64         FDRE                                         r  vb/projectileTime_reg[45]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.607    15.030    vb/CLK
    SLICE_X87Y64         FDRE                                         r  vb/projectileTime_reg[45]/C
                         clock pessimism              0.275    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X87Y64         FDRE (Setup_fdre_C_R)       -0.631    14.638    vb/projectileTime_reg[45]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                         -11.083    
  -------------------------------------------------------------------
                         slack                                  3.556    

Slack (MET) :             3.556ns  (required time - arrival time)
  Source:                 vb/projectileTime_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vb/projectileTime_reg[46]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        5.750ns  (logic 1.104ns (19.200%)  route 4.646ns (80.800%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.730     5.333    vb/CLK
    SLICE_X87Y60         FDRE                                         r  vb/projectileTime_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  vb/projectileTime_reg[28]/Q
                         net (fo=2, routed)           1.037     6.826    vb/projectileTime_reg[28]
    SLICE_X86Y63         LUT4 (Prop_lut4_I0_O)        0.124     6.950 r  vb/projectileCenterY2_i_16/O
                         net (fo=1, routed)           0.674     7.624    vb/projectileCenterY2_i_16_n_0
    SLICE_X86Y63         LUT6 (Prop_lut6_I1_O)        0.124     7.748 r  vb/projectileCenterY2_i_12/O
                         net (fo=1, routed)           0.650     8.398    vb/projectileCenterY2_i_12_n_0
    SLICE_X86Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.522 r  vb/projectileCenterY2_i_8/O
                         net (fo=1, routed)           0.652     9.174    vb/projectileCenterY2_i_8_n_0
    SLICE_X86Y58         LUT6 (Prop_lut6_I4_O)        0.124     9.298 r  vb/projectileCenterY2_i_1/O
                         net (fo=15, routed)          0.836    10.134    vb/projectileTime_reg[23]_0
    SLICE_X86Y56         LUT2 (Prop_lut2_I0_O)        0.152    10.286 r  vb/projectileTime[0]_i_1/O
                         net (fo=50, routed)          0.797    11.083    vb/projectileTime[0]_i_1_n_0
    SLICE_X87Y64         FDRE                                         r  vb/projectileTime_reg[46]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.607    15.030    vb/CLK
    SLICE_X87Y64         FDRE                                         r  vb/projectileTime_reg[46]/C
                         clock pessimism              0.275    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X87Y64         FDRE (Setup_fdre_C_R)       -0.631    14.638    vb/projectileTime_reg[46]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                         -11.083    
  -------------------------------------------------------------------
                         slack                                  3.556    

Slack (MET) :             3.556ns  (required time - arrival time)
  Source:                 vb/projectileTime_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vb/projectileTime_reg[47]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        5.750ns  (logic 1.104ns (19.200%)  route 4.646ns (80.800%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.730     5.333    vb/CLK
    SLICE_X87Y60         FDRE                                         r  vb/projectileTime_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  vb/projectileTime_reg[28]/Q
                         net (fo=2, routed)           1.037     6.826    vb/projectileTime_reg[28]
    SLICE_X86Y63         LUT4 (Prop_lut4_I0_O)        0.124     6.950 r  vb/projectileCenterY2_i_16/O
                         net (fo=1, routed)           0.674     7.624    vb/projectileCenterY2_i_16_n_0
    SLICE_X86Y63         LUT6 (Prop_lut6_I1_O)        0.124     7.748 r  vb/projectileCenterY2_i_12/O
                         net (fo=1, routed)           0.650     8.398    vb/projectileCenterY2_i_12_n_0
    SLICE_X86Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.522 r  vb/projectileCenterY2_i_8/O
                         net (fo=1, routed)           0.652     9.174    vb/projectileCenterY2_i_8_n_0
    SLICE_X86Y58         LUT6 (Prop_lut6_I4_O)        0.124     9.298 r  vb/projectileCenterY2_i_1/O
                         net (fo=15, routed)          0.836    10.134    vb/projectileTime_reg[23]_0
    SLICE_X86Y56         LUT2 (Prop_lut2_I0_O)        0.152    10.286 r  vb/projectileTime[0]_i_1/O
                         net (fo=50, routed)          0.797    11.083    vb/projectileTime[0]_i_1_n_0
    SLICE_X87Y64         FDRE                                         r  vb/projectileTime_reg[47]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.607    15.030    vb/CLK
    SLICE_X87Y64         FDRE                                         r  vb/projectileTime_reg[47]/C
                         clock pessimism              0.275    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X87Y64         FDRE (Setup_fdre_C_R)       -0.631    14.638    vb/projectileTime_reg[47]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                         -11.083    
  -------------------------------------------------------------------
                         slack                                  3.556    

Slack (MET) :             3.572ns  (required time - arrival time)
  Source:                 vb/projectileTime_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vb/projectileTime_reg[48]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        5.733ns  (logic 1.104ns (19.257%)  route 4.629ns (80.743%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.730     5.333    vb/CLK
    SLICE_X87Y60         FDRE                                         r  vb/projectileTime_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  vb/projectileTime_reg[28]/Q
                         net (fo=2, routed)           1.037     6.826    vb/projectileTime_reg[28]
    SLICE_X86Y63         LUT4 (Prop_lut4_I0_O)        0.124     6.950 r  vb/projectileCenterY2_i_16/O
                         net (fo=1, routed)           0.674     7.624    vb/projectileCenterY2_i_16_n_0
    SLICE_X86Y63         LUT6 (Prop_lut6_I1_O)        0.124     7.748 r  vb/projectileCenterY2_i_12/O
                         net (fo=1, routed)           0.650     8.398    vb/projectileCenterY2_i_12_n_0
    SLICE_X86Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.522 r  vb/projectileCenterY2_i_8/O
                         net (fo=1, routed)           0.652     9.174    vb/projectileCenterY2_i_8_n_0
    SLICE_X86Y58         LUT6 (Prop_lut6_I4_O)        0.124     9.298 r  vb/projectileCenterY2_i_1/O
                         net (fo=15, routed)          0.836    10.134    vb/projectileTime_reg[23]_0
    SLICE_X86Y56         LUT2 (Prop_lut2_I0_O)        0.152    10.286 r  vb/projectileTime[0]_i_1/O
                         net (fo=50, routed)          0.780    11.066    vb/projectileTime[0]_i_1_n_0
    SLICE_X87Y65         FDRE                                         r  vb/projectileTime_reg[48]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.606    15.029    vb/CLK
    SLICE_X87Y65         FDRE                                         r  vb/projectileTime_reg[48]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X87Y65         FDRE (Setup_fdre_C_R)       -0.631    14.637    vb/projectileTime_reg[48]
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                         -11.066    
  -------------------------------------------------------------------
                         slack                                  3.572    

Slack (MET) :             3.572ns  (required time - arrival time)
  Source:                 vb/projectileTime_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vb/projectileTime_reg[49]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        5.733ns  (logic 1.104ns (19.257%)  route 4.629ns (80.743%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.730     5.333    vb/CLK
    SLICE_X87Y60         FDRE                                         r  vb/projectileTime_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  vb/projectileTime_reg[28]/Q
                         net (fo=2, routed)           1.037     6.826    vb/projectileTime_reg[28]
    SLICE_X86Y63         LUT4 (Prop_lut4_I0_O)        0.124     6.950 r  vb/projectileCenterY2_i_16/O
                         net (fo=1, routed)           0.674     7.624    vb/projectileCenterY2_i_16_n_0
    SLICE_X86Y63         LUT6 (Prop_lut6_I1_O)        0.124     7.748 r  vb/projectileCenterY2_i_12/O
                         net (fo=1, routed)           0.650     8.398    vb/projectileCenterY2_i_12_n_0
    SLICE_X86Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.522 r  vb/projectileCenterY2_i_8/O
                         net (fo=1, routed)           0.652     9.174    vb/projectileCenterY2_i_8_n_0
    SLICE_X86Y58         LUT6 (Prop_lut6_I4_O)        0.124     9.298 r  vb/projectileCenterY2_i_1/O
                         net (fo=15, routed)          0.836    10.134    vb/projectileTime_reg[23]_0
    SLICE_X86Y56         LUT2 (Prop_lut2_I0_O)        0.152    10.286 r  vb/projectileTime[0]_i_1/O
                         net (fo=50, routed)          0.780    11.066    vb/projectileTime[0]_i_1_n_0
    SLICE_X87Y65         FDRE                                         r  vb/projectileTime_reg[49]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.606    15.029    vb/CLK
    SLICE_X87Y65         FDRE                                         r  vb/projectileTime_reg[49]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X87Y65         FDRE (Setup_fdre_C_R)       -0.631    14.637    vb/projectileTime_reg[49]
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                         -11.066    
  -------------------------------------------------------------------
                         slack                                  3.572    

Slack (MET) :             3.623ns  (required time - arrival time)
  Source:                 vb/projectileTime_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vb/projectileTime_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        5.711ns  (logic 1.104ns (19.333%)  route 4.606ns (80.667%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.730     5.333    vb/CLK
    SLICE_X87Y60         FDRE                                         r  vb/projectileTime_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  vb/projectileTime_reg[28]/Q
                         net (fo=2, routed)           1.037     6.826    vb/projectileTime_reg[28]
    SLICE_X86Y63         LUT4 (Prop_lut4_I0_O)        0.124     6.950 r  vb/projectileCenterY2_i_16/O
                         net (fo=1, routed)           0.674     7.624    vb/projectileCenterY2_i_16_n_0
    SLICE_X86Y63         LUT6 (Prop_lut6_I1_O)        0.124     7.748 r  vb/projectileCenterY2_i_12/O
                         net (fo=1, routed)           0.650     8.398    vb/projectileCenterY2_i_12_n_0
    SLICE_X86Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.522 r  vb/projectileCenterY2_i_8/O
                         net (fo=1, routed)           0.652     9.174    vb/projectileCenterY2_i_8_n_0
    SLICE_X86Y58         LUT6 (Prop_lut6_I4_O)        0.124     9.298 r  vb/projectileCenterY2_i_1/O
                         net (fo=15, routed)          0.836    10.134    vb/projectileTime_reg[23]_0
    SLICE_X86Y56         LUT2 (Prop_lut2_I0_O)        0.152    10.286 r  vb/projectileTime[0]_i_1/O
                         net (fo=50, routed)          0.757    11.043    vb/projectileTime[0]_i_1_n_0
    SLICE_X87Y60         FDRE                                         r  vb/projectileTime_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.610    15.033    vb/CLK
    SLICE_X87Y60         FDRE                                         r  vb/projectileTime_reg[28]/C
                         clock pessimism              0.300    15.333    
                         clock uncertainty           -0.035    15.297    
    SLICE_X87Y60         FDRE (Setup_fdre_C_R)       -0.631    14.666    vb/projectileTime_reg[28]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                         -11.043    
  -------------------------------------------------------------------
                         slack                                  3.623    

Slack (MET) :             3.623ns  (required time - arrival time)
  Source:                 vb/projectileTime_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vb/projectileTime_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        5.711ns  (logic 1.104ns (19.333%)  route 4.606ns (80.667%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.730     5.333    vb/CLK
    SLICE_X87Y60         FDRE                                         r  vb/projectileTime_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  vb/projectileTime_reg[28]/Q
                         net (fo=2, routed)           1.037     6.826    vb/projectileTime_reg[28]
    SLICE_X86Y63         LUT4 (Prop_lut4_I0_O)        0.124     6.950 r  vb/projectileCenterY2_i_16/O
                         net (fo=1, routed)           0.674     7.624    vb/projectileCenterY2_i_16_n_0
    SLICE_X86Y63         LUT6 (Prop_lut6_I1_O)        0.124     7.748 r  vb/projectileCenterY2_i_12/O
                         net (fo=1, routed)           0.650     8.398    vb/projectileCenterY2_i_12_n_0
    SLICE_X86Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.522 r  vb/projectileCenterY2_i_8/O
                         net (fo=1, routed)           0.652     9.174    vb/projectileCenterY2_i_8_n_0
    SLICE_X86Y58         LUT6 (Prop_lut6_I4_O)        0.124     9.298 r  vb/projectileCenterY2_i_1/O
                         net (fo=15, routed)          0.836    10.134    vb/projectileTime_reg[23]_0
    SLICE_X86Y56         LUT2 (Prop_lut2_I0_O)        0.152    10.286 r  vb/projectileTime[0]_i_1/O
                         net (fo=50, routed)          0.757    11.043    vb/projectileTime[0]_i_1_n_0
    SLICE_X87Y60         FDRE                                         r  vb/projectileTime_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.610    15.033    vb/CLK
    SLICE_X87Y60         FDRE                                         r  vb/projectileTime_reg[29]/C
                         clock pessimism              0.300    15.333    
                         clock uncertainty           -0.035    15.297    
    SLICE_X87Y60         FDRE (Setup_fdre_C_R)       -0.631    14.666    vb/projectileTime_reg[29]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                         -11.043    
  -------------------------------------------------------------------
                         slack                                  3.623    

Slack (MET) :             3.623ns  (required time - arrival time)
  Source:                 vb/projectileTime_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vb/projectileTime_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        5.711ns  (logic 1.104ns (19.333%)  route 4.606ns (80.667%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.730     5.333    vb/CLK
    SLICE_X87Y60         FDRE                                         r  vb/projectileTime_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  vb/projectileTime_reg[28]/Q
                         net (fo=2, routed)           1.037     6.826    vb/projectileTime_reg[28]
    SLICE_X86Y63         LUT4 (Prop_lut4_I0_O)        0.124     6.950 r  vb/projectileCenterY2_i_16/O
                         net (fo=1, routed)           0.674     7.624    vb/projectileCenterY2_i_16_n_0
    SLICE_X86Y63         LUT6 (Prop_lut6_I1_O)        0.124     7.748 r  vb/projectileCenterY2_i_12/O
                         net (fo=1, routed)           0.650     8.398    vb/projectileCenterY2_i_12_n_0
    SLICE_X86Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.522 r  vb/projectileCenterY2_i_8/O
                         net (fo=1, routed)           0.652     9.174    vb/projectileCenterY2_i_8_n_0
    SLICE_X86Y58         LUT6 (Prop_lut6_I4_O)        0.124     9.298 r  vb/projectileCenterY2_i_1/O
                         net (fo=15, routed)          0.836    10.134    vb/projectileTime_reg[23]_0
    SLICE_X86Y56         LUT2 (Prop_lut2_I0_O)        0.152    10.286 r  vb/projectileTime[0]_i_1/O
                         net (fo=50, routed)          0.757    11.043    vb/projectileTime[0]_i_1_n_0
    SLICE_X87Y60         FDRE                                         r  vb/projectileTime_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.610    15.033    vb/CLK
    SLICE_X87Y60         FDRE                                         r  vb/projectileTime_reg[30]/C
                         clock pessimism              0.300    15.333    
                         clock uncertainty           -0.035    15.297    
    SLICE_X87Y60         FDRE (Setup_fdre_C_R)       -0.631    14.666    vb/projectileTime_reg[30]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                         -11.043    
  -------------------------------------------------------------------
                         slack                                  3.623    

Slack (MET) :             3.623ns  (required time - arrival time)
  Source:                 vb/projectileTime_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vb/projectileTime_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        5.711ns  (logic 1.104ns (19.333%)  route 4.606ns (80.667%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.730     5.333    vb/CLK
    SLICE_X87Y60         FDRE                                         r  vb/projectileTime_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  vb/projectileTime_reg[28]/Q
                         net (fo=2, routed)           1.037     6.826    vb/projectileTime_reg[28]
    SLICE_X86Y63         LUT4 (Prop_lut4_I0_O)        0.124     6.950 r  vb/projectileCenterY2_i_16/O
                         net (fo=1, routed)           0.674     7.624    vb/projectileCenterY2_i_16_n_0
    SLICE_X86Y63         LUT6 (Prop_lut6_I1_O)        0.124     7.748 r  vb/projectileCenterY2_i_12/O
                         net (fo=1, routed)           0.650     8.398    vb/projectileCenterY2_i_12_n_0
    SLICE_X86Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.522 r  vb/projectileCenterY2_i_8/O
                         net (fo=1, routed)           0.652     9.174    vb/projectileCenterY2_i_8_n_0
    SLICE_X86Y58         LUT6 (Prop_lut6_I4_O)        0.124     9.298 r  vb/projectileCenterY2_i_1/O
                         net (fo=15, routed)          0.836    10.134    vb/projectileTime_reg[23]_0
    SLICE_X86Y56         LUT2 (Prop_lut2_I0_O)        0.152    10.286 r  vb/projectileTime[0]_i_1/O
                         net (fo=50, routed)          0.757    11.043    vb/projectileTime[0]_i_1_n_0
    SLICE_X87Y60         FDRE                                         r  vb/projectileTime_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.610    15.033    vb/CLK
    SLICE_X87Y60         FDRE                                         r  vb/projectileTime_reg[31]/C
                         clock pessimism              0.300    15.333    
                         clock uncertainty           -0.035    15.297    
    SLICE_X87Y60         FDRE (Setup_fdre_C_R)       -0.631    14.666    vb/projectileTime_reg[31]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                         -11.043    
  -------------------------------------------------------------------
                         slack                                  3.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 vb/rnd_reg__0/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vb/rnd_reg__3/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.257%)  route 0.084ns (28.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.606     1.525    vb/CLK
    SLICE_X88Y59         FDRE                                         r  vb/rnd_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y59         FDRE (Prop_fdre_C_Q)         0.164     1.689 r  vb/rnd_reg__0/Q
                         net (fo=12, routed)          0.084     1.774    vb/PCOUT[1]
    SLICE_X89Y59         LUT6 (Prop_lut6_I3_O)        0.045     1.819 r  vb/rnd__3_i_1/O
                         net (fo=1, routed)           0.000     1.819    vb/rnd__3_i_1_n_0
    SLICE_X89Y59         FDRE                                         r  vb/rnd_reg__3/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.878     2.043    vb/CLK
    SLICE_X89Y59         FDRE                                         r  vb/rnd_reg__3/C
                         clock pessimism             -0.504     1.538    
    SLICE_X89Y59         FDRE (Hold_fdre_C_D)         0.092     1.630    vb/rnd_reg__3
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 vb/rnd_reg__3/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vb/targetCenterX_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.146%)  route 0.128ns (40.854%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.606     1.525    vb/CLK
    SLICE_X89Y59         FDRE                                         r  vb/rnd_reg__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y59         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  vb/rnd_reg__3/Q
                         net (fo=7, routed)           0.128     1.795    vb/PCOUT[5]
    SLICE_X89Y60         LUT5 (Prop_lut5_I1_O)        0.045     1.840 r  vb/targetCenterX[7]_i_1/O
                         net (fo=1, routed)           0.000     1.840    vb/targetCenterX0[7]
    SLICE_X89Y60         FDRE                                         r  vb/targetCenterX_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.877     2.042    vb/CLK
    SLICE_X89Y60         FDRE                                         r  vb/targetCenterX_reg[7]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X89Y60         FDRE (Hold_fdre_C_D)         0.092     1.632    vb/targetCenterX_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 vb/rnd_reg/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vb/targetCenterX_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.494%)  route 0.162ns (46.506%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.606     1.525    vb/CLK
    SLICE_X89Y59         FDRE                                         r  vb/rnd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y59         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  vb/rnd_reg/Q
                         net (fo=3, routed)           0.162     1.828    vb/PCOUT[8]
    SLICE_X89Y61         LUT6 (Prop_lut6_I0_O)        0.045     1.873 r  vb/targetCenterX[8]_i_1/O
                         net (fo=1, routed)           0.000     1.873    vb/targetCenterX0[8]
    SLICE_X89Y61         FDRE                                         r  vb/targetCenterX_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.877     2.042    vb/CLK
    SLICE_X89Y61         FDRE                                         r  vb/targetCenterX_reg[8]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X89Y61         FDRE (Hold_fdre_C_D)         0.091     1.631    vb/targetCenterX_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vb/projectileTime_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vb/projectileTime_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.607     1.526    vb/CLK
    SLICE_X87Y53         FDRE                                         r  vb/projectileTime_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y53         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  vb/projectileTime_reg[3]/Q
                         net (fo=1, routed)           0.108     1.776    vb/projectileTime_reg_n_0_[3]
    SLICE_X87Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.884 r  vb/projectileTime_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.884    vb/projectileTime_reg[0]_i_3_n_4
    SLICE_X87Y53         FDRE                                         r  vb/projectileTime_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.879     2.044    vb/CLK
    SLICE_X87Y53         FDRE                                         r  vb/projectileTime_reg[3]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X87Y53         FDRE (Hold_fdre_C_D)         0.105     1.631    vb/projectileTime_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.596     1.515    ClkPort_IBUF_BUFG
    SLICE_X84Y71         FDCE                                         r  DIV_CLK_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y71         FDCE (Prop_fdce_C_Q)         0.164     1.679 r  DIV_CLK_reg[14]/Q
                         net (fo=1, routed)           0.114     1.794    DIV_CLK_reg_n_0_[14]
    SLICE_X84Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.904 r  DIV_CLK_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.904    DIV_CLK_reg[12]_i_1_n_5
    SLICE_X84Y71         FDCE                                         r  DIV_CLK_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.866     2.031    ClkPort_IBUF_BUFG
    SLICE_X84Y71         FDCE                                         r  DIV_CLK_reg[14]/C
                         clock pessimism             -0.515     1.515    
    SLICE_X84Y71         FDCE (Hold_fdce_C_D)         0.134     1.649    DIV_CLK_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.596     1.515    ClkPort_IBUF_BUFG
    SLICE_X84Y72         FDCE                                         r  DIV_CLK_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y72         FDCE (Prop_fdce_C_Q)         0.164     1.679 r  DIV_CLK_reg[18]/Q
                         net (fo=1, routed)           0.114     1.794    DIV_CLK_reg_n_0_[18]
    SLICE_X84Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.904 r  DIV_CLK_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.904    DIV_CLK_reg[16]_i_1_n_5
    SLICE_X84Y72         FDCE                                         r  DIV_CLK_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.865     2.030    ClkPort_IBUF_BUFG
    SLICE_X84Y72         FDCE                                         r  DIV_CLK_reg[18]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X84Y72         FDCE (Hold_fdce_C_D)         0.134     1.649    DIV_CLK_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.597     1.516    ClkPort_IBUF_BUFG
    SLICE_X84Y70         FDCE                                         r  DIV_CLK_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y70         FDCE (Prop_fdce_C_Q)         0.164     1.680 r  DIV_CLK_reg[10]/Q
                         net (fo=1, routed)           0.114     1.795    DIV_CLK_reg_n_0_[10]
    SLICE_X84Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.905 r  DIV_CLK_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.905    DIV_CLK_reg[8]_i_1_n_5
    SLICE_X84Y70         FDCE                                         r  DIV_CLK_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.867     2.032    ClkPort_IBUF_BUFG
    SLICE_X84Y70         FDCE                                         r  DIV_CLK_reg[10]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X84Y70         FDCE (Hold_fdce_C_D)         0.134     1.650    DIV_CLK_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.598     1.517    ClkPort_IBUF_BUFG
    SLICE_X84Y69         FDCE                                         r  DIV_CLK_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y69         FDCE (Prop_fdce_C_Q)         0.164     1.681 r  DIV_CLK_reg[6]/Q
                         net (fo=1, routed)           0.114     1.796    DIV_CLK_reg_n_0_[6]
    SLICE_X84Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.906 r  DIV_CLK_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.906    DIV_CLK_reg[4]_i_1_n_5
    SLICE_X84Y69         FDCE                                         r  DIV_CLK_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.868     2.033    ClkPort_IBUF_BUFG
    SLICE_X84Y69         FDCE                                         r  DIV_CLK_reg[6]/C
                         clock pessimism             -0.515     1.517    
    SLICE_X84Y69         FDCE (Hold_fdce_C_D)         0.134     1.651    DIV_CLK_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 sm/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vb/projectileCenterY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.256ns (63.749%)  route 0.146ns (36.251%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.601     1.520    sm/CLK
    SLICE_X81Y58         FDCE                                         r  sm/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y58         FDCE (Prop_fdce_C_Q)         0.141     1.661 f  sm/state_reg[1]/Q
                         net (fo=39, routed)          0.146     1.807    vb/projectileCenterY_reg[1]_0[1]
    SLICE_X80Y58         LUT5 (Prop_lut5_I2_O)        0.045     1.852 r  vb/projectileCenterY0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.852    vb/projectileCenterY0_carry__0_i_8_n_0
    SLICE_X80Y58         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.922 r  vb/projectileCenterY0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.922    vb/projectileCenterY0_carry__0_n_7
    SLICE_X80Y58         FDRE                                         r  vb/projectileCenterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.873     2.038    vb/CLK
    SLICE_X80Y58         FDRE                                         r  vb/projectileCenterY_reg[5]/C
                         clock pessimism             -0.504     1.533    
    SLICE_X80Y58         FDRE (Hold_fdre_C_D)         0.134     1.667    vb/projectileCenterY_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vb/projectileTime_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vb/projectileTime_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.607     1.526    vb/CLK
    SLICE_X87Y54         FDRE                                         r  vb/projectileTime_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y54         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  vb/projectileTime_reg[4]/Q
                         net (fo=1, routed)           0.105     1.773    vb/projectileTime_reg_n_0_[4]
    SLICE_X87Y54         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.888 r  vb/projectileTime_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.888    vb/projectileTime_reg[4]_i_1_n_7
    SLICE_X87Y54         FDRE                                         r  vb/projectileTime_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.879     2.044    vb/CLK
    SLICE_X87Y54         FDRE                                         r  vb/projectileTime_reg[4]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X87Y54         FDRE (Hold_fdre_C_D)         0.105     1.631    vb/projectileTime_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkPort
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClkPort }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ClkPort_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X84Y68    DIV_CLK_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X84Y70    DIV_CLK_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X84Y70    DIV_CLK_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X84Y71    DIV_CLK_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X84Y71    DIV_CLK_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X84Y71    DIV_CLK_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X84Y71    DIV_CLK_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X84Y72    DIV_CLK_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X84Y72    DIV_CLK_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y63    vb/projectileTime_reg[40]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y63    vb/projectileTime_reg[41]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y63    vb/projectileTime_reg[42]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y63    vb/projectileTime_reg[43]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y64    vb/projectileTime_reg[44]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y64    vb/projectileTime_reg[45]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y64    vb/projectileTime_reg[46]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y64    vb/projectileTime_reg[47]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y70    DIV_CLK_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y70    DIV_CLK_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y68    DIV_CLK_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y70    DIV_CLK_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y70    DIV_CLK_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y68    DIV_CLK_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y68    DIV_CLK_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y68    DIV_CLK_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y69    DIV_CLK_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y69    DIV_CLK_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y69    DIV_CLK_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y69    DIV_CLK_reg[7]/C



