Analysis & Elaboration report for cpu2
Mon Mar 18 13:13:36 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for altsyncram:altsyncram_component|altsyncram_fml1:auto_generated
  6. Parameter Settings for User Entity Instance: altsyncram:altsyncram_component
  7. altsyncram Parameter Settings by Entity Instance
  8. Analysis & Elaboration Settings
  9. Analysis & Elaboration Messages
 10. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Mon Mar 18 13:13:36 2024       ;
; Quartus Prime Version         ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                 ; cpu2                                        ;
; Top-level Entity Name         ; RAM                                         ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                           ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |RAM            ; RAM.v           ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------+
; Source assignments for altsyncram:altsyncram_component|altsyncram_fml1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------+
; Assignment                      ; Value              ; From ; To                      ;
+---------------------------------+--------------------+------+-------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                       ;
+---------------------------------+--------------------+------+-------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------+
; Parameter Name                     ; Value                ; Type             ;
+------------------------------------+----------------------+------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped          ;
; WIDTH_A                            ; 32                   ; Signed Integer   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer   ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped          ;
; WIDTH_B                            ; 1                    ; Untyped          ;
; WIDTHAD_B                          ; 1                    ; Untyped          ;
; NUMWORDS_B                         ; 1                    ; Untyped          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped          ;
; BYTE_SIZE                          ; 8                    ; Untyped          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped          ;
; INIT_FILE                          ; UNUSED               ; Untyped          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped          ;
; ENABLE_ECC                         ; FALSE                ; Untyped          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped          ;
; CBXI_PARAMETER                     ; altsyncram_fml1      ; Untyped          ;
+------------------------------------+----------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                            ;
+-------------------------------------------+---------------------------------+
; Name                                      ; Value                           ;
+-------------------------------------------+---------------------------------+
; Number of entity instances                ; 1                               ;
; Entity Instance                           ; altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                     ;
;     -- WIDTH_A                            ; 32                              ;
;     -- NUMWORDS_A                         ; 256                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                          ;
;     -- WIDTH_B                            ; 1                               ;
;     -- NUMWORDS_B                         ; 1                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ;
+-------------------------------------------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA2F17A7        ;                    ;
; Top-level entity name                                                           ; RAM                ; cpu2               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Mar 18 13:13:23 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu2 -c cpu2 --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file adder.v
    Info (12023): Found entity 1: adder File: C:/Users/chloe/374project/newproject/newproject/adder.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file bus.v
    Info (12023): Found entity 1: Bus File: C:/Users/chloe/374project/newproject/newproject/Bus.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: DataPath File: C:/Users/chloe/374project/newproject/newproject/DataPath.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register.v
    Info (12023): Found entity 1: register File: C:/Users/chloe/374project/newproject/newproject/register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mdrreg.v
    Info (12023): Found entity 1: mdrReg File: C:/Users/chloe/374project/newproject/newproject/mdrReg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tbalu.v
    Info (12023): Found entity 1: tbalu File: C:/Users/chloe/374project/newproject/newproject/tbalu.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: C:/Users/chloe/374project/newproject/newproject/alu.v Line: 2
Warning (12018): Entity "AND" will be ignored because it conflicts with Quartus Prime primitive name File: C:/Users/chloe/374project/newproject/newproject/AND.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file and.v
Info (12021): Found 1 design units, including 1 entities, in source file add.v
    Info (12023): Found entity 1: ADD File: C:/Users/chloe/374project/newproject/newproject/ADD.v Line: 2
Warning (12018): Entity "OR" will be ignored because it conflicts with Quartus Prime primitive name File: C:/Users/chloe/374project/newproject/newproject/OR.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file or.v
Warning (12018): Entity "NOT" will be ignored because it conflicts with Quartus Prime primitive name File: C:/Users/chloe/374project/newproject/newproject/NOT.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file not.v
Info (12021): Found 1 design units, including 1 entities, in source file neg.v
    Info (12023): Found entity 1: NEG File: C:/Users/chloe/374project/newproject/newproject/NEG.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shl.v
    Info (12023): Found entity 1: SHL File: C:/Users/chloe/374project/newproject/newproject/SHL.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shr.v
    Info (12023): Found entity 1: SHR File: C:/Users/chloe/374project/newproject/newproject/SHR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shra.v
    Info (12023): Found entity 1: SHRA File: C:/Users/chloe/374project/newproject/newproject/SHRA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tbtestalu.v
    Info (12023): Found entity 1: tbdatapath File: C:/Users/chloe/374project/newproject/newproject/tbtestalu.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file and_mod.v
    Info (12023): Found entity 1: AND_mod File: C:/Users/chloe/374project/newproject/newproject/AND_mod.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file or_mod.v
    Info (12023): Found entity 1: OR_mod File: C:/Users/chloe/374project/newproject/newproject/OR_mod.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rol.v
    Info (12023): Found entity 1: ROL File: C:/Users/chloe/374project/newproject/newproject/ROL.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ror.v
    Info (12023): Found entity 1: ROR File: C:/Users/chloe/374project/newproject/newproject/ROR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mul.v
    Info (12023): Found entity 1: MUL File: C:/Users/chloe/374project/newproject/newproject/MUL.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file not_mod.v
    Info (12023): Found entity 1: NOT_mod File: C:/Users/chloe/374project/newproject/newproject/NOT_mod.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sub.v
    Info (12023): Found entity 1: SUB File: C:/Users/chloe/374project/newproject/newproject/SUB.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file div.v
    Info (12023): Found entity 1: DIV File: C:/Users/chloe/374project/newproject/newproject/DIV.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_r0.v
    Info (12023): Found entity 1: register_R0 File: C:/Users/chloe/374project/newproject/newproject/register_R0.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file con_ff.v
    Info (12023): Found entity 1: con_ff File: C:/Users/chloe/374project/newproject/newproject/con_ff.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram_tb.v
    Info (12023): Found entity 1: RAM_tb File: C:/Users/chloe/374project/newproject/newproject/RAM_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: RAM File: C:/Users/chloe/374project/newproject/newproject/RAM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file mdmux.v
    Info (12023): Found entity 1: MDMux File: C:/Users/chloe/374project/newproject/newproject/MDMux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mar.v
    Info (12023): Found entity 1: MAR File: C:/Users/chloe/374project/newproject/newproject/MAR.v Line: 1
Warning (10229): Verilog HDL Expression warning at tbld.v(50): truncated literal to match 4 bits File: C:/Users/chloe/374project/newproject/newproject/tbld.v Line: 50
Warning (10229): Verilog HDL Expression warning at tbld.v(70): truncated literal to match 4 bits File: C:/Users/chloe/374project/newproject/newproject/tbld.v Line: 70
Info (12021): Found 1 design units, including 1 entities, in source file tbld.v
    Info (12023): Found entity 1: tbld File: C:/Users/chloe/374project/newproject/newproject/tbld.v Line: 2
Warning (10236): Verilog HDL Implicit Net warning at DataPath.v(42): created implicit net for "BusMuxInIR" File: C:/Users/chloe/374project/newproject/newproject/DataPath.v Line: 42
Warning (10236): Verilog HDL Implicit Net warning at DataPath.v(46): created implicit net for "BusMuxIn" File: C:/Users/chloe/374project/newproject/newproject/DataPath.v Line: 46
Warning (10236): Verilog HDL Implicit Net warning at DataPath.v(47): created implicit net for "MDMuxOut" File: C:/Users/chloe/374project/newproject/newproject/DataPath.v Line: 47
Warning (10236): Verilog HDL Implicit Net warning at DataPath.v(48): created implicit net for "MarIN" File: C:/Users/chloe/374project/newproject/newproject/DataPath.v Line: 48
Warning (10236): Verilog HDL Implicit Net warning at DataPath.v(48): created implicit net for "address" File: C:/Users/chloe/374project/newproject/newproject/DataPath.v Line: 48
Warning (10236): Verilog HDL Implicit Net warning at DataPath.v(53): created implicit net for "q" File: C:/Users/chloe/374project/newproject/newproject/DataPath.v Line: 53
Info (12127): Elaborating entity "RAM" for the top level hierarchy
Info (12128): Elaborating entity "altsyncram" for hierarchy "altsyncram:altsyncram_component" File: C:/Users/chloe/374project/newproject/newproject/RAM.v Line: 85
Info (12130): Elaborated megafunction instantiation "altsyncram:altsyncram_component" File: C:/Users/chloe/374project/newproject/newproject/RAM.v Line: 85
Info (12133): Instantiated megafunction "altsyncram:altsyncram_component" with the following parameter: File: C:/Users/chloe/374project/newproject/newproject/RAM.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fml1.tdf
    Info (12023): Found entity 1: altsyncram_fml1 File: C:/Users/chloe/374project/newproject/newproject/db/altsyncram_fml1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_fml1" for hierarchy "altsyncram:altsyncram_component|altsyncram_fml1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (144001): Generated suppressed messages file C:/Users/chloe/374project/newproject/newproject/output_files/cpu2.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 4786 megabytes
    Info: Processing ended: Mon Mar 18 13:13:36 2024
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:12


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/chloe/374project/newproject/newproject/output_files/cpu2.map.smsg.


