/* SPDX-License-Identifier: GPL-2.0 */
/* Marvell RVU AF driver - ML extension block
 *
 * Copyright (C) 2024 Marvell.
 *
 */

#ifndef __RVU_EB_ML_H__
#define __RVU_EB_ML_H__

/* ML PF device ID */
#define PCI_DEVID_CN20K_ML_PF 0xA0E6

/* Maximum number of ML blocks */
#define MAX_ML_BLOCKS 1

/* Maximum number of partitions */
#define ML_MAX_PARTITIONS 4

#endif /* __RVU_EB_ML_H__ */
