
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -15.64

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.17

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.17

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: u0.u2.d[5]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][13]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ u0.u2.d[5]$_DFF_P_/CK (DFF_X1)
     1    2.32    0.01    0.06    0.06 ^ u0.u2.d[5]$_DFF_P_/QN (DFF_X1)
                                         _00422_ (net)
                  0.01    0.00    0.06 ^ _15909_/A (XNOR2_X1)
     2    4.01    0.01    0.02    0.08 v _15909_/ZN (XNOR2_X1)
                                         _06748_ (net)
                  0.01    0.00    0.08 v _16009_/B1 (AOI21_X1)
     1    1.31    0.01    0.02    0.11 ^ _16009_/ZN (AOI21_X1)
                                         _00325_ (net)
                  0.01    0.00    0.11 ^ u0.w[1][13]$_DFF_P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ u0.w[1][13]$_DFF_P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: ld_r$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa21_sr[2]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ ld_r$_DFF_P_/CK (DFF_X1)
     1    3.85    0.01    0.09    0.09 ^ ld_r$_DFF_P_/Q (DFF_X1)
                                         ld_r (net)
                  0.01    0.00    0.09 ^ _18258_/A (BUF_X4)
     5   25.42    0.02    0.03    0.12 ^ _18258_/Z (BUF_X4)
                                         _08970_ (net)
                  0.02    0.00    0.12 ^ _18280_/A (BUF_X4)
    10   38.36    0.02    0.04    0.17 ^ _18280_/Z (BUF_X4)
                                         _08992_ (net)
                  0.02    0.00    0.17 ^ _18304_/A (BUF_X4)
    10   38.51    0.02    0.04    0.21 ^ _18304_/Z (BUF_X4)
                                         _09015_ (net)
                  0.02    0.01    0.22 ^ _18395_/A (BUF_X8)
    10   35.03    0.01    0.03    0.25 ^ _18395_/Z (BUF_X8)
                                         _09102_ (net)
                  0.01    0.00    0.25 ^ _18396_/A (BUF_X2)
    10   34.82    0.04    0.06    0.31 ^ _18396_/Z (BUF_X2)
                                         _09103_ (net)
                  0.04    0.00    0.31 ^ _18428_/A (BUF_X2)
    10   34.87    0.04    0.06    0.38 ^ _18428_/Z (BUF_X2)
                                         _09135_ (net)
                  0.04    0.01    0.38 ^ _25924_/A2 (NAND3_X1)
     1    1.59    0.02    0.03    0.41 v _25924_/ZN (NAND3_X1)
                                         _02933_ (net)
                  0.02    0.00    0.41 v _25926_/A (OAI21_X1)
     1    3.49    0.03    0.03    0.44 ^ _25926_/ZN (OAI21_X1)
                                         _02935_ (net)
                  0.03    0.00    0.44 ^ _25927_/A2 (NOR2_X2)
     4   10.77    0.01    0.02    0.46 v _25927_/ZN (NOR2_X2)
                                         _02936_ (net)
                  0.01    0.00    0.46 v _25928_/A (INV_X1)
     3    5.53    0.01    0.02    0.48 ^ _25928_/ZN (INV_X1)
                                         _02937_ (net)
                  0.01    0.00    0.48 ^ _25929_/A (BUF_X2)
    10   25.88    0.03    0.05    0.53 ^ _25929_/Z (BUF_X2)
                                         _02938_ (net)
                  0.03    0.00    0.53 ^ _25930_/A (BUF_X8)
    17   50.72    0.02    0.04    0.57 ^ _25930_/Z (BUF_X8)
                                         _15164_ (net)
                  0.02    0.00    0.57 ^ _29757_/B (HA_X1)
    10   22.66    0.05    0.08    0.66 ^ _29757_/CO (HA_X1)
                                         _15165_ (net)
                  0.05    0.00    0.66 ^ _26094_/A (INV_X1)
     6   12.51    0.02    0.04    0.69 v _26094_/ZN (INV_X1)
                                         _03098_ (net)
                  0.02    0.00    0.69 v _26095_/A (AOI21_X2)
     6   14.14    0.05    0.07    0.76 ^ _26095_/ZN (AOI21_X2)
                                         _03099_ (net)
                  0.05    0.00    0.76 ^ _26302_/A1 (NOR2_X1)
     1    1.00    0.02    0.01    0.77 v _26302_/ZN (NOR2_X1)
                                         _03303_ (net)
                  0.02    0.00    0.77 v _26304_/A (MUX2_X1)
     1    2.08    0.01    0.06    0.84 v _26304_/Z (MUX2_X1)
                                         _03305_ (net)
                  0.01    0.00    0.84 v _26305_/C1 (AOI221_X1)
     1    1.19    0.04    0.04    0.88 ^ _26305_/ZN (AOI221_X1)
                                         _03306_ (net)
                  0.04    0.00    0.88 ^ _26306_/A3 (OR3_X1)
     1    2.90    0.01    0.04    0.92 ^ _26306_/ZN (OR3_X1)
                                         _03307_ (net)
                  0.01    0.00    0.92 ^ _26322_/B1 (AOI22_X1)
     1    3.78    0.02    0.02    0.94 v _26322_/ZN (AOI22_X1)
                                         _00122_ (net)
                  0.02    0.00    0.94 v sa21_sr[2]$_DFF_P_/D (DFF_X1)
                                  0.94   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ sa21_sr[2]$_DFF_P_/CK (DFF_X1)
                         -0.04    0.78   library setup time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -0.94   data arrival time
-----------------------------------------------------------------------------
                                 -0.17   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: ld_r$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa21_sr[2]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ ld_r$_DFF_P_/CK (DFF_X1)
     1    3.85    0.01    0.09    0.09 ^ ld_r$_DFF_P_/Q (DFF_X1)
                                         ld_r (net)
                  0.01    0.00    0.09 ^ _18258_/A (BUF_X4)
     5   25.42    0.02    0.03    0.12 ^ _18258_/Z (BUF_X4)
                                         _08970_ (net)
                  0.02    0.00    0.12 ^ _18280_/A (BUF_X4)
    10   38.36    0.02    0.04    0.17 ^ _18280_/Z (BUF_X4)
                                         _08992_ (net)
                  0.02    0.00    0.17 ^ _18304_/A (BUF_X4)
    10   38.51    0.02    0.04    0.21 ^ _18304_/Z (BUF_X4)
                                         _09015_ (net)
                  0.02    0.01    0.22 ^ _18395_/A (BUF_X8)
    10   35.03    0.01    0.03    0.25 ^ _18395_/Z (BUF_X8)
                                         _09102_ (net)
                  0.01    0.00    0.25 ^ _18396_/A (BUF_X2)
    10   34.82    0.04    0.06    0.31 ^ _18396_/Z (BUF_X2)
                                         _09103_ (net)
                  0.04    0.00    0.31 ^ _18428_/A (BUF_X2)
    10   34.87    0.04    0.06    0.38 ^ _18428_/Z (BUF_X2)
                                         _09135_ (net)
                  0.04    0.01    0.38 ^ _25924_/A2 (NAND3_X1)
     1    1.59    0.02    0.03    0.41 v _25924_/ZN (NAND3_X1)
                                         _02933_ (net)
                  0.02    0.00    0.41 v _25926_/A (OAI21_X1)
     1    3.49    0.03    0.03    0.44 ^ _25926_/ZN (OAI21_X1)
                                         _02935_ (net)
                  0.03    0.00    0.44 ^ _25927_/A2 (NOR2_X2)
     4   10.77    0.01    0.02    0.46 v _25927_/ZN (NOR2_X2)
                                         _02936_ (net)
                  0.01    0.00    0.46 v _25928_/A (INV_X1)
     3    5.53    0.01    0.02    0.48 ^ _25928_/ZN (INV_X1)
                                         _02937_ (net)
                  0.01    0.00    0.48 ^ _25929_/A (BUF_X2)
    10   25.88    0.03    0.05    0.53 ^ _25929_/Z (BUF_X2)
                                         _02938_ (net)
                  0.03    0.00    0.53 ^ _25930_/A (BUF_X8)
    17   50.72    0.02    0.04    0.57 ^ _25930_/Z (BUF_X8)
                                         _15164_ (net)
                  0.02    0.00    0.57 ^ _29757_/B (HA_X1)
    10   22.66    0.05    0.08    0.66 ^ _29757_/CO (HA_X1)
                                         _15165_ (net)
                  0.05    0.00    0.66 ^ _26094_/A (INV_X1)
     6   12.51    0.02    0.04    0.69 v _26094_/ZN (INV_X1)
                                         _03098_ (net)
                  0.02    0.00    0.69 v _26095_/A (AOI21_X2)
     6   14.14    0.05    0.07    0.76 ^ _26095_/ZN (AOI21_X2)
                                         _03099_ (net)
                  0.05    0.00    0.76 ^ _26302_/A1 (NOR2_X1)
     1    1.00    0.02    0.01    0.77 v _26302_/ZN (NOR2_X1)
                                         _03303_ (net)
                  0.02    0.00    0.77 v _26304_/A (MUX2_X1)
     1    2.08    0.01    0.06    0.84 v _26304_/Z (MUX2_X1)
                                         _03305_ (net)
                  0.01    0.00    0.84 v _26305_/C1 (AOI221_X1)
     1    1.19    0.04    0.04    0.88 ^ _26305_/ZN (AOI221_X1)
                                         _03306_ (net)
                  0.04    0.00    0.88 ^ _26306_/A3 (OR3_X1)
     1    2.90    0.01    0.04    0.92 ^ _26306_/ZN (OR3_X1)
                                         _03307_ (net)
                  0.01    0.00    0.92 ^ _26322_/B1 (AOI22_X1)
     1    3.78    0.02    0.02    0.94 v _26322_/ZN (AOI22_X1)
                                         _00122_ (net)
                  0.02    0.00    0.94 v sa21_sr[2]$_DFF_P_/D (DFF_X1)
                                  0.94   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ sa21_sr[2]$_DFF_P_/CK (DFF_X1)
                         -0.04    0.78   library setup time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -0.94   data arrival time
-----------------------------------------------------------------------------
                                 -0.17   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_21903_/ZN                             16.02   17.61   -1.58 (VIOLATED)
_17290_/ZN                             10.47   11.24   -0.77 (VIOLATED)
_28807_/ZN                             16.02   16.04   -0.01 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.06519125401973724

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3284

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-1.5845953226089478

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0989

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 3

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 160

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: ld_r$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa21_sr[2]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ ld_r$_DFF_P_/CK (DFF_X1)
   0.09    0.09 ^ ld_r$_DFF_P_/Q (DFF_X1)
   0.03    0.12 ^ _18258_/Z (BUF_X4)
   0.05    0.17 ^ _18280_/Z (BUF_X4)
   0.05    0.21 ^ _18304_/Z (BUF_X4)
   0.04    0.25 ^ _18395_/Z (BUF_X8)
   0.06    0.31 ^ _18396_/Z (BUF_X2)
   0.07    0.38 ^ _18428_/Z (BUF_X2)
   0.03    0.41 v _25924_/ZN (NAND3_X1)
   0.03    0.44 ^ _25926_/ZN (OAI21_X1)
   0.02    0.46 v _25927_/ZN (NOR2_X2)
   0.03    0.48 ^ _25928_/ZN (INV_X1)
   0.05    0.53 ^ _25929_/Z (BUF_X2)
   0.04    0.57 ^ _25930_/Z (BUF_X8)
   0.09    0.66 ^ _29757_/CO (HA_X1)
   0.04    0.69 v _26094_/ZN (INV_X1)
   0.07    0.76 ^ _26095_/ZN (AOI21_X2)
   0.01    0.77 v _26302_/ZN (NOR2_X1)
   0.06    0.84 v _26304_/Z (MUX2_X1)
   0.04    0.88 ^ _26305_/ZN (AOI221_X1)
   0.04    0.92 ^ _26306_/ZN (OR3_X1)
   0.02    0.94 v _26322_/ZN (AOI22_X1)
   0.00    0.94 v sa21_sr[2]$_DFF_P_/D (DFF_X1)
           0.94   data arrival time

   0.82    0.82   clock clk (rise edge)
   0.00    0.82   clock network delay (ideal)
   0.00    0.82   clock reconvergence pessimism
           0.82 ^ sa21_sr[2]$_DFF_P_/CK (DFF_X1)
  -0.04    0.78   library setup time
           0.78   data required time
---------------------------------------------------------
           0.78   data required time
          -0.94   data arrival time
---------------------------------------------------------
          -0.17   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: u0.u2.d[5]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][13]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ u0.u2.d[5]$_DFF_P_/CK (DFF_X1)
   0.06    0.06 ^ u0.u2.d[5]$_DFF_P_/QN (DFF_X1)
   0.02    0.08 v _15909_/ZN (XNOR2_X1)
   0.02    0.11 ^ _16009_/ZN (AOI21_X1)
   0.00    0.11 ^ u0.w[1][13]$_DFF_P_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ u0.w[1][13]$_DFF_P_/CK (DFF_X1)
   0.01    0.01   library hold time
           0.01   data required time
---------------------------------------------------------
           0.01   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.9437

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.1670

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-17.696302

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.23e-03   1.03e-03   4.44e-05   1.03e-02   2.9%
Combinational          1.67e-01   1.76e-01   5.07e-04   3.43e-01  97.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.76e-01   1.77e-01   5.51e-04   3.53e-01 100.0%
                          49.8%      50.0%       0.2%
