Background : when familiarizing with VectorBlox RISC-V implementation 'orca' I had to add RAM and ROM to the processor core

