$date
	Thu Jan  2 01:08:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x%
x$
x#
x"
x!
$end
#2
0"
0!
0%
0$
0#
#4
1!
1%
#6
0%
1$
#8
1"
0!
1%
#10
0"
1!
0%
0$
1#
#12
1"
0!
1%
#14
0%
1$
#16
1!
1%
#18
