[{"DBLP title": "The improbable but highly appropriate marriage of 3D stacking and neuromorphic accelerators.", "DBLP authors": ["Bilel Belhadj", "Alexandre Valentian", "Pascal Vivet", "Marc Duranton", "Liqiang He", "Olivier Temam"], "year": 2014, "doi": "https://doi.org/10.1145/2656106.2656130", "OA papers": [{"PaperId": "https://openalex.org/W1973691191", "PaperTitle": "The improbable but highly appropriate marriage of 3D stacking and neuromorphic accelerators", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"CEA Grenoble": 4.0, "\u00c9cole Polytechnique": 1.0, "French Institute for Research in Computer Science and Automation": 1.0}, "Authors": ["B. Belhadj", "Alexandre Valentian", "Pascal Vivet", "Marc Duranton", "Liqiang He", "Olivier Temam"]}]}, {"DBLP title": "Heuristics for greedy transport triggered architecture interconnect exploration.", "DBLP authors": ["Timo Viitanen", "Heikki Kultala", "Pekka J\u00e4\u00e4skel\u00e4inen", "Jarmo Takala"], "year": 2014, "doi": "https://doi.org/10.1145/2656106.2656123", "OA papers": [{"PaperId": "https://openalex.org/W2008994454", "PaperTitle": "Heuristics for greedy transport triggered architecture interconnect exploration", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Tampere University of Applied Sciences": 4.0}, "Authors": ["Timo Viitanen", "Heikki Kultala", "Pekka J\u00e4\u00e4skel\u00e4inen", "Jarmo Takala"]}]}, {"DBLP title": "Energy-efficient VFI-partitioned multicore design using wireless NoC architectures.", "DBLP authors": ["Ryan Gary Kim", "Guangshuo Liu", "Paul Wettin", "Radu Marculescu", "Diana Marculescu", "Partha Pratim Pande"], "year": 2014, "doi": "https://doi.org/10.1145/2656106.2656120", "OA papers": [{"PaperId": "https://openalex.org/W2011462014", "PaperTitle": "Energy-efficient VFI-partitioned multicore design using wireless NoC architectures", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Washington State University": 3.0, "Carnegie Mellon University": 3.0}, "Authors": ["Ryan Gary Kim", "Guangshuo Liu", "Paul Wettin", "Radu Marculescu", "Diana Marculescu", "Partha Pratim Pande"]}]}, {"DBLP title": "Retargetable automatic generation of compound instructions for CGRA based reconfigurable processor applications.", "DBLP authors": ["Narasinga Rao Miniskar", "Soma Kohli", "Haewoo Park", "Donghoon Yoo"], "year": 2014, "doi": "https://doi.org/10.1145/2656106.2656125", "OA papers": [{"PaperId": "https://openalex.org/W2067153513", "PaperTitle": "Retargetable automatic generation of compound instructions for CGRA based reconfigurable processor applications", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Samsung (India)": 2.0, "Samsung (South Korea)": 2.0}, "Authors": ["Narasinga Rao Miniskar", "Soma Kohli", "Haewoo Park", "Dong-hoon Yoo"]}]}, {"DBLP title": "COREFAB: Concurrent reconfigurable fabric utilization in heterogeneous multi-core systems.", "DBLP authors": ["Artjom Grudnitsky", "Lars Bauer", "J\u00f6rg Henkel"], "year": 2014, "doi": "https://doi.org/10.1145/2656106.2656119", "OA papers": [{"PaperId": "https://openalex.org/W2132930150", "PaperTitle": "COREFAB", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Karlsruhe Institute of Technology": 3.0}, "Authors": ["Artjom Grudnitsky", "Lars Bauer", "Jorg Henkel"]}]}, {"DBLP title": "Automatic custom instruction identification in memory streaming algorithms.", "DBLP authors": ["Martin Haa\u00df", "Lars Bauer", "J\u00f6rg Henkel"], "year": 2014, "doi": "https://doi.org/10.1145/2656106.2656114", "OA papers": [{"PaperId": "https://openalex.org/W2024758638", "PaperTitle": "Automatic custom instruction identification in memory streaming algorithms", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Karlsruhe Institute of Technology": 3.0}, "Authors": ["Martin Haab", "Lars Bauer", "Jorg Henkel"]}]}, {"DBLP title": "Auto-parallelization of data structure operations for GPUs.", "DBLP authors": ["Rupesh Nasre"], "year": 2014, "doi": "https://doi.org/10.1145/2656106.2656115", "OA papers": [{"PaperId": "https://openalex.org/W2170013418", "PaperTitle": "Auto-parallelization of data structure operations for GPUs", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Institute of Technology Madras": 1.0}, "Authors": ["Rupesh Nasre"]}]}, {"DBLP title": "A compilation flow for parametric dataflow: Programming model, scheduling, and application to heterogeneous MPSoC.", "DBLP authors": ["Micka\u00ebl Dardaillon", "Kevin Marquet", "Tanguy Risset", "J\u00e9r\u00f4me Martin", "Henri-Pierre Charles"], "year": 2014, "doi": "https://doi.org/10.1145/2656106.2656110", "OA papers": [{"PaperId": "https://openalex.org/W2045162869", "PaperTitle": "A compilation flow for parametric dataflow", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Lyon System": 3.0, "Grenoble Alpes University": 2.0}, "Authors": ["Micka\u00ebl Dardaillon", "Kevin Marquet", "Tanguy Risset", "J\u00e9r\u00f4me Martin", "Henri-Pierre Charles"]}]}, {"DBLP title": "A compiler framework for automatically mapping data parallel programs to heterogeneous MPSoCs.", "DBLP authors": ["Kiran Chandramohan", "Michael F. P. O'Boyle"], "year": 2014, "doi": "https://doi.org/10.1145/2656106.2656107", "OA papers": [{"PaperId": "https://openalex.org/W2033050766", "PaperTitle": "A compiler framework for automatically mapping data parallel programs to heterogeneous MPSoCs", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Edinburgh": 2.0}, "Authors": ["Kiran Chandramohan", "Michael O'Boyle"]}]}, {"DBLP title": "Team up: Cooperative memory management in embedded systems.", "DBLP authors": ["Isabella Stilkerich", "Philip Taffner", "Christoph Erhardt", "Christian Dietrich", "Christian Wawersich", "Michael Stilkerich"], "year": 2014, "doi": "https://doi.org/10.1145/2656106.2656129", "OA papers": [{"PaperId": "https://openalex.org/W2124565726", "PaperTitle": "Team up", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Erlangen-Nuremberg": 6.0}, "Authors": ["Isabella Stilkerich", "Philip Taffner", "Christoph Erhardt", "Christian Dietrich", "Christian Wawersich", "Michael Stilkerich"]}]}, {"DBLP title": "A low-cost memory interface for high-throughput accelerators.", "DBLP authors": ["Jing Huang", "Yuanjie Huang", "Olivier Temam", "Paolo Ienne", "Yunji Chen", "Chengyong Wu"], "year": 2014, "doi": "https://doi.org/10.1145/2656106.2656109", "OA papers": [{"PaperId": "https://openalex.org/W2055626455", "PaperTitle": "A low-cost memory interface for high-throughput accelerators", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Chinese Academy of Sciences": 1.0, "Institute of Computing Technology": 1.5, "Chinese Academy of Sciences": 1.5, "Inria Saclay - \u00cele-de-France Research Centre": 0.5, "French Institute for Research in Computer Science and Automation": 0.5, "EPFL (Switzerland)": 1.0}, "Authors": ["Jing Huang", "Yuanjie Huang", "Olivier Temam", "Paolo Ienne", "Yunji Chen", "Chengyong Wu"]}]}, {"DBLP title": "EnVM: Virtual memory design for new memory architectures.", "DBLP authors": ["Pooja Roy", "Manmohan Manoharan", "Weng-Fai Wong"], "year": 2014, "doi": "https://doi.org/10.1145/2656106.2656121", "OA papers": [{"PaperId": "https://openalex.org/W2129107917", "PaperTitle": "EnVM", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National University of Singapore": 3.0}, "Authors": ["Pooja Roy", "Manmohan Manoharan", "Weng-Fai Wong"]}]}, {"DBLP title": "A system-level simulation framework for evaluating task migration in MPSoCs.", "DBLP authors": ["Wei Quan", "Andy D. Pimentel"], "year": 2014, "doi": "https://doi.org/10.1145/2656106.2656111", "OA papers": [{"PaperId": "https://openalex.org/W2167414968", "PaperTitle": "A system-level simulation framework for evaluating task migration in MPSoCs", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"National University of Defense Technology": 0.5, "University of Amsterdam": 1.5}, "Authors": ["Wei Quan", "Andy D. Pimentel"]}]}, {"DBLP title": "Context-sensitive timing simulation of binary embedded software.", "DBLP authors": ["Sebastian Ottlik", "Stefan Stattelmann", "Alexander Viehl", "Wolfgang Rosenstiel", "Oliver Bringmann"], "year": 2014, "doi": "https://doi.org/10.1145/2656106.2656117", "OA papers": [{"PaperId": "https://openalex.org/W1967909001", "PaperTitle": "Context-sensitive timing simulation of binary embedded software", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Research Center for Information Technology": 3.0, "Software (Germany)": 1.0, "University of T\u00fcbingen": 1.0}, "Authors": ["Sebastian Ottlik", "Stefan Stattelmann", "Alexander Viehl", "Wolfgang Rosenstiel", "Oliver Bringmann"]}]}, {"DBLP title": "Automated ISA branch coverage analysis and test case generation for retargetable instruction set simulators.", "DBLP authors": ["Harry Wagstaff", "Tom Spink", "Bj\u00f6rn Franke"], "year": 2014, "doi": "https://doi.org/10.1145/2656106.2656113", "OA papers": [{"PaperId": "https://openalex.org/W2043922265", "PaperTitle": "Automated ISA branch coverage analysis and test case generation for retargetable instruction set simulators", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Edinburgh": 3.0}, "Authors": ["Harry Wagstaff", "Tom Spink", "Bj\u00f6rn Franke"]}]}, {"DBLP title": "Control-layer optimization for flow-based mVLSI microfluidic biochips.", "DBLP authors": ["Kai Hu", "Trung Anh Dinh", "Tsung-Yi Ho", "Krishnendu Chakrabarty"], "year": 2014, "doi": "https://doi.org/10.1145/2656106.2656118", "OA papers": [{"PaperId": "https://openalex.org/W1998450740", "PaperTitle": "Control-layer optimization for flow-based mVLSI microfluidic biochips", "Year": 2014, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Duke University": 2.0, "Ritsumeikan University": 1.0, "National Yang Ming Chiao Tung University": 1.0}, "Authors": ["Kai Hu", "Trung Hoa Dinh", "Tsung-Yi Ho", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Splitting functions into single-entry regions.", "DBLP authors": ["Stefan Hepp", "Florian Brandner"], "year": 2014, "doi": "https://doi.org/10.1145/2656106.2656128", "OA papers": [{"PaperId": "https://openalex.org/W2043284801", "PaperTitle": "Splitting functions into single-entry regions", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Institute of Computer Languages Vienna University of Technology": 1.0, "\u00c9cole Nationale Sup\u00e9rieure de Techniques Avanc\u00e9es": 1.0}, "Authors": ["Stefan Hepp", "Florian Brandner"]}]}, {"DBLP title": "Construction of GCCFG for inter-procedural optimizations in Software Managed Manycore (SMM) architectures.", "DBLP authors": ["Bryce Holton", "Ke Bai", "Aviral Shrivastava", "Harini Ramaprasad"], "year": 2014, "doi": "https://doi.org/10.1145/2656106.2656122", "OA papers": [{"PaperId": "https://openalex.org/W1975573509", "PaperTitle": "Construction of GCCFG for inter-procedural optimizations in software managed manycore (SMM) architectures", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Arizona State University": 3.0, "Southern Illinois University Carbondale": 1.0}, "Authors": ["Bryce Holton", "Ke Bai", "Aviral Shrivastava", "Harini Ramaprasad"]}]}, {"DBLP title": "CAPED: Context-aware personalized display brightness for mobile devices.", "DBLP authors": ["Matthew Schuchhardt", "Susmit Jha", "Raid Ayoub", "Michael Kishinevsky", "Gokhan Memik"], "year": 2014, "doi": "https://doi.org/10.1145/2656106.2656116", "OA papers": [{"PaperId": "https://openalex.org/W2078023771", "PaperTitle": "CAPED", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Northwestern University": 2.0, "INTEL Corporation#TAB#": 3.0}, "Authors": ["Matthew Schuchhardt", "Susmit Jha", "Raid Ayoub", "Michael Kishinevsky", "Gokhan Memik"]}]}, {"DBLP title": "A high-level model of embedded flash energy consumption.", "DBLP authors": ["James Pallister", "Kerstin Eder", "Simon J. Hollis", "Jeremy Bennett"], "year": 2014, "doi": "https://doi.org/10.1145/2656106.2656108", "OA papers": [{"PaperId": "https://openalex.org/W2095510547", "PaperTitle": "A high-level model of embedded flash energy consumption", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Bristol": 3.0, "Embecosm": 1.0}, "Authors": ["James Pallister", "Kerstin Eder", "Simon J. Hollis", "Jeremy M. Bennett"]}]}, {"DBLP title": "Reducing cache leakage energy for hybrid SPM-cache architectures.", "DBLP authors": ["Hao Wen", "Wei Zhang"], "year": 2014, "doi": "https://doi.org/10.1145/2656106.2656124", "OA papers": [{"PaperId": "https://openalex.org/W1985020385", "PaperTitle": "Reducing cache leakage energy for hybrid SPM-cache architectures", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Virginia Commonwealth University": 2.0}, "Authors": ["Hao Wen", "Wei Zhang"]}]}, {"DBLP title": "AdaPNet: Adapting process networks in response to resource variations.", "DBLP authors": ["Lars Schor", "Iuliana Bacivarov", "Hoeseok Yang", "Lothar Thiele"], "year": 2014, "doi": "https://doi.org/10.1145/2656106.2656112", "OA papers": [{"PaperId": "https://openalex.org/W2069848270", "PaperTitle": "AdaPNet", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"ETH Zurich": 3.0, "Ajou University": 1.0}, "Authors": ["Lars Schor", "Iuliana Bacivarov", "Hoeseok Yang", "Lothar Thiele"]}]}, {"DBLP title": "SDCTune: A model for predicting the SDC proneness of an application for configurable protection.", "DBLP authors": ["Qining Lu", "Karthik Pattabiraman", "Meeta Sharma Gupta", "Jude A. Rivers"], "year": 2014, "doi": "https://doi.org/10.1145/2656106.2656127", "OA papers": [{"PaperId": "https://openalex.org/W2152365194", "PaperTitle": "SDCTune", "Year": 2014, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"Department of Electrical and Computer Engineering, UBC": 2.0, "Reliability- and Power-Aware Microarchitectures, IBM T.J. Watson Research Center": 2.0}, "Authors": ["Qining Lu", "Karthik Pattabiraman", "Meeta S. Gupta", "Jude A. Rivers"]}]}, {"DBLP title": "Fault resilient physical neural networks on a single chip.", "DBLP authors": ["Weidong Shi", "Yuanfeng Wen", "Ziyi Liu", "Xi Zhao", "Dainis Boumber", "Ricardo Vilalta", "Lei Xu"], "year": 2014, "doi": "https://doi.org/10.1145/2656106.2656126", "OA papers": [{"PaperId": "https://openalex.org/W2101889061", "PaperTitle": "Fault resilient physical neural networks on a single chip", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Houston": 7.0}, "Authors": ["Weidong Shi", "Yuanfeng Wen", "Ziyi Liu", "Xi Zhao", "Dainis Boumber", "Ricardo Vilalta", "Lei Xu"]}]}]