{
  "design": {
    "design_info": {
      "boundary_crc": "0xDEEF5FE78B58183E",
      "device": "xcku15p-ffva1760-2-e",
      "name": "apex_blk",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.1",
      "validated": "true"
    },
    "design_tree": {
      "axi_interconnect_0": {
        "xbar": "",
        "s00_couplers": {
          "auto_us": ""
        },
        "m00_couplers": {
          "auto_ds": ""
        },
        "m01_couplers": {
          "auto_cc": ""
        },
        "m02_couplers": {
          "auto_ds": ""
        }
      },
      "axi_chip2chip_0": "",
      "vio_0": "",
      "rst_clk_wiz_100M": "",
      "bram0": {
        "axi_bram_ctrl_0": "",
        "axi_bram_ctrl_0_bram": "",
        "bram_delay_0": ""
      },
      "bram2": {
        "axi_bram_ctrl_1": "",
        "bram_delay_1": "",
        "axi_bram_ctrl_0_bram1": ""
      },
      "drp1": {
        "axi_bram_drp_1": "",
        "xlslice_0": ""
      },
      "clk_wiz": "",
      "system_ila_0": "",
      "ila_0": "",
      "xlconstant_0": "",
      "c2c_gth_example_bit_0": ""
    },
    "ports": {
      "drp_clk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "apex_blk_clk_wiz_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "50000000",
            "value_src": "ip_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "drp_do": {
        "direction": "I",
        "left": "63",
        "right": "0"
      },
      "drp_di": {
        "direction": "O",
        "left": "63",
        "right": "0"
      },
      "drp_en": {
        "direction": "O"
      },
      "drp_we": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "drp_rdy": {
        "direction": "I"
      },
      "drp_addr": {
        "direction": "O",
        "left": "13",
        "right": "0"
      },
      "c2c_rx_valid": {
        "direction": "I"
      },
      "c2c_rx_data": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "c2c_tx_ready": {
        "direction": "I"
      },
      "c2c_tx_tvalid": {
        "direction": "O"
      },
      "c2c_tx_tdata": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "c2c_mmcm_unlocked": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "c2c_channel_up": {
        "direction": "I"
      },
      "c2c_phy_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "apex_blk_axi_c2c_phy_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "93750000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0"
          }
        }
      },
      "c2c_init_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "apex_blk_clk_in1_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "c2c_pma_init": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH",
            "value_src": "const_prop"
          }
        }
      }
    },
    "components": {
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "apex_blk_axi_interconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "3"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "apex_blk_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "3"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "addressing": {
              "interface_ports": {
                "S00_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M00_AXI",
                    "M01_AXI",
                    "M02_AXI"
                  ]
                }
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_us": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "apex_blk_auto_us_0",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_auto_us": {
                "interface_ports": [
                  "S_AXI",
                  "auto_us/S_AXI"
                ]
              },
              "auto_us_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_us/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_us/s_axi_aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "apex_blk_auto_ds_0",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                },
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "m00_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "apex_blk_auto_cc_0",
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m01_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "apex_blk_auto_ds_1",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                },
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "m02_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_ds_to_m02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          }
        }
      },
      "axi_chip2chip_0": {
        "vlnv": "xilinx.com:ip:axi_chip2chip:5.0",
        "xci_name": "apex_blk_axi_chip2chip_0_0",
        "parameters": {
          "C_ECC_ENABLE": {
            "value": "false"
          },
          "C_EN_AXI_LINK_HNDLR": {
            "value": "true"
          },
          "C_INTERFACE_MODE": {
            "value": "1"
          },
          "C_INTERFACE_TYPE": {
            "value": "3"
          },
          "C_MASTER_FPGA": {
            "value": "0"
          },
          "C_M_AXI_WUSER_WIDTH": {
            "value": "0"
          }
        },
        "addressing": {
          "address_spaces": {
            "MAXI": {
              "range": "4G",
              "width": "32"
            }
          },
          "interface_ports": {
            "m_axi": {
              "mode": "Master",
              "address_space_ref": "MAXI",
              "base_address": {
                "minimum": "0x00000000",
                "maximum": "0xFFFFFFFF"
              }
            }
          }
        }
      },
      "vio_0": {
        "vlnv": "xilinx.com:ip:vio:3.0",
        "xci_name": "apex_blk_vio_0_0",
        "parameters": {
          "C_NUM_PROBE_IN": {
            "value": "0"
          },
          "C_NUM_PROBE_OUT": {
            "value": "5"
          },
          "C_PROBE_OUT0_WIDTH": {
            "value": "1"
          },
          "C_PROBE_OUT2_INIT_VAL": {
            "value": "0x1"
          },
          "C_PROBE_OUT3_INIT_VAL": {
            "value": "0x11"
          },
          "C_PROBE_OUT3_WIDTH": {
            "value": "7"
          },
          "C_PROBE_OUT4_INIT_VAL": {
            "value": "0x61"
          },
          "C_PROBE_OUT4_WIDTH": {
            "value": "7"
          }
        }
      },
      "rst_clk_wiz_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "apex_blk_rst_clk_wiz_100M_0"
      },
      "bram0": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "delay": {
            "direction": "I",
            "left": "6",
            "right": "0"
          }
        },
        "components": {
          "axi_bram_ctrl_0": {
            "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
            "xci_name": "apex_blk_axi_bram_ctrl_0_0",
            "parameters": {
              "READ_LATENCY": {
                "value": "20"
              },
              "SINGLE_PORT_BRAM": {
                "value": "1"
              }
            }
          },
          "axi_bram_ctrl_0_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "apex_blk_axi_bram_ctrl_0_bram_0",
            "parameters": {
              "Memory_Type": {
                "value": "Single_Port_RAM"
              },
              "Port_B_Clock": {
                "value": "0"
              },
              "Port_B_Enable_Rate": {
                "value": "0"
              },
              "Port_B_Write_Rate": {
                "value": "0"
              }
            }
          },
          "bram_delay_0": {
            "vlnv": "xilinx.com:module_ref:bram_delay:1.0",
            "xci_name": "apex_blk_bram_delay_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "bram_delay",
              "boundary_crc": "0x0"
            },
            "ports": {
              "delay": {
                "direction": "I",
                "left": "6",
                "right": "0"
              },
              "di": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "dout": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "clk": {
                "type": "clk",
                "direction": "I"
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_M00_AXI": {
            "interface_ports": [
              "S_AXI",
              "axi_bram_ctrl_0/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_bram_ctrl_0_bram_rst_a": {
            "ports": [
              "axi_bram_ctrl_0/bram_rst_a",
              "axi_bram_ctrl_0_bram/rsta"
            ]
          },
          "axi_bram_ctrl_0_bram_clk_a": {
            "ports": [
              "axi_bram_ctrl_0/bram_clk_a",
              "axi_bram_ctrl_0_bram/clka",
              "bram_delay_0/clk"
            ]
          },
          "axi_bram_ctrl_0_bram_en_a": {
            "ports": [
              "axi_bram_ctrl_0/bram_en_a",
              "axi_bram_ctrl_0_bram/ena"
            ]
          },
          "axi_bram_ctrl_0_bram_we_a": {
            "ports": [
              "axi_bram_ctrl_0/bram_we_a",
              "axi_bram_ctrl_0_bram/wea"
            ]
          },
          "axi_bram_ctrl_0_bram_addr_a": {
            "ports": [
              "axi_bram_ctrl_0/bram_addr_a",
              "axi_bram_ctrl_0_bram/addra"
            ]
          },
          "axi_bram_ctrl_0_bram_wrdata_a": {
            "ports": [
              "axi_bram_ctrl_0/bram_wrdata_a",
              "axi_bram_ctrl_0_bram/dina"
            ]
          },
          "bram_delay_0_dout": {
            "ports": [
              "bram_delay_0/dout",
              "axi_bram_ctrl_0/bram_rddata_a"
            ]
          },
          "axi_bram_ctrl_0_bram_douta": {
            "ports": [
              "axi_bram_ctrl_0_bram/douta",
              "bram_delay_0/di"
            ]
          },
          "clk_wiz_clk_out1": {
            "ports": [
              "s_axi_aclk",
              "axi_bram_ctrl_0/s_axi_aclk"
            ]
          },
          "rst_clk_wiz_100M_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn",
              "axi_bram_ctrl_0/s_axi_aresetn"
            ]
          },
          "vio_0_probe_out3": {
            "ports": [
              "delay",
              "bram_delay_0/delay"
            ]
          }
        }
      },
      "bram2": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "delay": {
            "direction": "I",
            "left": "6",
            "right": "0"
          }
        },
        "components": {
          "axi_bram_ctrl_1": {
            "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
            "xci_name": "apex_blk_axi_bram_ctrl_0_1",
            "parameters": {
              "READ_LATENCY": {
                "value": "100"
              },
              "SINGLE_PORT_BRAM": {
                "value": "1"
              }
            }
          },
          "bram_delay_1": {
            "vlnv": "xilinx.com:module_ref:bram_delay:1.0",
            "xci_name": "apex_blk_bram_delay_0_1",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "bram_delay",
              "boundary_crc": "0x0"
            },
            "ports": {
              "delay": {
                "direction": "I",
                "left": "6",
                "right": "0"
              },
              "di": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "dout": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "clk": {
                "type": "clk",
                "direction": "I"
              }
            }
          },
          "axi_bram_ctrl_0_bram1": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "apex_blk_axi_bram_ctrl_0_bram_1"
          }
        },
        "interface_nets": {
          "axi_interconnect_0_M02_AXI": {
            "interface_ports": [
              "S_AXI",
              "axi_bram_ctrl_1/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_bram_ctrl_1_bram_rst_a": {
            "ports": [
              "axi_bram_ctrl_1/bram_rst_a",
              "axi_bram_ctrl_0_bram1/rsta"
            ]
          },
          "axi_bram_ctrl_1_bram_clk_a": {
            "ports": [
              "axi_bram_ctrl_1/bram_clk_a",
              "axi_bram_ctrl_0_bram1/clka",
              "bram_delay_1/clk"
            ]
          },
          "axi_bram_ctrl_1_bram_en_a": {
            "ports": [
              "axi_bram_ctrl_1/bram_en_a",
              "axi_bram_ctrl_0_bram1/ena"
            ]
          },
          "axi_bram_ctrl_1_bram_we_a": {
            "ports": [
              "axi_bram_ctrl_1/bram_we_a",
              "axi_bram_ctrl_0_bram1/wea"
            ]
          },
          "axi_bram_ctrl_1_bram_addr_a": {
            "ports": [
              "axi_bram_ctrl_1/bram_addr_a",
              "axi_bram_ctrl_0_bram1/addra"
            ]
          },
          "axi_bram_ctrl_1_bram_wrdata_a": {
            "ports": [
              "axi_bram_ctrl_1/bram_wrdata_a",
              "axi_bram_ctrl_0_bram1/dina"
            ]
          },
          "bram_delay_1_dout": {
            "ports": [
              "bram_delay_1/dout",
              "axi_bram_ctrl_1/bram_rddata_a"
            ]
          },
          "axi_bram_ctrl_0_bram1_douta": {
            "ports": [
              "axi_bram_ctrl_0_bram1/douta",
              "bram_delay_1/di"
            ]
          },
          "clk_wiz_clk_out1": {
            "ports": [
              "s_axi_aclk",
              "axi_bram_ctrl_1/s_axi_aclk"
            ]
          },
          "rst_clk_wiz_100M_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn",
              "axi_bram_ctrl_1/s_axi_aresetn"
            ]
          },
          "vio_0_probe_out4": {
            "ports": [
              "delay",
              "bram_delay_1/delay"
            ]
          }
        }
      },
      "drp1": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "drp_clk": {
            "type": "clk",
            "direction": "I"
          },
          "probe0": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "drp_en": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "drp_we": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "drp_addr": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "drp_di": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "drp_do": {
            "direction": "I",
            "left": "63",
            "right": "0"
          }
        },
        "components": {
          "axi_bram_drp_1": {
            "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
            "xci_name": "apex_blk_axi_bram_ctrl_0_2",
            "parameters": {
              "DATA_WIDTH": {
                "value": "64"
              },
              "READ_LATENCY": {
                "value": "20"
              },
              "SINGLE_PORT_BRAM": {
                "value": "1"
              }
            }
          },
          "xlslice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "apex_blk_xlslice_0_0",
            "parameters": {
              "DIN_FROM": {
                "value": "16"
              },
              "DIN_TO": {
                "value": "3"
              },
              "DIN_WIDTH": {
                "value": "17"
              },
              "DOUT_WIDTH": {
                "value": "14"
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_M01_AXI": {
            "interface_ports": [
              "S_AXI",
              "axi_bram_drp_1/S_AXI"
            ]
          }
        },
        "nets": {
          "Net_1": {
            "ports": [
              "drp_clk",
              "axi_bram_drp_1/s_axi_aclk"
            ]
          },
          "rst_clk_wiz_100M_peripheral_aresetn": {
            "ports": [
              "probe0",
              "axi_bram_drp_1/s_axi_aresetn"
            ]
          },
          "drp_bridge_0_drp0_en": {
            "ports": [
              "axi_bram_drp_1/bram_en_a",
              "drp_en"
            ]
          },
          "drp_bridge_0_drp0_we": {
            "ports": [
              "axi_bram_drp_1/bram_we_a",
              "drp_we"
            ]
          },
          "drp_bridge_0_drp0_di": {
            "ports": [
              "axi_bram_drp_1/bram_wrdata_a",
              "drp_di"
            ]
          },
          "drp_do_1": {
            "ports": [
              "drp_do",
              "axi_bram_drp_1/bram_rddata_a"
            ]
          },
          "axi_bram_drp_1_bram_addr_a": {
            "ports": [
              "axi_bram_drp_1/bram_addr_a",
              "xlslice_0/Din"
            ]
          },
          "xlslice_0_Dout": {
            "ports": [
              "xlslice_0/Dout",
              "drp_addr"
            ]
          }
        }
      },
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "apex_blk_clk_wiz_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "40.0"
          },
          "CLKOUT1_JITTER": {
            "value": "134.506"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "154.678"
          },
          "CLKOUT2_JITTER": {
            "value": "153.164"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "154.678"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "50"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "24.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "4.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "12.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "24"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "5"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "PRIM_IN_FREQ": {
            "value": "250"
          }
        }
      },
      "system_ila_0": {
        "vlnv": "xilinx.com:ip:system_ila:1.1",
        "xci_name": "apex_blk_system_ila_0_0",
        "parameters": {
          "C_INPUT_PIPE_STAGES": {
            "value": "6"
          },
          "C_MON_TYPE": {
            "value": "MIX"
          },
          "C_NUM_MONITOR_SLOTS": {
            "value": "3"
          },
          "C_NUM_OF_PROBES": {
            "value": "10"
          }
        },
        "interface_ports": {
          "SLOT_0_AXI": {
            "mode": "Monitor",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "SLOT_1_AXI": {
            "mode": "Monitor",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "SLOT_2_AXI": {
            "mode": "Monitor",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        }
      },
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "apex_blk_ila_0_0",
        "parameters": {
          "C_ENABLE_ILA_AXI_MON": {
            "value": "false"
          },
          "C_INPUT_PIPE_STAGES": {
            "value": "6"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "15"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "apex_blk_xlconstant_0_5",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "c2c_gth_example_bit_0": {
        "vlnv": "xilinx.com:module_ref:c2c_gth_example_bit_synchronizer:1.0",
        "xci_name": "apex_blk_c2c_gth_example_bit_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "c2c_gth_example_bit_synchronizer",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk_in": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "apex_blk_clk_wiz_0_clk_out1",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "i_in": {
            "direction": "I"
          },
          "o_out": {
            "direction": "O",
            "parameters": {
              "POLARITY": {
                "value": "",
                "value_src": "weak"
              }
            }
          }
        }
      }
    },
    "interface_nets": {
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M00_AXI",
          "bram0/S_AXI",
          "system_ila_0/SLOT_1_AXI"
        ]
      },
      "axi_interconnect_0_M02_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M02_AXI",
          "bram2/S_AXI",
          "system_ila_0/SLOT_2_AXI"
        ]
      },
      "S00_AXI_1": {
        "interface_ports": [
          "axi_interconnect_0/S00_AXI",
          "axi_chip2chip_0/m_axi",
          "system_ila_0/SLOT_0_AXI"
        ]
      },
      "axi_interconnect_0_M01_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M01_AXI",
          "drp1/S_AXI"
        ]
      }
    },
    "nets": {
      "clk_wiz_clk_out1": {
        "ports": [
          "clk_wiz/clk_out1",
          "axi_interconnect_0/S00_ACLK",
          "axi_interconnect_0/M00_ACLK",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/M02_ACLK",
          "axi_chip2chip_0/m_aclk",
          "bram0/s_axi_aclk",
          "bram2/s_axi_aclk",
          "system_ila_0/clk",
          "c2c_gth_example_bit_0/clk_in"
        ]
      },
      "rst_clk_wiz_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_100M/peripheral_aresetn",
          "axi_interconnect_0/S00_ARESETN",
          "axi_interconnect_0/M00_ARESETN",
          "axi_interconnect_0/ARESETN",
          "axi_interconnect_0/M01_ARESETN",
          "axi_interconnect_0/M02_ARESETN",
          "bram0/s_axi_aresetn",
          "bram2/s_axi_aresetn",
          "drp1/probe0",
          "system_ila_0/resetn",
          "system_ila_0/probe0"
        ]
      },
      "axi_c2c_config_error_out": {
        "ports": [
          "axi_chip2chip_0/axi_c2c_config_error_out",
          "ila_0/probe11"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "axi_c2c_link_status_out": {
        "ports": [
          "axi_chip2chip_0/axi_c2c_link_status_out",
          "rst_clk_wiz_100M/ext_reset_in",
          "rst_clk_wiz_100M/aux_reset_in",
          "ila_0/probe12"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "axi_c2c_multi_bit_error_out": {
        "ports": [
          "axi_chip2chip_0/axi_c2c_multi_bit_error_out",
          "ila_0/probe13"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "drp_bridge_0_drp0_di": {
        "ports": [
          "drp1/drp_di",
          "drp_di",
          "system_ila_0/probe2"
        ]
      },
      "drp_bridge_0_drp0_en": {
        "ports": [
          "drp1/drp_en",
          "drp_en",
          "system_ila_0/probe3"
        ]
      },
      "drp_bridge_0_drp0_we": {
        "ports": [
          "drp1/drp_we",
          "drp_we",
          "system_ila_0/probe4"
        ]
      },
      "drp_bridge_0_drp0_addr": {
        "ports": [
          "drp1/drp_addr",
          "drp_addr",
          "system_ila_0/probe6"
        ]
      },
      "aurora_pma_init": {
        "ports": [
          "vio_0/probe_out1",
          "axi_chip2chip_0/aurora_pma_init_in",
          "ila_0/probe3"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "Net_1": {
        "ports": [
          "clk_wiz/clk_out2",
          "axi_chip2chip_0/aurora_init_clk",
          "axi_interconnect_0/M01_ACLK",
          "rst_clk_wiz_100M/slowest_sync_clk",
          "drp_clk",
          "drp1/drp_clk"
        ]
      },
      "drp_do_1": {
        "ports": [
          "drp_do",
          "drp1/drp_do",
          "system_ila_0/probe1"
        ]
      },
      "bram1_delay": {
        "ports": [
          "vio_0/probe_out3",
          "bram0/delay"
        ]
      },
      "bram2_delay": {
        "ports": [
          "vio_0/probe_out4",
          "bram2/delay"
        ]
      },
      "clk_wiz_locked": {
        "ports": [
          "clk_wiz/locked",
          "rst_clk_wiz_100M/dcm_locked"
        ]
      },
      "drp_rdy_1": {
        "ports": [
          "drp_rdy",
          "system_ila_0/probe5"
        ]
      },
      "axi_chip2chip_0_axi_c2c_lnk_hndlr_in_progress": {
        "ports": [
          "axi_chip2chip_0/axi_c2c_lnk_hndlr_in_progress",
          "system_ila_0/probe7"
        ]
      },
      "axi_c2c_aurora_rx_tvalid_0_1": {
        "ports": [
          "c2c_rx_valid",
          "axi_chip2chip_0/axi_c2c_aurora_rx_tvalid",
          "ila_0/probe1"
        ]
      },
      "axi_c2c_aurora_rx_tdata_0_1": {
        "ports": [
          "c2c_rx_data",
          "axi_chip2chip_0/axi_c2c_aurora_rx_tdata",
          "ila_0/probe0"
        ]
      },
      "axi_c2c_aurora_tx_tready_0_1": {
        "ports": [
          "c2c_tx_ready",
          "ila_0/probe6"
        ]
      },
      "axi_chip2chip_0_axi_c2c_aurora_tx_tvalid": {
        "ports": [
          "axi_chip2chip_0/axi_c2c_aurora_tx_tvalid",
          "c2c_tx_tvalid",
          "ila_0/probe7"
        ]
      },
      "axi_chip2chip_0_axi_c2c_aurora_tx_tdata": {
        "ports": [
          "axi_chip2chip_0/axi_c2c_aurora_tx_tdata",
          "c2c_tx_tdata",
          "ila_0/probe5"
        ]
      },
      "aurora_mmcm_not_locked_0_1": {
        "ports": [
          "c2c_mmcm_unlocked",
          "axi_chip2chip_0/aurora_mmcm_not_locked",
          "ila_0/probe4"
        ]
      },
      "axi_c2c_aurora_channel_up_0_1": {
        "ports": [
          "c2c_channel_up",
          "ila_0/probe2"
        ]
      },
      "axi_c2c_phy_clk_0_1": {
        "ports": [
          "c2c_phy_clk",
          "axi_chip2chip_0/axi_c2c_phy_clk",
          "ila_0/clk",
          "vio_0/clk"
        ]
      },
      "clk_in1_0_1": {
        "ports": [
          "c2c_init_clk",
          "clk_wiz/clk_in1"
        ]
      },
      "axi_chip2chip_0_aurora_do_cc": {
        "ports": [
          "axi_chip2chip_0/aurora_do_cc",
          "ila_0/probe8"
        ]
      },
      "axi_chip2chip_0_aurora_pma_init_out": {
        "ports": [
          "axi_chip2chip_0/aurora_pma_init_out",
          "ila_0/probe9",
          "c2c_pma_init"
        ]
      },
      "axi_chip2chip_0_aurora_reset_pb": {
        "ports": [
          "axi_chip2chip_0/aurora_reset_pb",
          "ila_0/probe10"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "clk_wiz/reset",
          "rst_clk_wiz_100M/mb_debug_sys_rst"
        ]
      },
      "channel_up": {
        "ports": [
          "vio_0/probe_out0",
          "axi_chip2chip_0/axi_c2c_aurora_channel_up",
          "ila_0/probe14",
          "axi_chip2chip_0/axi_c2c_aurora_tx_tready",
          "c2c_gth_example_bit_0/i_in"
        ]
      },
      "c2c_gth_example_bit_0_o_out": {
        "ports": [
          "c2c_gth_example_bit_0/o_out",
          "axi_chip2chip_0/m_aresetn"
        ]
      }
    },
    "addressing": {
      "/axi_chip2chip_0": {
        "address_spaces": {
          "MAXI": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/bram0/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00000000",
                "range": "64K"
              },
              "SEG_axi_bram_ctrl_1_Mem0": {
                "address_block": "/bram2/axi_bram_ctrl_1/S_AXI/Mem0",
                "offset": "0x02000000",
                "range": "64K"
              },
              "SEG_axi_bram_drp_1_Mem0": {
                "address_block": "/drp1/axi_bram_drp_1/S_AXI/Mem0",
                "offset": "0x04000000",
                "range": "128K"
              }
            }
          }
        }
      }
    }
  }
}