set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {porta_ou.vo porta_ou_v.sdo}}
	{{"Fast Model"} {porta_ou_fast.vo porta_ou_v_fast.sdo}}
}
