/*
 * File: dsogi_pll_3ph_data.c
 *
 * Code generated for Simulink model 'dsogi_pll_3ph'.
 *
 * Model version                  : 1.85
 * Simulink Coder version         : 9.9 (R2023a) 19-Nov-2022
 * C/C++ source code generated on : Sun Jun  2 13:09:45 2024
 *
 * Target selection: ert.tlc
 * Embedded hardware selection: Intel->x86-64 (Windows64)
 * Code generation objectives: Unspecified
 * Validation result: Not run
 */

#include "dsogi_pll_3ph.h"

/* Invariant block signals (default storage) */
const ConstB_dsogi_pll_3ph_T dsogi_pll_3ph_ConstB = {
  1                                    /* '<S37>/Compare' */
};

/*
 * File trailer for generated code.
 *
 * [EOF]
 */
