// Seed: 4130353071
module module_0 (
    input  tri  id_0,
    output tri0 id_1
);
  tri id_3;
  wire id_4, id_5;
  wire id_6;
  tri0 id_7;
  assign id_6 = id_3 == id_3;
  assign id_7 = 1'h0 - id_7;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    input supply0 id_2,
    output uwire id_3,
    input supply0 id_4
    , id_10, id_11,
    input wand id_5,
    input wor id_6,
    input tri id_7,
    output supply1 id_8
);
  assign id_11[1+1] = 1 ? 1 : "";
  module_0 modCall_1 (
      id_0,
      id_3
  );
  wire id_12;
endmodule
