mpram_xbar_0.v,verilog,xil_defaultlib,../../../bd/mpram/ip/mpram_xbar_0/sim/mpram_xbar_0.v,incdir="$ref_dir/../../../../project_2.srcs/sources_1/bd/mpram/ipshared/ec67/hdl"incdir="../../../../project_2.srcs/sources_1/bd/mpram/ipshared/ec67/hdl"
mpram_axi_warpper_0.vhd,vhdl,xil_defaultlib,../../../bd/mpram/ip/mpram_axi_warpper_0/sim/mpram_axi_warpper_0.vhd,incdir="$ref_dir/../../../../project_2.srcs/sources_1/bd/mpram/ipshared/ec67/hdl"incdir="../../../../project_2.srcs/sources_1/bd/mpram/ipshared/ec67/hdl"
mpram_block_ram_0.v,verilog,xil_defaultlib,../../../bd/mpram/ip/mpram_block_ram_0/sim/mpram_block_ram_0.v,incdir="$ref_dir/../../../../project_2.srcs/sources_1/bd/mpram/ipshared/ec67/hdl"incdir="../../../../project_2.srcs/sources_1/bd/mpram/ipshared/ec67/hdl"
mpram_s00_data_fifo_0.v,verilog,xil_defaultlib,../../../bd/mpram/ip/mpram_s00_data_fifo_0/sim/mpram_s00_data_fifo_0.v,incdir="$ref_dir/../../../../project_2.srcs/sources_1/bd/mpram/ipshared/ec67/hdl"incdir="../../../../project_2.srcs/sources_1/bd/mpram/ipshared/ec67/hdl"
mpram_s01_data_fifo_0.v,verilog,xil_defaultlib,../../../bd/mpram/ip/mpram_s01_data_fifo_0/sim/mpram_s01_data_fifo_0.v,incdir="$ref_dir/../../../../project_2.srcs/sources_1/bd/mpram/ipshared/ec67/hdl"incdir="../../../../project_2.srcs/sources_1/bd/mpram/ipshared/ec67/hdl"
mpram.v,verilog,xil_defaultlib,../../../bd/mpram/sim/mpram.v,incdir="$ref_dir/../../../../project_2.srcs/sources_1/bd/mpram/ipshared/ec67/hdl"incdir="../../../../project_2.srcs/sources_1/bd/mpram/ipshared/ec67/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
