#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Jan 11 14:44:02 2023
# Process ID: 85683
# Current directory: /home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.runs/synth_1/vivado.jou
# Running On: liara, OS: Linux, CPU Frequency: 3535.619 MHz, CPU Physical cores: 8, Host memory: 32551 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1700.758 ; gain = 86.992 ; free physical = 9261 ; free virtual = 19828
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/derumigny/FPGA/HLS-projects/generic-accel'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental /home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top design_1_wrapper -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 85781
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3077.199 ; gain = 240.832 ; free physical = 7750 ; free virtual = 18319
Synthesis current peak Physical Memory [PSS] (MB): peak = 2527.665; parent = 2310.203; children = 217.462
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4036.664; parent = 3083.141; children = 953.523
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.runs/synth_1/.Xil/Vivado-85683-liara/realtime/design_1_axi_smc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (0#1) [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.runs/synth_1/.Xil/Vivado-85683-liara/realtime/design_1_axi_smc_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_c_counter_binary_0_0' [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.runs/synth_1/.Xil/Vivado-85683-liara/realtime/design_1_c_counter_binary_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_c_counter_binary_0_0' (0#1) [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.runs/synth_1/.Xil/Vivado-85683-liara/realtime/design_1_c_counter_binary_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_floating_point_0_0' [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.runs/synth_1/.Xil/Vivado-85683-liara/realtime/design_1_floating_point_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_floating_point_0_0' (0#1) [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.runs/synth_1/.Xil/Vivado-85683-liara/realtime/design_1_floating_point_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_floating_point_0_1' [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.runs/synth_1/.Xil/Vivado-85683-liara/realtime/design_1_floating_point_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_floating_point_0_1' (0#1) [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.runs/synth_1/.Xil/Vivado-85683-liara/realtime/design_1_floating_point_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_generic_accel_0_1' [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.runs/synth_1/.Xil/Vivado-85683-liara/realtime/design_1_generic_accel_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_generic_accel_0_1' (0#1) [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.runs/synth_1/.Xil/Vivado-85683-liara/realtime/design_1_generic_accel_0_1_stub.v:5]
WARNING: [Synth 8-7071] port 'interrupt' of module 'design_1_generic_accel_0_1' is unconnected for instance 'generic_accel_0' [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/synth/design_1.v:294]
WARNING: [Synth 8-7071] port 'm_axi_data_AWREGION' of module 'design_1_generic_accel_0_1' is unconnected for instance 'generic_accel_0' [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/synth/design_1.v:294]
WARNING: [Synth 8-7071] port 'm_axi_data_WID' of module 'design_1_generic_accel_0_1' is unconnected for instance 'generic_accel_0' [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/synth/design_1.v:294]
WARNING: [Synth 8-7071] port 'm_axi_data_ARREGION' of module 'design_1_generic_accel_0_1' is unconnected for instance 'generic_accel_0' [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/synth/design_1.v:294]
WARNING: [Synth 8-7071] port 'cu0_res_TREADY' of module 'design_1_generic_accel_0_1' is unconnected for instance 'generic_accel_0' [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/synth/design_1.v:294]
WARNING: [Synth 8-7071] port 'cu1_res_TREADY' of module 'design_1_generic_accel_0_1' is unconnected for instance 'generic_accel_0' [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/synth/design_1.v:294]
WARNING: [Synth 8-7023] instance 'generic_accel_0' of module 'design_1_generic_accel_0_1' has 85 connections declared, but only 79 given [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/synth/design_1.v:294]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_0' [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/synth/design_1.v:601]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_QJIMLI' [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/synth/design_1.v:1245]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_QJIMLI' (0#1) [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/synth/design_1.v:1245]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/synth/design_1.v:1377]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.runs/synth_1/.Xil/Vivado-85683-liara/realtime/design_1_auto_ds_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_0' (0#1) [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.runs/synth_1/.Xil/Vivado-85683-liara/realtime/design_1_auto_ds_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.runs/synth_1/.Xil/Vivado-85683-liara/realtime/design_1_auto_pc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (0#1) [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.runs/synth_1/.Xil/Vivado-85683-liara/realtime/design_1_auto_pc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1A7ZMW4' (0#1) [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/synth/design_1.v:1377]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_KGUFR9' [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/synth/design_1.v:1787]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_1' [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.runs/synth_1/.Xil/Vivado-85683-liara/realtime/design_1_auto_ds_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_1' (0#1) [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.runs/synth_1/.Xil/Vivado-85683-liara/realtime/design_1_auto_ds_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.runs/synth_1/.Xil/Vivado-85683-liara/realtime/design_1_auto_pc_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (0#1) [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.runs/synth_1/.Xil/Vivado-85683-liara/realtime/design_1_auto_pc_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_KGUFR9' (0#1) [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/synth/design_1.v:1787]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.runs/synth_1/.Xil/Vivado-85683-liara/realtime/design_1_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (0#1) [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.runs/synth_1/.Xil/Vivado-85683-liara/realtime/design_1_xbar_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/synth/design_1.v:1204]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/synth/design_1.v:1204]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_0' has 40 connections declared, but only 38 given [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/synth/design_1.v:1204]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps8_0_axi_periph_0' (0#1) [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/synth/design_1.v:601]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_100M_0' [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.runs/synth_1/.Xil/Vivado-85683-liara/realtime/design_1_rst_ps8_0_100M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_100M_0' (0#1) [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.runs/synth_1/.Xil/Vivado-85683-liara/realtime/design_1_rst_ps8_0_100M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/synth/design_1.v:474]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/synth/design_1.v:474]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/synth/design_1.v:474]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/synth/design_1.v:474]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_100M' of module 'design_1_rst_ps8_0_100M_0' has 10 connections declared, but only 6 given [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/synth/design_1.v:474]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.runs/synth_1/.Xil/Vivado-85683-liara/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (0#1) [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.runs/synth_1/.Xil/Vivado-85683-liara/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'maxigp0_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/synth/design_1.v:481]
WARNING: [Synth 8-7071] port 'maxigp0_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/synth/design_1.v:481]
WARNING: [Synth 8-7071] port 'maxigp1_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/synth/design_1.v:481]
WARNING: [Synth 8-7071] port 'maxigp1_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/synth/design_1.v:481]
WARNING: [Synth 8-7071] port 'saxigp2_bid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/synth/design_1.v:481]
WARNING: [Synth 8-7071] port 'saxigp2_rid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/synth/design_1.v:481]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 123 connections declared, but only 117 given [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/synth/design_1.v:481]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-7129] Port M_ACLK in module s01_couplers_imp_KGUFR9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s01_couplers_imp_KGUFR9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_1A7ZMW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_1A7ZMW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3154.105 ; gain = 317.738 ; free physical = 7828 ; free virtual = 18397
Synthesis current peak Physical Memory [PSS] (MB): peak = 2527.665; parent = 2310.203; children = 217.462
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4107.633; parent = 3154.109; children = 953.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3171.918 ; gain = 335.551 ; free physical = 7819 ; free virtual = 18389
Synthesis current peak Physical Memory [PSS] (MB): peak = 2527.665; parent = 2310.203; children = 217.462
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4125.445; parent = 3171.922; children = 953.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3171.918 ; gain = 335.551 ; free physical = 7819 ; free virtual = 18389
Synthesis current peak Physical Memory [PSS] (MB): peak = 2527.665; parent = 2310.203; children = 217.462
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4125.445; parent = 3171.922; children = 953.523
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3171.918 ; gain = 0.000 ; free physical = 7814 ; free virtual = 18383
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3251.793 ; gain = 3.969 ; free physical = 7709 ; free virtual = 18283
Finished Parsing XDC File [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/ip/design_1_c_counter_binary_0_0/design_1_c_counter_binary_0_0/design_1_c_counter_binary_0_0_in_context.xdc] for cell 'design_1_i/c_counter_binary_0'
Finished Parsing XDC File [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/ip/design_1_c_counter_binary_0_0/design_1_c_counter_binary_0_0/design_1_c_counter_binary_0_0_in_context.xdc] for cell 'design_1_i/c_counter_binary_0'
Parsing XDC File [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Parsing XDC File [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Finished Parsing XDC File [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Parsing XDC File [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Finished Parsing XDC File [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Parsing XDC File [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_100M'
Finished Parsing XDC File [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_100M'
Parsing XDC File [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Finished Parsing XDC File [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Parsing XDC File [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/ip/design_1_floating_point_0_0/design_1_floating_point_0_0/design_1_floating_point_0_0_in_context.xdc] for cell 'design_1_i/floating_point_0'
Finished Parsing XDC File [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/ip/design_1_floating_point_0_0/design_1_floating_point_0_0/design_1_floating_point_0_0_in_context.xdc] for cell 'design_1_i/floating_point_0'
Parsing XDC File [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/ip/design_1_floating_point_0_1/design_1_floating_point_0_1/design_1_floating_point_0_0_in_context.xdc] for cell 'design_1_i/floating_point_1'
Finished Parsing XDC File [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/ip/design_1_floating_point_0_1/design_1_floating_point_0_1/design_1_floating_point_0_0_in_context.xdc] for cell 'design_1_i/floating_point_1'
Parsing XDC File [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/ip/design_1_generic_accel_0_1/design_1_generic_accel_0_1/design_1_generic_accel_0_1_in_context.xdc] for cell 'design_1_i/generic_accel_0'
Finished Parsing XDC File [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.gen/sources_1/bd/design_1/ip/design_1_generic_accel_0_1/design_1_generic_accel_0_1/design_1_generic_accel_0_1_in_context.xdc] for cell 'design_1_i/generic_accel_0'
Parsing XDC File [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3251.793 ; gain = 0.000 ; free physical = 7709 ; free virtual = 18283
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3251.793 ; gain = 0.000 ; free physical = 7709 ; free virtual = 18283
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3251.793 ; gain = 415.426 ; free physical = 7787 ; free virtual = 18363
Synthesis current peak Physical Memory [PSS] (MB): peak = 2537.915; parent = 2320.938; children = 217.462
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4205.320; parent = 3251.797; children = 953.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3251.793 ; gain = 415.426 ; free physical = 7787 ; free virtual = 18363
Synthesis current peak Physical Memory [PSS] (MB): peak = 2537.915; parent = 2320.938; children = 217.462
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4205.320; parent = 3251.797; children = 953.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/c_counter_binary_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps8_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/floating_point_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/floating_point_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/generic_accel_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3251.793 ; gain = 415.426 ; free physical = 7787 ; free virtual = 18364
Synthesis current peak Physical Memory [PSS] (MB): peak = 2537.915; parent = 2320.938; children = 217.462
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4205.320; parent = 3251.797; children = 953.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3251.793 ; gain = 415.426 ; free physical = 7787 ; free virtual = 18365
Synthesis current peak Physical Memory [PSS] (MB): peak = 2537.915; parent = 2320.938; children = 217.462
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4205.320; parent = 3251.797; children = 953.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3251.793 ; gain = 415.426 ; free physical = 7788 ; free virtual = 18368
Synthesis current peak Physical Memory [PSS] (MB): peak = 2537.915; parent = 2320.938; children = 217.462
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4205.320; parent = 3251.797; children = 953.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 3710.934 ; gain = 874.566 ; free physical = 7146 ; free virtual = 17733
Synthesis current peak Physical Memory [PSS] (MB): peak = 3099.751; parent = 2882.971; children = 217.462
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4664.461; parent = 3710.938; children = 953.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 3710.934 ; gain = 874.566 ; free physical = 7146 ; free virtual = 17733
Synthesis current peak Physical Memory [PSS] (MB): peak = 3099.821; parent = 2883.072; children = 217.462
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4664.461; parent = 3710.938; children = 953.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 3730.973 ; gain = 894.605 ; free physical = 7140 ; free virtual = 17727
Synthesis current peak Physical Memory [PSS] (MB): peak = 3100.696; parent = 2883.947; children = 217.462
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4684.500; parent = 3730.977; children = 953.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 3736.910 ; gain = 900.543 ; free physical = 7190 ; free virtual = 17776
Synthesis current peak Physical Memory [PSS] (MB): peak = 3101.052; parent = 2884.303; children = 217.462
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4690.438; parent = 3736.914; children = 953.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 3736.910 ; gain = 900.543 ; free physical = 7190 ; free virtual = 17776
Synthesis current peak Physical Memory [PSS] (MB): peak = 3101.106; parent = 2884.357; children = 217.462
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4690.438; parent = 3736.914; children = 953.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 3736.910 ; gain = 900.543 ; free physical = 7190 ; free virtual = 17776
Synthesis current peak Physical Memory [PSS] (MB): peak = 3101.376; parent = 2884.627; children = 217.462
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4690.438; parent = 3736.914; children = 953.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 3736.910 ; gain = 900.543 ; free physical = 7190 ; free virtual = 17776
Synthesis current peak Physical Memory [PSS] (MB): peak = 3101.376; parent = 2884.627; children = 217.462
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4690.438; parent = 3736.914; children = 953.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 3736.910 ; gain = 900.543 ; free physical = 7190 ; free virtual = 17776
Synthesis current peak Physical Memory [PSS] (MB): peak = 3101.376; parent = 2884.627; children = 217.462
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4690.438; parent = 3736.914; children = 953.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 3736.910 ; gain = 900.543 ; free physical = 7190 ; free virtual = 17776
Synthesis current peak Physical Memory [PSS] (MB): peak = 3101.399; parent = 2884.650; children = 217.462
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4690.438; parent = 3736.914; children = 953.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |design_1_xbar_0               |         1|
|2     |design_1_auto_ds_0            |         1|
|3     |design_1_auto_pc_0            |         1|
|4     |design_1_auto_ds_1            |         1|
|5     |design_1_auto_pc_1            |         1|
|6     |design_1_axi_smc_0            |         1|
|7     |design_1_c_counter_binary_0_0 |         1|
|8     |design_1_floating_point_0_0   |         1|
|9     |design_1_floating_point_0_1   |         1|
|10    |design_1_generic_accel_0_1    |         1|
|11    |design_1_rst_ps8_0_100M_0     |         1|
|12    |design_1_zynq_ultra_ps_e_0_0  |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |design_1_auto_ds            |     2|
|3     |design_1_auto_pc            |     2|
|5     |design_1_axi_smc            |     1|
|6     |design_1_c_counter_binary_0 |     1|
|7     |design_1_floating_point_0   |     2|
|9     |design_1_generic_accel_0    |     1|
|10    |design_1_rst_ps8_0_100M     |     1|
|11    |design_1_xbar               |     1|
|12    |design_1_zynq_ultra_ps_e_0  |     1|
+------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 3736.910 ; gain = 900.543 ; free physical = 7190 ; free virtual = 17776
Synthesis current peak Physical Memory [PSS] (MB): peak = 3101.431; parent = 2884.682; children = 217.462
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4690.438; parent = 3736.914; children = 953.523
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 3736.910 ; gain = 820.668 ; free physical = 7235 ; free virtual = 17822
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 3736.918 ; gain = 900.543 ; free physical = 7235 ; free virtual = 17822
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3736.918 ; gain = 0.000 ; free physical = 7363 ; free virtual = 17950
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3776.566 ; gain = 0.000 ; free physical = 7271 ; free virtual = 17858
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 7a51967f
INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 3790.504 ; gain = 2012.082 ; free physical = 7470 ; free virtual = 18057
INFO: [Common 17-1381] The checkpoint '/home/derumigny/FPGA/HLx-Projects/generic_accel/generic_accel.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 11 14:45:09 2023...
