<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: svt_mphy_serial_tx_if</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_svt_mphy_serial_tx_if'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_svt_mphy_serial_tx_if')">svt_mphy_serial_tx_if</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 11.36</td>
<td class="s2 cl rt"><a href="mod12.html#Line" > 22.73</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod12.html#Branch" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_reg_14_10_2022/main_reg_excl_ddr_puff_14_10_2022/gemini/DV/subsystem_level/config_ss_verif_env/.//../config_ss_verif_env/tb_src/vips/USB/include/sverilog/svt_mphy_serial_tx_if.svi')">/nfs_project/gemini/DV/nadeem/dv/main_reg_14_10_2022/main_reg_excl_ddr_puff_14_10_2022/gemini/DV/subsystem_level/config_ss_verif_env/.//../config_ss_verif_env/tb_src/vips/USB/include/sverilog/svt_mphy_serial_tx_if.svi</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod12.html#inst_tag_123"  onclick="showContent('inst_tag_123')">config_ss_tb.config_ss_env_intf.usb_serial_if.ssic_mtx_serial_if[0]</a></td>
<td class="s1 cl rt"> 11.36</td>
<td class="s2 cl rt"><a href="mod12.html#inst_tag_123_Line" > 22.73</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod12.html#inst_tag_123_Branch" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod12.html#inst_tag_124"  onclick="showContent('inst_tag_124')">config_ss_tb.config_ss_env_intf.usb_serial_if.ssic_mtx_serial_if[1]</a></td>
<td class="s1 cl rt"> 11.36</td>
<td class="s2 cl rt"><a href="mod12.html#inst_tag_124_Line" > 22.73</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod12.html#inst_tag_124_Branch" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod12.html#inst_tag_125"  onclick="showContent('inst_tag_125')">config_ss_tb.config_ss_env_intf.usb_serial_if.ssic_mtx_serial_if[2]</a></td>
<td class="s1 cl rt"> 11.36</td>
<td class="s2 cl rt"><a href="mod12.html#inst_tag_125_Line" > 22.73</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod12.html#inst_tag_125_Branch" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod12.html#inst_tag_126"  onclick="showContent('inst_tag_126')">config_ss_tb.config_ss_env_intf.usb_serial_if.ssic_mtx_serial_if[3]</a></td>
<td class="s1 cl rt"> 11.36</td>
<td class="s2 cl rt"><a href="mod12.html#inst_tag_126_Line" > 22.73</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod12.html#inst_tag_126_Branch" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_123'>
<hr>
<a name="inst_tag_123"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_123" >config_ss_tb.config_ss_env_intf.usb_serial_if.ssic_mtx_serial_if[0]</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 11.36</td>
<td class="s2 cl rt"><a href="mod12.html#inst_tag_123_Line" > 22.73</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod12.html#inst_tag_123_Branch" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 11.36</td>
<td class="s2 cl rt"> 22.73</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod649.html#inst_tag_33731" >usb_serial_if</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_124'>
<hr>
<a name="inst_tag_124"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_124" >config_ss_tb.config_ss_env_intf.usb_serial_if.ssic_mtx_serial_if[1]</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 11.36</td>
<td class="s2 cl rt"><a href="mod12.html#inst_tag_124_Line" > 22.73</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod12.html#inst_tag_124_Branch" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 11.36</td>
<td class="s2 cl rt"> 22.73</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod649.html#inst_tag_33731" >usb_serial_if</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_125'>
<hr>
<a name="inst_tag_125"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_125" >config_ss_tb.config_ss_env_intf.usb_serial_if.ssic_mtx_serial_if[2]</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 11.36</td>
<td class="s2 cl rt"><a href="mod12.html#inst_tag_125_Line" > 22.73</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod12.html#inst_tag_125_Branch" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 11.36</td>
<td class="s2 cl rt"> 22.73</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod649.html#inst_tag_33731" >usb_serial_if</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_126'>
<hr>
<a name="inst_tag_126"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_126" >config_ss_tb.config_ss_env_intf.usb_serial_if.ssic_mtx_serial_if[3]</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 11.36</td>
<td class="s2 cl rt"><a href="mod12.html#inst_tag_126_Line" > 22.73</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod12.html#inst_tag_126_Branch" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 11.36</td>
<td class="s2 cl rt"> 22.73</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod649.html#inst_tag_33731" >usb_serial_if</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_svt_mphy_serial_tx_if'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod12.html" >svt_mphy_serial_tx_if</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s2"><td class="lf">TOTAL</td><td></td><td>44</td><td>10</td><td>22.73</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>293</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">INITIAL</td><td>306</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>311</td><td>11</td><td>1</td><td>9.09</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>330</td><td>23</td><td>1</td><td>4.35</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>683</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
<span style="margin-left:8px;"></span>292                       initial begin
<span style="margin-left:8px;"></span>293        1/1              pwm_clk = 1'b0;
<span style="margin-left:8px;"></span>294        1/1              xmtr_data = 'h0;
<span style="margin-left:8px;"></span>295        1/1              xmtr_8bit_data = 'h0;
<span style="margin-left:8px;"></span>296        1/1              xmtr_rd_value = 1'b0;
<span style="margin-left:8px;"></span>297        1/1              symbol_err = 1'b0;
<span style="margin-left:8px;"></span>298                     `ifdef SVT_MPHY_SERIAL_INTERNAL_CLK
<span style="margin-left:8px;"></span>299                         cdr_clk_n = 0;
<span style="margin-left:8px;"></span>300                         cdr_clk = 0;
<span style="margin-left:8px;"></span>301                         txclock_ls = 0;
<span style="margin-left:8px;"></span>302                         tx_mode = 1'b1; 
<span style="margin-left:8px;"></span>303                     `endif
<span style="margin-left:8px;"></span>304                       end
<span style="margin-left:8px;"></span>305                       initial begin
<span style="margin-left:8px;"></span>306        1/1              ref_period = `SVT_MPHY_PORT_SYMBOL_LENGTH;
<span style="margin-left:8px;"></span>307        <font color = "red">1/2     ==>      wait(refclk_ext === 1'b1);</font>
<span style="margin-left:8px;"></span>308        <font color = "red">0/1     ==>      start_clk_gen = 1'b1;</font>
<span style="margin-left:8px;"></span>309                       end
<span style="margin-left:8px;"></span>310                       always begin
<span style="margin-left:8px;"></span>311        <font color = "red">1/2     ==>      wait(start_clk_gen === 1'b1); //Wait till a valid transition seen on external REFCLK</font>
<span style="margin-left:8px;"></span>312        <font color = "red">0/2     ==>      @(negedge refclk_ext);</font>
<span style="margin-left:8px;"></span>313        <font color = "red">0/2     ==>      @(posedge refclk_ext);</font>
<span style="margin-left:8px;"></span>314        <font color = "red">0/1     ==>      on_period = $realtime;</font>
<span style="margin-left:8px;"></span>315        <font color = "red">0/2     ==>      @(posedge refclk_ext);</font>
<span style="margin-left:8px;"></span>316        <font color = "red">0/1     ==>      off_period = $realtime;</font>
<span style="margin-left:8px;"></span>317        <font color = "red">0/1     ==>      ref_period = off_period - on_period;</font>
<span style="margin-left:8px;"></span>318                       end
<span style="margin-left:8px;"></span>319                     `ifdef SVT_MPHY_SERIAL_INTERNAL_CLK
<span style="margin-left:8px;"></span>320                       // Logic to generate TX Bit Clock
<span style="margin-left:8px;"></span>321                       always begin
<span style="margin-left:8px;"></span>322                         wait(clock_period_pos != 0.0);
<span style="margin-left:8px;"></span>323                         #(clock_period_pos) cdr_clk_n = ~cdr_clk_n;
<span style="margin-left:8px;"></span>324                         #(clock_period_neg) cdr_clk_n = ~cdr_clk_n;
<span style="margin-left:8px;"></span>325                       end
<span style="margin-left:8px;"></span>326                      `endif
<span style="margin-left:8px;"></span>327                     
<span style="margin-left:8px;"></span>328                       // Logic to generate PWM_CLK 
<span style="margin-left:8px;"></span>329                       always begin
<span style="margin-left:8px;"></span>330        <font color = "red">1/2     ==>      wait(clock_period != 0);</font>
<span style="margin-left:8px;"></span>331        <font color = "red">0/1     ==>      if(int'(clock_period - sync_clock_period) != 0) begin</font>
<span style="margin-left:8px;"></span>332        <font color = "red">0/1     ==>        pwm_clk = 0;</font>
<span style="margin-left:8px;"></span>333                         end
                   <font color = "red">==>  MISSING_ELSE</font>
<span style="margin-left:8px;"></span>334        <font color = "red">0/2     ==>      @(posedge clk); </font>
<span style="margin-left:8px;"></span>335        <font color = "red">0/1     ==>      pwm_clk = 1'b1;</font>
<span style="margin-left:8px;"></span>336        <font color = "red">0/2     ==>      #(clock_period*fixed_minor_factor/2);</font>
<span style="margin-left:8px;"></span>337        <font color = "red">0/1     ==>      pwm_clk = 1'b0;</font>
<span style="margin-left:8px;"></span>338        <font color = "red">0/2     ==>      #(clock_period*fixed_minor_factor/2);</font>
<span style="margin-left:8px;"></span>339        <font color = "red">0/1     ==>      pwm_clk = 1'b1;</font>
<span style="margin-left:8px;"></span>340        <font color = "red">0/2     ==>      #(clock_period*(1-(2*fixed_minor_factor))/2);</font>
<span style="margin-left:8px;"></span>341        <font color = "red">0/1     ==>      pwm_clk = 1'b0;</font>
<span style="margin-left:8px;"></span>342        <font color = "red">0/2     ==>      #(clock_period*(1-(2*fixed_minor_factor))/2);</font>
<span style="margin-left:8px;"></span>343        <font color = "red">0/1     ==>      pwm_clk = 1'b1;</font>
<span style="margin-left:8px;"></span>344        <font color = "red">0/2     ==>      #(clock_period*fixed_minor_factor/2);</font>
<span style="margin-left:8px;"></span>345        <font color = "red">0/1     ==>      pwm_clk = 1'b0;</font>
<span style="margin-left:8px;"></span>346        <font color = "red">0/1     ==>      sync_clock_period = clock_period;</font>
<span style="margin-left:8px;"></span>347                       end
<span style="margin-left:8px;"></span>348                     `endif
<span style="margin-left:8px;"></span>349                     
<span style="margin-left:8px;"></span>350                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>351                       /** Clocking block that defines VIP DRIVER's serial TX Interface signals synchronization and directionality. */
<span style="margin-left:8px;"></span>352                       clocking tx_cb @(posedge clk or reset_occurred);
<span style="margin-left:8px;"></span>353                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>354                         output tx_dp;
<span style="margin-left:8px;"></span>355                         output tx_dn;
<span style="margin-left:8px;"></span>356                       endclocking
<span style="margin-left:8px;"></span>357                     
<span style="margin-left:8px;"></span>358                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>359                       /** Clocking block that defines VIP MONITOR's serial TX Interface signals synchronization and directionality. */
<span style="margin-left:8px;"></span>360                       clocking monitor_tx_cb @(negedge clk or reset_occurred);
<span style="margin-left:8px;"></span>361                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>362                         input tx_dp;
<span style="margin-left:8px;"></span>363                         input tx_dn;
<span style="margin-left:8px;"></span>364                       endclocking
<span style="margin-left:8px;"></span>365                     
<span style="margin-left:8px;"></span>366                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>367                       /**
<span style="margin-left:8px;"></span>368                        * Clocking block that defines MPHY VIP TX's debug signal
<span style="margin-left:8px;"></span>369                        * synchronization and directionality.
<span style="margin-left:8px;"></span>370                        */
<span style="margin-left:8px;"></span>371                       clocking mtx_debug_cb @(posedge clk or reset_occurred);
<span style="margin-left:8px;"></span>372                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>373                         output                                            fsm_state;
<span style="margin-left:8px;"></span>374                         output                                            curr_fsm_state;
<span style="margin-left:8px;"></span>375                         output                                            xmtr_data;
<span style="margin-left:8px;"></span>376                         output                                            xmtr_8bit_data;
<span style="margin-left:8px;"></span>377                         output                                            xmtr_rd_value;
<span style="margin-left:8px;"></span>378                         output                                            symbol_err;
<span style="margin-left:8px;"></span>379                       endclocking
<span style="margin-left:8px;"></span>380                       
<span style="margin-left:8px;"></span>381                     `ifdef SVT_MPHY_MON_DEBUG_PORT_ENABLE
<span style="margin-left:8px;"></span>382                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>383                       /**
<span style="margin-left:8px;"></span>384                        * Clocking block that defines MPHY VIP Monitor TX's debug signal
<span style="margin-left:8px;"></span>385                        * synchronization and directionality.
<span style="margin-left:8px;"></span>386                        */
<span style="margin-left:8px;"></span>387                       clocking mtx_mon_debug_cb @(negedge clk or reset_occurred);
<span style="margin-left:8px;"></span>388                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>389                         output                                            mon_fsm_state;
<span style="margin-left:8px;"></span>390                         output                                            mon_curr_fsm_state;
<span style="margin-left:8px;"></span>391                         output                                            psv_mon_fsm_state;
<span style="margin-left:8px;"></span>392                         output                                            psv_mon_curr_fsm_state;
<span style="margin-left:8px;"></span>393                         output                                            xmtr_data;
<span style="margin-left:8px;"></span>394                         output                                            xmtr_8bit_data;
<span style="margin-left:8px;"></span>395                       endclocking  
<span style="margin-left:8px;"></span>396                     `endif
<span style="margin-left:8px;"></span>397                     
<span style="margin-left:8px;"></span>398                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>399                       /** Defines a timed modport that is synchronous to the input clock suitable for connecting to serial transmitter of a active VIP. */
<span style="margin-left:8px;"></span>400                       modport tx_port(clocking tx_cb, output tx_dp, output tx_dn);
<span style="margin-left:8px;"></span>401                     
<span style="margin-left:8px;"></span>402                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>403                       /** Defines a timed modport that is synchronous to the input clock suitable for connecting to serial transmitter monitor of a passive VIP. */
<span style="margin-left:8px;"></span>404                       modport monitor_tx_port(clocking monitor_tx_cb, input tx_dp, input tx_dn);
<span style="margin-left:8px;"></span>405                     
<span style="margin-left:8px;"></span>406                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>407                       /** Clocking block that defines VIP DRIVER's serial TX Interface signals synchronization and directionality. */
<span style="margin-left:8px;"></span>408                       clocking tx_pwm_cb @(posedge pwm_clk or reset_occurred);
<span style="margin-left:8px;"></span>409                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>410                         output tx_dp;
<span style="margin-left:8px;"></span>411                         output tx_dn;
<span style="margin-left:8px;"></span>412                       endclocking
<span style="margin-left:8px;"></span>413                       
<span style="margin-left:8px;"></span>414                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>415                       /** Clocking block that defines VIP MONITOR's serial TX Interface signals synchronization and directionality. */
<span style="margin-left:8px;"></span>416                       clocking monitor_tx_pwm_cb @(negedge pwm_clk or reset_occurred);
<span style="margin-left:8px;"></span>417                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>418                         input tx_dp;
<span style="margin-left:8px;"></span>419                         input tx_dn;
<span style="margin-left:8px;"></span>420                       endclocking
<span style="margin-left:8px;"></span>421                       
<span style="margin-left:8px;"></span>422                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>423                       /** Defines a timed modport that is synchronous to the input clock suitable for connecting to serial transmitter of a active VIP. */
<span style="margin-left:8px;"></span>424                       modport tx_pwm_port(clocking tx_pwm_cb, output tx_dp, output tx_dn);
<span style="margin-left:8px;"></span>425                       
<span style="margin-left:8px;"></span>426                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>427                       /** Defines a timed modport that is synchronous to the input clock suitable for connecting to serial transmitter monitor of a passive VIP. */
<span style="margin-left:8px;"></span>428                       modport monitor_tx_pwm_port(clocking monitor_tx_pwm_cb, input tx_dp, input tx_dn, input AUX_Hibern8_Type_II);
<span style="margin-left:8px;"></span>429                     
<span style="margin-left:8px;"></span>430                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>431                       /** Modport used to connect VIP MPHY M-TX to debug interface signals. */
<span style="margin-left:8px;"></span>432                       modport mtx_debug_port(clocking mtx_debug_cb);
<span style="margin-left:8px;"></span>433                     
<span style="margin-left:8px;"></span>434                     `ifdef SVT_MPHY_MON_DEBUG_PORT_ENABLE
<span style="margin-left:8px;"></span>435                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>436                       /** Modport used to connect VIP MPHY Monitor M-TX to debug interface signals. */
<span style="margin-left:8px;"></span>437                       modport mtx_mon_debug_port(clocking mtx_mon_debug_cb);
<span style="margin-left:8px;"></span>438                     `endif
<span style="margin-left:8px;"></span>439                     
<span style="margin-left:8px;"></span>440                     `ifdef SVT_MPHY_SERIAL_INTERNAL_CLK
<span style="margin-left:8px;"></span>441                     `ifndef __SVDOC__
<span style="margin-left:8px;"></span>442                       // Logic to generate RX PWM free running Bit Clock 
<span style="margin-left:8px;"></span>443                       initial begin
<span style="margin-left:8px;"></span>444                         wait(clock_period != 0.0);
<span style="margin-left:8px;"></span>445                         txclock_ls_free_running = 0;
<span style="margin-left:8px;"></span>446                         if(is_passive) begin
<span style="margin-left:8px;"></span>447                           forever begin
<span style="margin-left:8px;"></span>448                             txclock_ls_free_running = ~txclock_ls_free_running;
<span style="margin-left:8px;"></span>449                             #(clock_period/2);
<span style="margin-left:8px;"></span>450                           end 
<span style="margin-left:8px;"></span>451                         end
<span style="margin-left:8px;"></span>452                       end
<span style="margin-left:8px;"></span>453                     
<span style="margin-left:8px;"></span>454                       // Logic to select between RX PWM Bit Clock and RX HS Bit Clock 
<span style="margin-left:8px;"></span>455                       always begin
<span style="margin-left:8px;"></span>456                         @(txclock_hs or tx_mode or is_passive or txclock_ls_free_running);
<span style="margin-left:8px;"></span>457                           cdr_clk = is_passive ? (tx_mode ? txclock_ls_free_running : txclock_hs) : 0;
<span style="margin-left:8px;"></span>458                       end
<span style="margin-left:8px;"></span>459                       
<span style="margin-left:8px;"></span>460                       // Logic to select between CDR clock output or Non-CDR clock output
<span style="margin-left:8px;"></span>461                       always begin
<span style="margin-left:8px;"></span>462                         @(is_passive or cdr_clk_n or cdr_clk);
<span style="margin-left:8px;"></span>463                           clk = is_passive ? cdr_clk : cdr_clk_n;   
<span style="margin-left:8px;"></span>464                       end 
<span style="margin-left:8px;"></span>465                     
<span style="margin-left:8px;"></span>466                       // Logic to select between pwm_clk and free running clock
<span style="margin-left:8px;"></span>467                       always begin
<span style="margin-left:8px;"></span>468                         @(is_passive or txclock_ls_free_running or pwm_clk);
<span style="margin-left:8px;"></span>469                           pwm_clk = is_passive ? txclock_ls_free_running : pwm_clk;   
<span style="margin-left:8px;"></span>470                       end 
<span style="margin-left:8px;"></span>471                     `endif
<span style="margin-left:8px;"></span>472                     
<span style="margin-left:8px;"></span>473                       /** @cond PRIVATE */
<span style="margin-left:8px;"></span>474                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>475                       // Additions for Clock_Recovery
<span style="margin-left:8px;"></span>476                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>477                       logic clock_recovery_enable = 1;
<span style="margin-left:8px;"></span>478                     
<span style="margin-left:8px;"></span>479                       wire vip_rx_clk;         // Clock used to drive the VIP for RX
<span style="margin-left:8px;"></span>480                       wire data_in;            // Differential receiver data
<span style="margin-left:8px;"></span>481                       wire extract_clk;        // Clock generation
<span style="margin-left:8px;"></span>482                       wire phase_det;          // Phase detection
<span style="margin-left:8px;"></span>483                       wire phase_rst;          // Phase reset
<span style="margin-left:8px;"></span>484                       wire pll_disable;        // Driven high to select an unfiltered clock (no PLL)
<span style="margin-left:8px;"></span>485                       wire rec_clk_valid;      // Output asserted when txclock_hs is valid
<span style="margin-left:8px;"></span>486                     
<span style="margin-left:8px;"></span>487                       reg  clk4x;              // Input clock for clock recovery
<span style="margin-left:8px;"></span>488                       reg  clk2x;              // Divide by clock for vip_tx_clk generation
<span style="margin-left:8px;"></span>489                       reg  vip_tx_clk;         // Clock used to drive the VIP for TX (clk4x divided by 4)
<span style="margin-left:8px;"></span>490                       reg  data_phase_0;       // Phase detection
<span style="margin-left:8px;"></span>491                       reg  data_phase_1;       // Phase detection
<span style="margin-left:8px;"></span>492                       reg  data_phase_2;       // Phase detection
<span style="margin-left:8px;"></span>493                       reg  data_phase_3;       // Phase detection
<span style="margin-left:8px;"></span>494                       reg  extract_clk_reg;    // Clock generation
<span style="margin-left:8px;"></span>495                       reg  feed_back;          // Phase detection
<span style="margin-left:8px;"></span>496                       reg  pll_clk;            // Clock generation
<span style="margin-left:8px;"></span>497                       reg  pll_rec_clk;        // Clock generation
<span style="margin-left:8px;"></span>498                       reg  pll_reset;          // Driven high to reset the PLL
<span style="margin-left:8px;"></span>499                     
<span style="margin-left:8px;"></span>500                       reg  refclk;
<span style="margin-left:8px;"></span>501                       /** @endcond  */
<span style="margin-left:8px;"></span>502                     
<span style="margin-left:8px;"></span>503                     `ifndef __SVDOC__
<span style="margin-left:8px;"></span>504                       initial begin
<span style="margin-left:8px;"></span>505                         wait(clock_period != 0.0);
<span style="margin-left:8px;"></span>506                         refclk = 1;
<span style="margin-left:8px;"></span>507                         if(is_passive) begin
<span style="margin-left:8px;"></span>508                           forever begin
<span style="margin-left:8px;"></span>509                             refclk = ~refclk;
<span style="margin-left:8px;"></span>510                             #(clock_period/8);
<span style="margin-left:8px;"></span>511                             refclk = ~refclk;
<span style="margin-left:8px;"></span>512                             #(clock_period/8);
<span style="margin-left:8px;"></span>513                             refclk = ~refclk;
<span style="margin-left:8px;"></span>514                             #(clock_period/8);
<span style="margin-left:8px;"></span>515                             refclk = ~refclk;
<span style="margin-left:8px;"></span>516                             #((clock_period/2) - (3*(clock_period/8)));
<span style="margin-left:8px;"></span>517                             refclk = ~refclk;
<span style="margin-left:8px;"></span>518                             #(clock_period/8);
<span style="margin-left:8px;"></span>519                             refclk = ~refclk;
<span style="margin-left:8px;"></span>520                             #(clock_period/8);
<span style="margin-left:8px;"></span>521                             refclk = ~refclk;
<span style="margin-left:8px;"></span>522                             #(clock_period/8);
<span style="margin-left:8px;"></span>523                             refclk = ~refclk;
<span style="margin-left:8px;"></span>524                             #(((clock_period) - (clock_period/2)) - (3*(clock_period/8)));
<span style="margin-left:8px;"></span>525                           end
<span style="margin-left:8px;"></span>526                         end  
<span style="margin-left:8px;"></span>527                       end
<span style="margin-left:8px;"></span>528                     
<span style="margin-left:8px;"></span>529                     
<span style="margin-left:8px;"></span>530                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>531                       // Additions for Clock_Recovery
<span style="margin-left:8px;"></span>532                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>533                       assign data_in = ((tx_dp === 1'bz) || (tx_dp === 1'bx)) ? 1'b0 : tx_dp;
<span style="margin-left:8px;"></span>534                     
<span style="margin-left:8px;"></span>535                       // Use the unfiltered transmit clock whenever the DPLL is not ready
<span style="margin-left:8px;"></span>536                       assign pll_disable = (rec_clk_valid !== 1'b1) ? 1'b1 : 1'b0;
<span style="margin-left:8px;"></span>537                     
<span style="margin-left:8px;"></span>538                       // Filter the output clock as per mode (normal vs. clock recovery)
<span style="margin-left:8px;"></span>539                       assign vip_rx_clk = (clock_recovery_enable === 1'b1) ? txclock_hs : vip_tx_clk;
<span style="margin-left:8px;"></span>540                     
<span style="margin-left:8px;"></span>541                       // Output clock for the VIP is from the recovered clock
<span style="margin-left:8px;"></span>542                       assign txclock_hs = (pll_rec_clk);
<span style="margin-left:8px;"></span>543                     
<span style="margin-left:8px;"></span>544                       // When the VIP is transmitting, or the PLL is disabled, disable the recovery of clock
<span style="margin-left:8px;"></span>545                       assign phase_rst = ((pll_disable) |
<span style="margin-left:8px;"></span>546                                           ((((data_phase_2 | !data_phase_3) &amp; (!data_phase_2 | data_phase_3)) )));
<span style="margin-left:8px;"></span>547                     
<span style="margin-left:8px;"></span>548                       // Phase detection
<span style="margin-left:8px;"></span>549                       assign phase_det = (feed_back ^ pll_clk);
<span style="margin-left:8px;"></span>550                     
<span style="margin-left:8px;"></span>551                       // Clock extraction
<span style="margin-left:8px;"></span>552                       assign extract_clk = (phase_det &amp; phase_rst &amp; ~extract_clk_reg);
<span style="margin-left:8px;"></span>553                     
<span style="margin-left:8px;"></span>554                       // Clock valid condition
<span style="margin-left:8px;"></span>555                       assign rec_clk_valid = (pll_reset === 1'b0) ? 1'b1 : 1'b0;
<span style="margin-left:8px;"></span>556                     
<span style="margin-left:8px;"></span>557                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>558                       // Additions for Clock_Recovery
<span style="margin-left:8px;"></span>559                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>560                       // Initialize all registers
<span style="margin-left:8px;"></span>561                       initial begin
<span style="margin-left:8px;"></span>562                         clk4x           = 1'b0;
<span style="margin-left:8px;"></span>563                         clk2x           = 1'b0;
<span style="margin-left:8px;"></span>564                         vip_tx_clk      = 1'b0;
<span style="margin-left:8px;"></span>565                         data_phase_0    = 1'b0;
<span style="margin-left:8px;"></span>566                         data_phase_1    = 1'b0;
<span style="margin-left:8px;"></span>567                         data_phase_2    = 1'b0;
<span style="margin-left:8px;"></span>568                         data_phase_3    = 1'b0;
<span style="margin-left:8px;"></span>569                         extract_clk_reg = 1'b0;
<span style="margin-left:8px;"></span>570                         feed_back       = 1'b0;
<span style="margin-left:8px;"></span>571                         pll_clk         = 1'b0;
<span style="margin-left:8px;"></span>572                         pll_rec_clk     = 1'b0;
<span style="margin-left:8px;"></span>573                         pll_reset       = 1'b1;
<span style="margin-left:8px;"></span>574                       end
<span style="margin-left:8px;"></span>575                     
<span style="margin-left:8px;"></span>576                       // Reset the DPLL at startup
<span style="margin-left:8px;"></span>577                       initial begin
<span style="margin-left:8px;"></span>578                         @(posedge refclk);
<span style="margin-left:8px;"></span>579                         @(posedge refclk);
<span style="margin-left:8px;"></span>580                         pll_reset = 0;
<span style="margin-left:8px;"></span>581                       end
<span style="margin-left:8px;"></span>582                     
<span style="margin-left:8px;"></span>583                       // Generation of control signals
<span style="margin-left:8px;"></span>584                       always @ (posedge clk4x or is_passive) begin
<span style="margin-left:8px;"></span>585                         if(is_passive) begin
<span style="margin-left:8px;"></span>586                           data_phase_0 &lt;= data_in;
<span style="margin-left:8px;"></span>587                           data_phase_1 &lt;= data_phase_0;
<span style="margin-left:8px;"></span>588                           data_phase_2 &lt;= data_phase_1;
<span style="margin-left:8px;"></span>589                           data_phase_3 &lt;= data_phase_2;
<span style="margin-left:8px;"></span>590                           extract_clk_reg &lt;= phase_det &amp; phase_rst;
<span style="margin-left:8px;"></span>591                         end
<span style="margin-left:8px;"></span>592                         else begin
<span style="margin-left:8px;"></span>593                           data_phase_0 &lt;= 0;
<span style="margin-left:8px;"></span>594                           data_phase_1 &lt;= 0;
<span style="margin-left:8px;"></span>595                           data_phase_2 &lt;= 0;
<span style="margin-left:8px;"></span>596                           data_phase_3 &lt;= 0;
<span style="margin-left:8px;"></span>597                           extract_clk_reg &lt;= 0;
<span style="margin-left:8px;"></span>598                         end     
<span style="margin-left:8px;"></span>599                       end
<span style="margin-left:8px;"></span>600                     
<span style="margin-left:8px;"></span>601                       // Generation of feedback
<span style="margin-left:8px;"></span>602                       always @ (posedge clk4x or is_passive) begin
<span style="margin-left:8px;"></span>603                         if(is_passive) begin 
<span style="margin-left:8px;"></span>604                           if (pll_reset) begin
<span style="margin-left:8px;"></span>605                             feed_back &lt;= 1'b1;
<span style="margin-left:8px;"></span>606                           end
<span style="margin-left:8px;"></span>607                           else begin
<span style="margin-left:8px;"></span>608                             feed_back &lt;= (!feed_back) &amp; phase_rst;
<span style="margin-left:8px;"></span>609                           end
<span style="margin-left:8px;"></span>610                         end
<span style="margin-left:8px;"></span>611                         else begin
<span style="margin-left:8px;"></span>612                           feed_back &lt;= 0; 
<span style="margin-left:8px;"></span>613                         end    
<span style="margin-left:8px;"></span>614                       end
<span style="margin-left:8px;"></span>615                     
<span style="margin-left:8px;"></span>616                       // Generation of clock
<span style="margin-left:8px;"></span>617                       always @ (posedge clk4x or is_passive) begin
<span style="margin-left:8px;"></span>618                         if(is_passive) begin
<span style="margin-left:8px;"></span>619                           if (pll_reset) begin
<span style="margin-left:8px;"></span>620                             pll_clk &lt;= 1'b1;
<span style="margin-left:8px;"></span>621                           end
<span style="margin-left:8px;"></span>622                           else begin
<span style="margin-left:8px;"></span>623                             pll_clk &lt;= phase_det &amp; phase_rst;
<span style="margin-left:8px;"></span>624                           end
<span style="margin-left:8px;"></span>625                         end
<span style="margin-left:8px;"></span>626                         else begin
<span style="margin-left:8px;"></span>627                           pll_clk &lt;= 0;   
<span style="margin-left:8px;"></span>628                         end  
<span style="margin-left:8px;"></span>629                       end
<span style="margin-left:8px;"></span>630                     
<span style="margin-left:8px;"></span>631                       // Generation of recovered clock
<span style="margin-left:8px;"></span>632                       always @ (posedge clk4x or is_passive) begin
<span style="margin-left:8px;"></span>633                         if(is_passive) begin   
<span style="margin-left:8px;"></span>634                           if (pll_reset) begin
<span style="margin-left:8px;"></span>635                             pll_rec_clk &lt;= 1'b0;
<span style="margin-left:8px;"></span>636                           end
<span style="margin-left:8px;"></span>637                           else begin
<span style="margin-left:8px;"></span>638                             pll_rec_clk &lt;= extract_clk;
<span style="margin-left:8px;"></span>639                           end
<span style="margin-left:8px;"></span>640                         end
<span style="margin-left:8px;"></span>641                         else begin
<span style="margin-left:8px;"></span>642                           pll_rec_clk &lt;= 0; 
<span style="margin-left:8px;"></span>643                         end     
<span style="margin-left:8px;"></span>644                       end
<span style="margin-left:8px;"></span>645                     
<span style="margin-left:8px;"></span>646                       //-------------------------------------------------------------------------
<span style="margin-left:8px;"></span>647                       // Generates the TX clock based on the clock_recovery_enable setting
<span style="margin-left:8px;"></span>648                       //-------------------------------------------------------------------------
<span style="margin-left:8px;"></span>649                     
<span style="margin-left:8px;"></span>650                       //--------------------------------------------------------------------------
<span style="margin-left:8px;"></span>651                       // When clock recovery is disabled, the VIP TX clock is the input clock
<span style="margin-left:8px;"></span>652                       //--------------------------------------------------------------------------
<span style="margin-left:8px;"></span>653                       always @ (refclk or is_passive) begin
<span style="margin-left:8px;"></span>654                         if(is_passive) begin
<span style="margin-left:8px;"></span>655                           if (clock_recovery_enable === 1'b1) begin
<span style="margin-left:8px;"></span>656                             clk4x = refclk;
<span style="margin-left:8px;"></span>657                           end else begin
<span style="margin-left:8px;"></span>658                             vip_tx_clk = refclk;
<span style="margin-left:8px;"></span>659                           end
<span style="margin-left:8px;"></span>660                         end
<span style="margin-left:8px;"></span>661                         else begin
<span style="margin-left:8px;"></span>662                           clk4x = 0;
<span style="margin-left:8px;"></span>663                           vip_tx_clk = 0;    
<span style="margin-left:8px;"></span>664                         end   
<span style="margin-left:8px;"></span>665                       end
<span style="margin-left:8px;"></span>666                     
<span style="margin-left:8px;"></span>667                       always @ (posedge clk4x) begin
<span style="margin-left:8px;"></span>668                         clk2x = ~clk2x;
<span style="margin-left:8px;"></span>669                       end
<span style="margin-left:8px;"></span>670                     
<span style="margin-left:8px;"></span>671                       //--------------------------------------------------------------------------
<span style="margin-left:8px;"></span>672                       // When clock recovery is enabled, the VIP TX clock is 1/4 the input clock
<span style="margin-left:8px;"></span>673                       //--------------------------------------------------------------------------
<span style="margin-left:8px;"></span>674                       always @ (posedge clk2x) begin
<span style="margin-left:8px;"></span>675                         if (clock_recovery_enable === 1'b1) begin
<span style="margin-left:8px;"></span>676                           vip_tx_clk = ~vip_tx_clk;
<span style="margin-left:8px;"></span>677                         end
<span style="margin-left:8px;"></span>678                       end
<span style="margin-left:8px;"></span>679                     `endif
<span style="margin-left:8px;"></span>680                     `endif
<span style="margin-left:8px;"></span>681                     
<span style="margin-left:8px;"></span>682                      /** Add support for signal logging. */
<img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAWklEQVQoU2P8DwQMeAATPkmQHOPdu3f/d3R0MEhJSaGoffHiBUNeXh4DA8iK5ORkkDUoODAwECT1H6wABIqLi+EKEhMTYcIIBSCRtLS0/0FBQXBJEIORYl8AAFaWVAK2EPn+AAAAAElFTkSuQmCC" onclick="var macroSpan=$(this).next().next('#macro_1515979466_683');if (macroSpan.css('display')=='none') {macroSpan.css('display', 'block');this.src='data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAWklEQVQoU2P8DwQMeAATPkmQHOPdu3f/d3R0MEhJSaGoffHiBUNeXh4DA8iK5ORkkDUoODAwECT1H6wABIqLi+EKEhMTYcIIBSCRtLS0/0FBQXBJEIORYl8AAFaWVAK2EPn+AAAAAElFTkSuQmCC';} else {macroSpan.css('display', 'none');this.src='data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAV0lEQVQoU4VP2w3AIAi8dg3ngwVwDSZAR3MVak2KiamJ98Pd5Xjh+dBaC7rUayi8YGa4O0opQ07cwVJKqLUi57wPhKuqIKL/hKVttyI8EYGZzcjxSJze7GaHXHvKclWLAAAAAElFTkSuQmCC';}">683        <span onclick="var macroSpan=$(this).next('#macro_1515979466_683');if (macroSpan.css('display')=='none') {macroSpan.css('display', 'block');} else {macroSpan.css('display', 'none');}">1/1           `SVT_IF_UTIL_SUPPORT_SIGNAL_LOGGING(1)<br/></span><span id="macro_1515979466_683" style="background-color:#F0F0F0; display:block;"><span style="margin-left:8px;"></span><a href="/nfs_cadtools/synopsys/vip_instl_dir/instal_dir/vip/svt/common/T-2022.03/sverilog/src/vcs/svt_if_util.svip" target="_blank">SVT_IF_UTIL_SUPPORT_SIGNAL_LOGGING(1):</a>
<span style="margin-left:8px;"></span>683.1                   `ifdef SVT_FSDB_ENABLE 
<span style="margin-left:8px;"></span>683.2                     bit enable_signal_log = 0; 
<span style="margin-left:8px;"></span>683.3                    
<span style="margin-left:8px;"></span>683.4                     function void set_enable_signal_log(); 
<span style="margin-left:8px;"></span>683.5                       enable_signal_log = 1; 
<span style="margin-left:8px;"></span>683.6                     endfunction 
<span style="margin-left:8px;"></span>683.7                   `else 
<span style="margin-left:8px;"></span>683.8                     function void set_enable_signal_log(); 
<span style="margin-left:8px;"></span>683.9                        
<span style="margin-left:8px;"></span>683.10                    endfunction 
<span style="margin-left:8px;"></span>683.11                  `endif 
<span style="margin-left:8px;"></span>683.12                    string full_name; 
<span style="margin-left:8px;"></span>683.13     1/1            initial full_name = $sformatf(&quot;%m&quot;); 
<span style="margin-left:8px;"></span>683.14                   
<span style="margin-left:8px;"></span>683.15                     
<span style="margin-left:8px;"></span>683.16                    function string get_full_name(); 
<span style="margin-left:8px;"></span>683.17                      get_full_name = full_name; 
<span style="margin-left:8px;"></span>683.18                    endfunction 
<span style="margin-left:8px;"></span>683.19                   
<span style="margin-left:8px;"></span>683.20                    `ifdef SVT_FSDB_ENABLE 
<span style="margin-left:8px;"></span>683.21                    initial begin 
<span style="margin-left:8px;"></span>683.22                  `ifdef QUESTA 
<span style="margin-left:8px;"></span>683.23                       
<span style="margin-left:8px;"></span>683.24                       
<span style="margin-left:8px;"></span>683.25                      static reg [80*8:1] fsdbfile_plus_filename = {&quot;+fsdbfile+&quot;,`SVT_DEBUG_OPTS_FSDB_FILE_NAME}; 
<span style="margin-left:8px;"></span>683.26                  `endif 
<span style="margin-left:8px;"></span>683.27                      wait(enable_signal_log == 1); 
<span style="margin-left:8px;"></span>683.28                  `ifdef SVT_IF_UTIL_DISABLE_DEFAULT_FSDB 
<span style="margin-left:8px;"></span>683.29                       
<span style="margin-left:8px;"></span>683.30                       
<span style="margin-left:8px;"></span>683.31                       
<span style="margin-left:8px;"></span>683.32                       
<span style="margin-left:8px;"></span>683.33                       
<span style="margin-left:8px;"></span>683.34                      $fsdbDumpfile(`SVT_DEBUG_OPTS_FSDB_FILE_NAME, &quot;+no_default&quot;); 
<span style="margin-left:8px;"></span>683.35                  `endif 
<span style="margin-left:8px;"></span>683.36                  `ifdef QUESTA 
<span style="margin-left:8px;"></span>683.37                      $fsdbDumpvars(1,$sformatf(&quot;%m&quot;),&quot;+all&quot;,fsdbfile_plus_filename); 
<span style="margin-left:8px;"></span>683.38                  `else 
<span style="margin-left:8px;"></span>683.39                      $fsdbDumpvars(1,$sformatf(&quot;%m&quot;),&quot;+all&quot;,{&quot;+fsdbfile+&quot;,`SVT_DEBUG_OPTS_FSDB_FILE_NAME}); 
<span style="margin-left:8px;"></span>683.40                  `endif 
<span style="margin-left:8px;"></span>683.41                    end 
<span style="margin-left:8px;"></span>683.42                  `endif</span></pre>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod12.html" >svt_mphy_serial_tx_if</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">331</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
331            if(int'(clock_period - sync_clock_period) != 0) begin
               <font color = "red">-1-</font>  
332              pwm_clk = 0;
           <font color = "red">      ==></font>
333            end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_123'>
<a name="inst_tag_123_Line"></a>
<b>Line Coverage for Instance : <a href="mod12.html#inst_tag_123" >config_ss_tb.config_ss_env_intf.usb_serial_if.ssic_mtx_serial_if[0]</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s2"><td class="lf">TOTAL</td><td></td><td>44</td><td>10</td><td>22.73</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>293</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">INITIAL</td><td>306</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>311</td><td>11</td><td>1</td><td>9.09</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>330</td><td>23</td><td>1</td><td>4.35</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>683</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
<span style="margin-left:8px;"></span>292                       initial begin
<span style="margin-left:8px;"></span>293        1/1              pwm_clk = 1'b0;
<span style="margin-left:8px;"></span>294        1/1              xmtr_data = 'h0;
<span style="margin-left:8px;"></span>295        1/1              xmtr_8bit_data = 'h0;
<span style="margin-left:8px;"></span>296        1/1              xmtr_rd_value = 1'b0;
<span style="margin-left:8px;"></span>297        1/1              symbol_err = 1'b0;
<span style="margin-left:8px;"></span>298                     `ifdef SVT_MPHY_SERIAL_INTERNAL_CLK
<span style="margin-left:8px;"></span>299                         cdr_clk_n = 0;
<span style="margin-left:8px;"></span>300                         cdr_clk = 0;
<span style="margin-left:8px;"></span>301                         txclock_ls = 0;
<span style="margin-left:8px;"></span>302                         tx_mode = 1'b1; 
<span style="margin-left:8px;"></span>303                     `endif
<span style="margin-left:8px;"></span>304                       end
<span style="margin-left:8px;"></span>305                       initial begin
<span style="margin-left:8px;"></span>306        1/1              ref_period = `SVT_MPHY_PORT_SYMBOL_LENGTH;
<span style="margin-left:8px;"></span>307        <font color = "red">1/2     ==>      wait(refclk_ext === 1'b1);</font>
<span style="margin-left:8px;"></span>308        <font color = "red">0/1     ==>      start_clk_gen = 1'b1;</font>
<span style="margin-left:8px;"></span>309                       end
<span style="margin-left:8px;"></span>310                       always begin
<span style="margin-left:8px;"></span>311        <font color = "red">1/2     ==>      wait(start_clk_gen === 1'b1); //Wait till a valid transition seen on external REFCLK</font>
<span style="margin-left:8px;"></span>312        <font color = "red">0/2     ==>      @(negedge refclk_ext);</font>
<span style="margin-left:8px;"></span>313        <font color = "red">0/2     ==>      @(posedge refclk_ext);</font>
<span style="margin-left:8px;"></span>314        <font color = "red">0/1     ==>      on_period = $realtime;</font>
<span style="margin-left:8px;"></span>315        <font color = "red">0/2     ==>      @(posedge refclk_ext);</font>
<span style="margin-left:8px;"></span>316        <font color = "red">0/1     ==>      off_period = $realtime;</font>
<span style="margin-left:8px;"></span>317        <font color = "red">0/1     ==>      ref_period = off_period - on_period;</font>
<span style="margin-left:8px;"></span>318                       end
<span style="margin-left:8px;"></span>319                     `ifdef SVT_MPHY_SERIAL_INTERNAL_CLK
<span style="margin-left:8px;"></span>320                       // Logic to generate TX Bit Clock
<span style="margin-left:8px;"></span>321                       always begin
<span style="margin-left:8px;"></span>322                         wait(clock_period_pos != 0.0);
<span style="margin-left:8px;"></span>323                         #(clock_period_pos) cdr_clk_n = ~cdr_clk_n;
<span style="margin-left:8px;"></span>324                         #(clock_period_neg) cdr_clk_n = ~cdr_clk_n;
<span style="margin-left:8px;"></span>325                       end
<span style="margin-left:8px;"></span>326                      `endif
<span style="margin-left:8px;"></span>327                     
<span style="margin-left:8px;"></span>328                       // Logic to generate PWM_CLK 
<span style="margin-left:8px;"></span>329                       always begin
<span style="margin-left:8px;"></span>330        <font color = "red">1/2     ==>      wait(clock_period != 0);</font>
<span style="margin-left:8px;"></span>331        <font color = "red">0/1     ==>      if(int'(clock_period - sync_clock_period) != 0) begin</font>
<span style="margin-left:8px;"></span>332        <font color = "red">0/1     ==>        pwm_clk = 0;</font>
<span style="margin-left:8px;"></span>333                         end
                   <font color = "red">==>  MISSING_ELSE</font>
<span style="margin-left:8px;"></span>334        <font color = "red">0/2     ==>      @(posedge clk); </font>
<span style="margin-left:8px;"></span>335        <font color = "red">0/1     ==>      pwm_clk = 1'b1;</font>
<span style="margin-left:8px;"></span>336        <font color = "red">0/2     ==>      #(clock_period*fixed_minor_factor/2);</font>
<span style="margin-left:8px;"></span>337        <font color = "red">0/1     ==>      pwm_clk = 1'b0;</font>
<span style="margin-left:8px;"></span>338        <font color = "red">0/2     ==>      #(clock_period*fixed_minor_factor/2);</font>
<span style="margin-left:8px;"></span>339        <font color = "red">0/1     ==>      pwm_clk = 1'b1;</font>
<span style="margin-left:8px;"></span>340        <font color = "red">0/2     ==>      #(clock_period*(1-(2*fixed_minor_factor))/2);</font>
<span style="margin-left:8px;"></span>341        <font color = "red">0/1     ==>      pwm_clk = 1'b0;</font>
<span style="margin-left:8px;"></span>342        <font color = "red">0/2     ==>      #(clock_period*(1-(2*fixed_minor_factor))/2);</font>
<span style="margin-left:8px;"></span>343        <font color = "red">0/1     ==>      pwm_clk = 1'b1;</font>
<span style="margin-left:8px;"></span>344        <font color = "red">0/2     ==>      #(clock_period*fixed_minor_factor/2);</font>
<span style="margin-left:8px;"></span>345        <font color = "red">0/1     ==>      pwm_clk = 1'b0;</font>
<span style="margin-left:8px;"></span>346        <font color = "red">0/1     ==>      sync_clock_period = clock_period;</font>
<span style="margin-left:8px;"></span>347                       end
<span style="margin-left:8px;"></span>348                     `endif
<span style="margin-left:8px;"></span>349                     
<span style="margin-left:8px;"></span>350                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>351                       /** Clocking block that defines VIP DRIVER's serial TX Interface signals synchronization and directionality. */
<span style="margin-left:8px;"></span>352                       clocking tx_cb @(posedge clk or reset_occurred);
<span style="margin-left:8px;"></span>353                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>354                         output tx_dp;
<span style="margin-left:8px;"></span>355                         output tx_dn;
<span style="margin-left:8px;"></span>356                       endclocking
<span style="margin-left:8px;"></span>357                     
<span style="margin-left:8px;"></span>358                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>359                       /** Clocking block that defines VIP MONITOR's serial TX Interface signals synchronization and directionality. */
<span style="margin-left:8px;"></span>360                       clocking monitor_tx_cb @(negedge clk or reset_occurred);
<span style="margin-left:8px;"></span>361                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>362                         input tx_dp;
<span style="margin-left:8px;"></span>363                         input tx_dn;
<span style="margin-left:8px;"></span>364                       endclocking
<span style="margin-left:8px;"></span>365                     
<span style="margin-left:8px;"></span>366                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>367                       /**
<span style="margin-left:8px;"></span>368                        * Clocking block that defines MPHY VIP TX's debug signal
<span style="margin-left:8px;"></span>369                        * synchronization and directionality.
<span style="margin-left:8px;"></span>370                        */
<span style="margin-left:8px;"></span>371                       clocking mtx_debug_cb @(posedge clk or reset_occurred);
<span style="margin-left:8px;"></span>372                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>373                         output                                            fsm_state;
<span style="margin-left:8px;"></span>374                         output                                            curr_fsm_state;
<span style="margin-left:8px;"></span>375                         output                                            xmtr_data;
<span style="margin-left:8px;"></span>376                         output                                            xmtr_8bit_data;
<span style="margin-left:8px;"></span>377                         output                                            xmtr_rd_value;
<span style="margin-left:8px;"></span>378                         output                                            symbol_err;
<span style="margin-left:8px;"></span>379                       endclocking
<span style="margin-left:8px;"></span>380                       
<span style="margin-left:8px;"></span>381                     `ifdef SVT_MPHY_MON_DEBUG_PORT_ENABLE
<span style="margin-left:8px;"></span>382                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>383                       /**
<span style="margin-left:8px;"></span>384                        * Clocking block that defines MPHY VIP Monitor TX's debug signal
<span style="margin-left:8px;"></span>385                        * synchronization and directionality.
<span style="margin-left:8px;"></span>386                        */
<span style="margin-left:8px;"></span>387                       clocking mtx_mon_debug_cb @(negedge clk or reset_occurred);
<span style="margin-left:8px;"></span>388                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>389                         output                                            mon_fsm_state;
<span style="margin-left:8px;"></span>390                         output                                            mon_curr_fsm_state;
<span style="margin-left:8px;"></span>391                         output                                            psv_mon_fsm_state;
<span style="margin-left:8px;"></span>392                         output                                            psv_mon_curr_fsm_state;
<span style="margin-left:8px;"></span>393                         output                                            xmtr_data;
<span style="margin-left:8px;"></span>394                         output                                            xmtr_8bit_data;
<span style="margin-left:8px;"></span>395                       endclocking  
<span style="margin-left:8px;"></span>396                     `endif
<span style="margin-left:8px;"></span>397                     
<span style="margin-left:8px;"></span>398                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>399                       /** Defines a timed modport that is synchronous to the input clock suitable for connecting to serial transmitter of a active VIP. */
<span style="margin-left:8px;"></span>400                       modport tx_port(clocking tx_cb, output tx_dp, output tx_dn);
<span style="margin-left:8px;"></span>401                     
<span style="margin-left:8px;"></span>402                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>403                       /** Defines a timed modport that is synchronous to the input clock suitable for connecting to serial transmitter monitor of a passive VIP. */
<span style="margin-left:8px;"></span>404                       modport monitor_tx_port(clocking monitor_tx_cb, input tx_dp, input tx_dn);
<span style="margin-left:8px;"></span>405                     
<span style="margin-left:8px;"></span>406                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>407                       /** Clocking block that defines VIP DRIVER's serial TX Interface signals synchronization and directionality. */
<span style="margin-left:8px;"></span>408                       clocking tx_pwm_cb @(posedge pwm_clk or reset_occurred);
<span style="margin-left:8px;"></span>409                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>410                         output tx_dp;
<span style="margin-left:8px;"></span>411                         output tx_dn;
<span style="margin-left:8px;"></span>412                       endclocking
<span style="margin-left:8px;"></span>413                       
<span style="margin-left:8px;"></span>414                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>415                       /** Clocking block that defines VIP MONITOR's serial TX Interface signals synchronization and directionality. */
<span style="margin-left:8px;"></span>416                       clocking monitor_tx_pwm_cb @(negedge pwm_clk or reset_occurred);
<span style="margin-left:8px;"></span>417                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>418                         input tx_dp;
<span style="margin-left:8px;"></span>419                         input tx_dn;
<span style="margin-left:8px;"></span>420                       endclocking
<span style="margin-left:8px;"></span>421                       
<span style="margin-left:8px;"></span>422                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>423                       /** Defines a timed modport that is synchronous to the input clock suitable for connecting to serial transmitter of a active VIP. */
<span style="margin-left:8px;"></span>424                       modport tx_pwm_port(clocking tx_pwm_cb, output tx_dp, output tx_dn);
<span style="margin-left:8px;"></span>425                       
<span style="margin-left:8px;"></span>426                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>427                       /** Defines a timed modport that is synchronous to the input clock suitable for connecting to serial transmitter monitor of a passive VIP. */
<span style="margin-left:8px;"></span>428                       modport monitor_tx_pwm_port(clocking monitor_tx_pwm_cb, input tx_dp, input tx_dn, input AUX_Hibern8_Type_II);
<span style="margin-left:8px;"></span>429                     
<span style="margin-left:8px;"></span>430                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>431                       /** Modport used to connect VIP MPHY M-TX to debug interface signals. */
<span style="margin-left:8px;"></span>432                       modport mtx_debug_port(clocking mtx_debug_cb);
<span style="margin-left:8px;"></span>433                     
<span style="margin-left:8px;"></span>434                     `ifdef SVT_MPHY_MON_DEBUG_PORT_ENABLE
<span style="margin-left:8px;"></span>435                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>436                       /** Modport used to connect VIP MPHY Monitor M-TX to debug interface signals. */
<span style="margin-left:8px;"></span>437                       modport mtx_mon_debug_port(clocking mtx_mon_debug_cb);
<span style="margin-left:8px;"></span>438                     `endif
<span style="margin-left:8px;"></span>439                     
<span style="margin-left:8px;"></span>440                     `ifdef SVT_MPHY_SERIAL_INTERNAL_CLK
<span style="margin-left:8px;"></span>441                     `ifndef __SVDOC__
<span style="margin-left:8px;"></span>442                       // Logic to generate RX PWM free running Bit Clock 
<span style="margin-left:8px;"></span>443                       initial begin
<span style="margin-left:8px;"></span>444                         wait(clock_period != 0.0);
<span style="margin-left:8px;"></span>445                         txclock_ls_free_running = 0;
<span style="margin-left:8px;"></span>446                         if(is_passive) begin
<span style="margin-left:8px;"></span>447                           forever begin
<span style="margin-left:8px;"></span>448                             txclock_ls_free_running = ~txclock_ls_free_running;
<span style="margin-left:8px;"></span>449                             #(clock_period/2);
<span style="margin-left:8px;"></span>450                           end 
<span style="margin-left:8px;"></span>451                         end
<span style="margin-left:8px;"></span>452                       end
<span style="margin-left:8px;"></span>453                     
<span style="margin-left:8px;"></span>454                       // Logic to select between RX PWM Bit Clock and RX HS Bit Clock 
<span style="margin-left:8px;"></span>455                       always begin
<span style="margin-left:8px;"></span>456                         @(txclock_hs or tx_mode or is_passive or txclock_ls_free_running);
<span style="margin-left:8px;"></span>457                           cdr_clk = is_passive ? (tx_mode ? txclock_ls_free_running : txclock_hs) : 0;
<span style="margin-left:8px;"></span>458                       end
<span style="margin-left:8px;"></span>459                       
<span style="margin-left:8px;"></span>460                       // Logic to select between CDR clock output or Non-CDR clock output
<span style="margin-left:8px;"></span>461                       always begin
<span style="margin-left:8px;"></span>462                         @(is_passive or cdr_clk_n or cdr_clk);
<span style="margin-left:8px;"></span>463                           clk = is_passive ? cdr_clk : cdr_clk_n;   
<span style="margin-left:8px;"></span>464                       end 
<span style="margin-left:8px;"></span>465                     
<span style="margin-left:8px;"></span>466                       // Logic to select between pwm_clk and free running clock
<span style="margin-left:8px;"></span>467                       always begin
<span style="margin-left:8px;"></span>468                         @(is_passive or txclock_ls_free_running or pwm_clk);
<span style="margin-left:8px;"></span>469                           pwm_clk = is_passive ? txclock_ls_free_running : pwm_clk;   
<span style="margin-left:8px;"></span>470                       end 
<span style="margin-left:8px;"></span>471                     `endif
<span style="margin-left:8px;"></span>472                     
<span style="margin-left:8px;"></span>473                       /** @cond PRIVATE */
<span style="margin-left:8px;"></span>474                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>475                       // Additions for Clock_Recovery
<span style="margin-left:8px;"></span>476                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>477                       logic clock_recovery_enable = 1;
<span style="margin-left:8px;"></span>478                     
<span style="margin-left:8px;"></span>479                       wire vip_rx_clk;         // Clock used to drive the VIP for RX
<span style="margin-left:8px;"></span>480                       wire data_in;            // Differential receiver data
<span style="margin-left:8px;"></span>481                       wire extract_clk;        // Clock generation
<span style="margin-left:8px;"></span>482                       wire phase_det;          // Phase detection
<span style="margin-left:8px;"></span>483                       wire phase_rst;          // Phase reset
<span style="margin-left:8px;"></span>484                       wire pll_disable;        // Driven high to select an unfiltered clock (no PLL)
<span style="margin-left:8px;"></span>485                       wire rec_clk_valid;      // Output asserted when txclock_hs is valid
<span style="margin-left:8px;"></span>486                     
<span style="margin-left:8px;"></span>487                       reg  clk4x;              // Input clock for clock recovery
<span style="margin-left:8px;"></span>488                       reg  clk2x;              // Divide by clock for vip_tx_clk generation
<span style="margin-left:8px;"></span>489                       reg  vip_tx_clk;         // Clock used to drive the VIP for TX (clk4x divided by 4)
<span style="margin-left:8px;"></span>490                       reg  data_phase_0;       // Phase detection
<span style="margin-left:8px;"></span>491                       reg  data_phase_1;       // Phase detection
<span style="margin-left:8px;"></span>492                       reg  data_phase_2;       // Phase detection
<span style="margin-left:8px;"></span>493                       reg  data_phase_3;       // Phase detection
<span style="margin-left:8px;"></span>494                       reg  extract_clk_reg;    // Clock generation
<span style="margin-left:8px;"></span>495                       reg  feed_back;          // Phase detection
<span style="margin-left:8px;"></span>496                       reg  pll_clk;            // Clock generation
<span style="margin-left:8px;"></span>497                       reg  pll_rec_clk;        // Clock generation
<span style="margin-left:8px;"></span>498                       reg  pll_reset;          // Driven high to reset the PLL
<span style="margin-left:8px;"></span>499                     
<span style="margin-left:8px;"></span>500                       reg  refclk;
<span style="margin-left:8px;"></span>501                       /** @endcond  */
<span style="margin-left:8px;"></span>502                     
<span style="margin-left:8px;"></span>503                     `ifndef __SVDOC__
<span style="margin-left:8px;"></span>504                       initial begin
<span style="margin-left:8px;"></span>505                         wait(clock_period != 0.0);
<span style="margin-left:8px;"></span>506                         refclk = 1;
<span style="margin-left:8px;"></span>507                         if(is_passive) begin
<span style="margin-left:8px;"></span>508                           forever begin
<span style="margin-left:8px;"></span>509                             refclk = ~refclk;
<span style="margin-left:8px;"></span>510                             #(clock_period/8);
<span style="margin-left:8px;"></span>511                             refclk = ~refclk;
<span style="margin-left:8px;"></span>512                             #(clock_period/8);
<span style="margin-left:8px;"></span>513                             refclk = ~refclk;
<span style="margin-left:8px;"></span>514                             #(clock_period/8);
<span style="margin-left:8px;"></span>515                             refclk = ~refclk;
<span style="margin-left:8px;"></span>516                             #((clock_period/2) - (3*(clock_period/8)));
<span style="margin-left:8px;"></span>517                             refclk = ~refclk;
<span style="margin-left:8px;"></span>518                             #(clock_period/8);
<span style="margin-left:8px;"></span>519                             refclk = ~refclk;
<span style="margin-left:8px;"></span>520                             #(clock_period/8);
<span style="margin-left:8px;"></span>521                             refclk = ~refclk;
<span style="margin-left:8px;"></span>522                             #(clock_period/8);
<span style="margin-left:8px;"></span>523                             refclk = ~refclk;
<span style="margin-left:8px;"></span>524                             #(((clock_period) - (clock_period/2)) - (3*(clock_period/8)));
<span style="margin-left:8px;"></span>525                           end
<span style="margin-left:8px;"></span>526                         end  
<span style="margin-left:8px;"></span>527                       end
<span style="margin-left:8px;"></span>528                     
<span style="margin-left:8px;"></span>529                     
<span style="margin-left:8px;"></span>530                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>531                       // Additions for Clock_Recovery
<span style="margin-left:8px;"></span>532                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>533                       assign data_in = ((tx_dp === 1'bz) || (tx_dp === 1'bx)) ? 1'b0 : tx_dp;
<span style="margin-left:8px;"></span>534                     
<span style="margin-left:8px;"></span>535                       // Use the unfiltered transmit clock whenever the DPLL is not ready
<span style="margin-left:8px;"></span>536                       assign pll_disable = (rec_clk_valid !== 1'b1) ? 1'b1 : 1'b0;
<span style="margin-left:8px;"></span>537                     
<span style="margin-left:8px;"></span>538                       // Filter the output clock as per mode (normal vs. clock recovery)
<span style="margin-left:8px;"></span>539                       assign vip_rx_clk = (clock_recovery_enable === 1'b1) ? txclock_hs : vip_tx_clk;
<span style="margin-left:8px;"></span>540                     
<span style="margin-left:8px;"></span>541                       // Output clock for the VIP is from the recovered clock
<span style="margin-left:8px;"></span>542                       assign txclock_hs = (pll_rec_clk);
<span style="margin-left:8px;"></span>543                     
<span style="margin-left:8px;"></span>544                       // When the VIP is transmitting, or the PLL is disabled, disable the recovery of clock
<span style="margin-left:8px;"></span>545                       assign phase_rst = ((pll_disable) |
<span style="margin-left:8px;"></span>546                                           ((((data_phase_2 | !data_phase_3) &amp; (!data_phase_2 | data_phase_3)) )));
<span style="margin-left:8px;"></span>547                     
<span style="margin-left:8px;"></span>548                       // Phase detection
<span style="margin-left:8px;"></span>549                       assign phase_det = (feed_back ^ pll_clk);
<span style="margin-left:8px;"></span>550                     
<span style="margin-left:8px;"></span>551                       // Clock extraction
<span style="margin-left:8px;"></span>552                       assign extract_clk = (phase_det &amp; phase_rst &amp; ~extract_clk_reg);
<span style="margin-left:8px;"></span>553                     
<span style="margin-left:8px;"></span>554                       // Clock valid condition
<span style="margin-left:8px;"></span>555                       assign rec_clk_valid = (pll_reset === 1'b0) ? 1'b1 : 1'b0;
<span style="margin-left:8px;"></span>556                     
<span style="margin-left:8px;"></span>557                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>558                       // Additions for Clock_Recovery
<span style="margin-left:8px;"></span>559                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>560                       // Initialize all registers
<span style="margin-left:8px;"></span>561                       initial begin
<span style="margin-left:8px;"></span>562                         clk4x           = 1'b0;
<span style="margin-left:8px;"></span>563                         clk2x           = 1'b0;
<span style="margin-left:8px;"></span>564                         vip_tx_clk      = 1'b0;
<span style="margin-left:8px;"></span>565                         data_phase_0    = 1'b0;
<span style="margin-left:8px;"></span>566                         data_phase_1    = 1'b0;
<span style="margin-left:8px;"></span>567                         data_phase_2    = 1'b0;
<span style="margin-left:8px;"></span>568                         data_phase_3    = 1'b0;
<span style="margin-left:8px;"></span>569                         extract_clk_reg = 1'b0;
<span style="margin-left:8px;"></span>570                         feed_back       = 1'b0;
<span style="margin-left:8px;"></span>571                         pll_clk         = 1'b0;
<span style="margin-left:8px;"></span>572                         pll_rec_clk     = 1'b0;
<span style="margin-left:8px;"></span>573                         pll_reset       = 1'b1;
<span style="margin-left:8px;"></span>574                       end
<span style="margin-left:8px;"></span>575                     
<span style="margin-left:8px;"></span>576                       // Reset the DPLL at startup
<span style="margin-left:8px;"></span>577                       initial begin
<span style="margin-left:8px;"></span>578                         @(posedge refclk);
<span style="margin-left:8px;"></span>579                         @(posedge refclk);
<span style="margin-left:8px;"></span>580                         pll_reset = 0;
<span style="margin-left:8px;"></span>581                       end
<span style="margin-left:8px;"></span>582                     
<span style="margin-left:8px;"></span>583                       // Generation of control signals
<span style="margin-left:8px;"></span>584                       always @ (posedge clk4x or is_passive) begin
<span style="margin-left:8px;"></span>585                         if(is_passive) begin
<span style="margin-left:8px;"></span>586                           data_phase_0 &lt;= data_in;
<span style="margin-left:8px;"></span>587                           data_phase_1 &lt;= data_phase_0;
<span style="margin-left:8px;"></span>588                           data_phase_2 &lt;= data_phase_1;
<span style="margin-left:8px;"></span>589                           data_phase_3 &lt;= data_phase_2;
<span style="margin-left:8px;"></span>590                           extract_clk_reg &lt;= phase_det &amp; phase_rst;
<span style="margin-left:8px;"></span>591                         end
<span style="margin-left:8px;"></span>592                         else begin
<span style="margin-left:8px;"></span>593                           data_phase_0 &lt;= 0;
<span style="margin-left:8px;"></span>594                           data_phase_1 &lt;= 0;
<span style="margin-left:8px;"></span>595                           data_phase_2 &lt;= 0;
<span style="margin-left:8px;"></span>596                           data_phase_3 &lt;= 0;
<span style="margin-left:8px;"></span>597                           extract_clk_reg &lt;= 0;
<span style="margin-left:8px;"></span>598                         end     
<span style="margin-left:8px;"></span>599                       end
<span style="margin-left:8px;"></span>600                     
<span style="margin-left:8px;"></span>601                       // Generation of feedback
<span style="margin-left:8px;"></span>602                       always @ (posedge clk4x or is_passive) begin
<span style="margin-left:8px;"></span>603                         if(is_passive) begin 
<span style="margin-left:8px;"></span>604                           if (pll_reset) begin
<span style="margin-left:8px;"></span>605                             feed_back &lt;= 1'b1;
<span style="margin-left:8px;"></span>606                           end
<span style="margin-left:8px;"></span>607                           else begin
<span style="margin-left:8px;"></span>608                             feed_back &lt;= (!feed_back) &amp; phase_rst;
<span style="margin-left:8px;"></span>609                           end
<span style="margin-left:8px;"></span>610                         end
<span style="margin-left:8px;"></span>611                         else begin
<span style="margin-left:8px;"></span>612                           feed_back &lt;= 0; 
<span style="margin-left:8px;"></span>613                         end    
<span style="margin-left:8px;"></span>614                       end
<span style="margin-left:8px;"></span>615                     
<span style="margin-left:8px;"></span>616                       // Generation of clock
<span style="margin-left:8px;"></span>617                       always @ (posedge clk4x or is_passive) begin
<span style="margin-left:8px;"></span>618                         if(is_passive) begin
<span style="margin-left:8px;"></span>619                           if (pll_reset) begin
<span style="margin-left:8px;"></span>620                             pll_clk &lt;= 1'b1;
<span style="margin-left:8px;"></span>621                           end
<span style="margin-left:8px;"></span>622                           else begin
<span style="margin-left:8px;"></span>623                             pll_clk &lt;= phase_det &amp; phase_rst;
<span style="margin-left:8px;"></span>624                           end
<span style="margin-left:8px;"></span>625                         end
<span style="margin-left:8px;"></span>626                         else begin
<span style="margin-left:8px;"></span>627                           pll_clk &lt;= 0;   
<span style="margin-left:8px;"></span>628                         end  
<span style="margin-left:8px;"></span>629                       end
<span style="margin-left:8px;"></span>630                     
<span style="margin-left:8px;"></span>631                       // Generation of recovered clock
<span style="margin-left:8px;"></span>632                       always @ (posedge clk4x or is_passive) begin
<span style="margin-left:8px;"></span>633                         if(is_passive) begin   
<span style="margin-left:8px;"></span>634                           if (pll_reset) begin
<span style="margin-left:8px;"></span>635                             pll_rec_clk &lt;= 1'b0;
<span style="margin-left:8px;"></span>636                           end
<span style="margin-left:8px;"></span>637                           else begin
<span style="margin-left:8px;"></span>638                             pll_rec_clk &lt;= extract_clk;
<span style="margin-left:8px;"></span>639                           end
<span style="margin-left:8px;"></span>640                         end
<span style="margin-left:8px;"></span>641                         else begin
<span style="margin-left:8px;"></span>642                           pll_rec_clk &lt;= 0; 
<span style="margin-left:8px;"></span>643                         end     
<span style="margin-left:8px;"></span>644                       end
<span style="margin-left:8px;"></span>645                     
<span style="margin-left:8px;"></span>646                       //-------------------------------------------------------------------------
<span style="margin-left:8px;"></span>647                       // Generates the TX clock based on the clock_recovery_enable setting
<span style="margin-left:8px;"></span>648                       //-------------------------------------------------------------------------
<span style="margin-left:8px;"></span>649                     
<span style="margin-left:8px;"></span>650                       //--------------------------------------------------------------------------
<span style="margin-left:8px;"></span>651                       // When clock recovery is disabled, the VIP TX clock is the input clock
<span style="margin-left:8px;"></span>652                       //--------------------------------------------------------------------------
<span style="margin-left:8px;"></span>653                       always @ (refclk or is_passive) begin
<span style="margin-left:8px;"></span>654                         if(is_passive) begin
<span style="margin-left:8px;"></span>655                           if (clock_recovery_enable === 1'b1) begin
<span style="margin-left:8px;"></span>656                             clk4x = refclk;
<span style="margin-left:8px;"></span>657                           end else begin
<span style="margin-left:8px;"></span>658                             vip_tx_clk = refclk;
<span style="margin-left:8px;"></span>659                           end
<span style="margin-left:8px;"></span>660                         end
<span style="margin-left:8px;"></span>661                         else begin
<span style="margin-left:8px;"></span>662                           clk4x = 0;
<span style="margin-left:8px;"></span>663                           vip_tx_clk = 0;    
<span style="margin-left:8px;"></span>664                         end   
<span style="margin-left:8px;"></span>665                       end
<span style="margin-left:8px;"></span>666                     
<span style="margin-left:8px;"></span>667                       always @ (posedge clk4x) begin
<span style="margin-left:8px;"></span>668                         clk2x = ~clk2x;
<span style="margin-left:8px;"></span>669                       end
<span style="margin-left:8px;"></span>670                     
<span style="margin-left:8px;"></span>671                       //--------------------------------------------------------------------------
<span style="margin-left:8px;"></span>672                       // When clock recovery is enabled, the VIP TX clock is 1/4 the input clock
<span style="margin-left:8px;"></span>673                       //--------------------------------------------------------------------------
<span style="margin-left:8px;"></span>674                       always @ (posedge clk2x) begin
<span style="margin-left:8px;"></span>675                         if (clock_recovery_enable === 1'b1) begin
<span style="margin-left:8px;"></span>676                           vip_tx_clk = ~vip_tx_clk;
<span style="margin-left:8px;"></span>677                         end
<span style="margin-left:8px;"></span>678                       end
<span style="margin-left:8px;"></span>679                     `endif
<span style="margin-left:8px;"></span>680                     `endif
<span style="margin-left:8px;"></span>681                     
<span style="margin-left:8px;"></span>682                      /** Add support for signal logging. */
<img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAWklEQVQoU2P8DwQMeAATPkmQHOPdu3f/d3R0MEhJSaGoffHiBUNeXh4DA8iK5ORkkDUoODAwECT1H6wABIqLi+EKEhMTYcIIBSCRtLS0/0FBQXBJEIORYl8AAFaWVAK2EPn+AAAAAElFTkSuQmCC" onclick="var macroSpan=$(this).next().next('#macro_-490594829_683');if (macroSpan.css('display')=='none') {macroSpan.css('display', 'block');this.src='data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAWklEQVQoU2P8DwQMeAATPkmQHOPdu3f/d3R0MEhJSaGoffHiBUNeXh4DA8iK5ORkkDUoODAwECT1H6wABIqLi+EKEhMTYcIIBSCRtLS0/0FBQXBJEIORYl8AAFaWVAK2EPn+AAAAAElFTkSuQmCC';} else {macroSpan.css('display', 'none');this.src='data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAV0lEQVQoU4VP2w3AIAi8dg3ngwVwDSZAR3MVak2KiamJ98Pd5Xjh+dBaC7rUayi8YGa4O0opQ07cwVJKqLUi57wPhKuqIKL/hKVttyI8EYGZzcjxSJze7GaHXHvKclWLAAAAAElFTkSuQmCC';}">683        <span onclick="var macroSpan=$(this).next('#macro_-490594829_683');if (macroSpan.css('display')=='none') {macroSpan.css('display', 'block');} else {macroSpan.css('display', 'none');}">1/1           `SVT_IF_UTIL_SUPPORT_SIGNAL_LOGGING(1)<br/></span><span id="macro_-490594829_683" style="background-color:#F0F0F0; display:block;"><span style="margin-left:8px;"></span><a href="/nfs_cadtools/synopsys/vip_instl_dir/instal_dir/vip/svt/common/T-2022.03/sverilog/src/vcs/svt_if_util.svip" target="_blank">SVT_IF_UTIL_SUPPORT_SIGNAL_LOGGING(1):</a>
<span style="margin-left:8px;"></span>683.1                   `ifdef SVT_FSDB_ENABLE 
<span style="margin-left:8px;"></span>683.2                     bit enable_signal_log = 0; 
<span style="margin-left:8px;"></span>683.3                    
<span style="margin-left:8px;"></span>683.4                     function void set_enable_signal_log(); 
<span style="margin-left:8px;"></span>683.5                       enable_signal_log = 1; 
<span style="margin-left:8px;"></span>683.6                     endfunction 
<span style="margin-left:8px;"></span>683.7                   `else 
<span style="margin-left:8px;"></span>683.8                     function void set_enable_signal_log(); 
<span style="margin-left:8px;"></span>683.9                        
<span style="margin-left:8px;"></span>683.10                    endfunction 
<span style="margin-left:8px;"></span>683.11                  `endif 
<span style="margin-left:8px;"></span>683.12                    string full_name; 
<span style="margin-left:8px;"></span>683.13     1/1            initial full_name = $sformatf(&quot;%m&quot;); 
<span style="margin-left:8px;"></span>683.14                   
<span style="margin-left:8px;"></span>683.15                     
<span style="margin-left:8px;"></span>683.16                    function string get_full_name(); 
<span style="margin-left:8px;"></span>683.17                      get_full_name = full_name; 
<span style="margin-left:8px;"></span>683.18                    endfunction 
<span style="margin-left:8px;"></span>683.19                   
<span style="margin-left:8px;"></span>683.20                    `ifdef SVT_FSDB_ENABLE 
<span style="margin-left:8px;"></span>683.21                    initial begin 
<span style="margin-left:8px;"></span>683.22                  `ifdef QUESTA 
<span style="margin-left:8px;"></span>683.23                       
<span style="margin-left:8px;"></span>683.24                       
<span style="margin-left:8px;"></span>683.25                      static reg [80*8:1] fsdbfile_plus_filename = {&quot;+fsdbfile+&quot;,`SVT_DEBUG_OPTS_FSDB_FILE_NAME}; 
<span style="margin-left:8px;"></span>683.26                  `endif 
<span style="margin-left:8px;"></span>683.27                      wait(enable_signal_log == 1); 
<span style="margin-left:8px;"></span>683.28                  `ifdef SVT_IF_UTIL_DISABLE_DEFAULT_FSDB 
<span style="margin-left:8px;"></span>683.29                       
<span style="margin-left:8px;"></span>683.30                       
<span style="margin-left:8px;"></span>683.31                       
<span style="margin-left:8px;"></span>683.32                       
<span style="margin-left:8px;"></span>683.33                       
<span style="margin-left:8px;"></span>683.34                      $fsdbDumpfile(`SVT_DEBUG_OPTS_FSDB_FILE_NAME, &quot;+no_default&quot;); 
<span style="margin-left:8px;"></span>683.35                  `endif 
<span style="margin-left:8px;"></span>683.36                  `ifdef QUESTA 
<span style="margin-left:8px;"></span>683.37                      $fsdbDumpvars(1,$sformatf(&quot;%m&quot;),&quot;+all&quot;,fsdbfile_plus_filename); 
<span style="margin-left:8px;"></span>683.38                  `else 
<span style="margin-left:8px;"></span>683.39                      $fsdbDumpvars(1,$sformatf(&quot;%m&quot;),&quot;+all&quot;,{&quot;+fsdbfile+&quot;,`SVT_DEBUG_OPTS_FSDB_FILE_NAME}); 
<span style="margin-left:8px;"></span>683.40                  `endif 
<span style="margin-left:8px;"></span>683.41                    end 
<span style="margin-left:8px;"></span>683.42                  `endif</span></pre>
<hr>
<a name="inst_tag_123_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod12.html#inst_tag_123" >config_ss_tb.config_ss_env_intf.usb_serial_if.ssic_mtx_serial_if[0]</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">331</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
331            if(int'(clock_period - sync_clock_period) != 0) begin
               <font color = "red">-1-</font>  
332              pwm_clk = 0;
           <font color = "red">      ==></font>
333            end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_124'>
<a name="inst_tag_124_Line"></a>
<b>Line Coverage for Instance : <a href="mod12.html#inst_tag_124" >config_ss_tb.config_ss_env_intf.usb_serial_if.ssic_mtx_serial_if[1]</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s2"><td class="lf">TOTAL</td><td></td><td>44</td><td>10</td><td>22.73</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>293</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">INITIAL</td><td>306</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>311</td><td>11</td><td>1</td><td>9.09</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>330</td><td>23</td><td>1</td><td>4.35</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>683</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
<span style="margin-left:8px;"></span>292                       initial begin
<span style="margin-left:8px;"></span>293        1/1              pwm_clk = 1'b0;
<span style="margin-left:8px;"></span>294        1/1              xmtr_data = 'h0;
<span style="margin-left:8px;"></span>295        1/1              xmtr_8bit_data = 'h0;
<span style="margin-left:8px;"></span>296        1/1              xmtr_rd_value = 1'b0;
<span style="margin-left:8px;"></span>297        1/1              symbol_err = 1'b0;
<span style="margin-left:8px;"></span>298                     `ifdef SVT_MPHY_SERIAL_INTERNAL_CLK
<span style="margin-left:8px;"></span>299                         cdr_clk_n = 0;
<span style="margin-left:8px;"></span>300                         cdr_clk = 0;
<span style="margin-left:8px;"></span>301                         txclock_ls = 0;
<span style="margin-left:8px;"></span>302                         tx_mode = 1'b1; 
<span style="margin-left:8px;"></span>303                     `endif
<span style="margin-left:8px;"></span>304                       end
<span style="margin-left:8px;"></span>305                       initial begin
<span style="margin-left:8px;"></span>306        1/1              ref_period = `SVT_MPHY_PORT_SYMBOL_LENGTH;
<span style="margin-left:8px;"></span>307        <font color = "red">1/2     ==>      wait(refclk_ext === 1'b1);</font>
<span style="margin-left:8px;"></span>308        <font color = "red">0/1     ==>      start_clk_gen = 1'b1;</font>
<span style="margin-left:8px;"></span>309                       end
<span style="margin-left:8px;"></span>310                       always begin
<span style="margin-left:8px;"></span>311        <font color = "red">1/2     ==>      wait(start_clk_gen === 1'b1); //Wait till a valid transition seen on external REFCLK</font>
<span style="margin-left:8px;"></span>312        <font color = "red">0/2     ==>      @(negedge refclk_ext);</font>
<span style="margin-left:8px;"></span>313        <font color = "red">0/2     ==>      @(posedge refclk_ext);</font>
<span style="margin-left:8px;"></span>314        <font color = "red">0/1     ==>      on_period = $realtime;</font>
<span style="margin-left:8px;"></span>315        <font color = "red">0/2     ==>      @(posedge refclk_ext);</font>
<span style="margin-left:8px;"></span>316        <font color = "red">0/1     ==>      off_period = $realtime;</font>
<span style="margin-left:8px;"></span>317        <font color = "red">0/1     ==>      ref_period = off_period - on_period;</font>
<span style="margin-left:8px;"></span>318                       end
<span style="margin-left:8px;"></span>319                     `ifdef SVT_MPHY_SERIAL_INTERNAL_CLK
<span style="margin-left:8px;"></span>320                       // Logic to generate TX Bit Clock
<span style="margin-left:8px;"></span>321                       always begin
<span style="margin-left:8px;"></span>322                         wait(clock_period_pos != 0.0);
<span style="margin-left:8px;"></span>323                         #(clock_period_pos) cdr_clk_n = ~cdr_clk_n;
<span style="margin-left:8px;"></span>324                         #(clock_period_neg) cdr_clk_n = ~cdr_clk_n;
<span style="margin-left:8px;"></span>325                       end
<span style="margin-left:8px;"></span>326                      `endif
<span style="margin-left:8px;"></span>327                     
<span style="margin-left:8px;"></span>328                       // Logic to generate PWM_CLK 
<span style="margin-left:8px;"></span>329                       always begin
<span style="margin-left:8px;"></span>330        <font color = "red">1/2     ==>      wait(clock_period != 0);</font>
<span style="margin-left:8px;"></span>331        <font color = "red">0/1     ==>      if(int'(clock_period - sync_clock_period) != 0) begin</font>
<span style="margin-left:8px;"></span>332        <font color = "red">0/1     ==>        pwm_clk = 0;</font>
<span style="margin-left:8px;"></span>333                         end
                   <font color = "red">==>  MISSING_ELSE</font>
<span style="margin-left:8px;"></span>334        <font color = "red">0/2     ==>      @(posedge clk); </font>
<span style="margin-left:8px;"></span>335        <font color = "red">0/1     ==>      pwm_clk = 1'b1;</font>
<span style="margin-left:8px;"></span>336        <font color = "red">0/2     ==>      #(clock_period*fixed_minor_factor/2);</font>
<span style="margin-left:8px;"></span>337        <font color = "red">0/1     ==>      pwm_clk = 1'b0;</font>
<span style="margin-left:8px;"></span>338        <font color = "red">0/2     ==>      #(clock_period*fixed_minor_factor/2);</font>
<span style="margin-left:8px;"></span>339        <font color = "red">0/1     ==>      pwm_clk = 1'b1;</font>
<span style="margin-left:8px;"></span>340        <font color = "red">0/2     ==>      #(clock_period*(1-(2*fixed_minor_factor))/2);</font>
<span style="margin-left:8px;"></span>341        <font color = "red">0/1     ==>      pwm_clk = 1'b0;</font>
<span style="margin-left:8px;"></span>342        <font color = "red">0/2     ==>      #(clock_period*(1-(2*fixed_minor_factor))/2);</font>
<span style="margin-left:8px;"></span>343        <font color = "red">0/1     ==>      pwm_clk = 1'b1;</font>
<span style="margin-left:8px;"></span>344        <font color = "red">0/2     ==>      #(clock_period*fixed_minor_factor/2);</font>
<span style="margin-left:8px;"></span>345        <font color = "red">0/1     ==>      pwm_clk = 1'b0;</font>
<span style="margin-left:8px;"></span>346        <font color = "red">0/1     ==>      sync_clock_period = clock_period;</font>
<span style="margin-left:8px;"></span>347                       end
<span style="margin-left:8px;"></span>348                     `endif
<span style="margin-left:8px;"></span>349                     
<span style="margin-left:8px;"></span>350                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>351                       /** Clocking block that defines VIP DRIVER's serial TX Interface signals synchronization and directionality. */
<span style="margin-left:8px;"></span>352                       clocking tx_cb @(posedge clk or reset_occurred);
<span style="margin-left:8px;"></span>353                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>354                         output tx_dp;
<span style="margin-left:8px;"></span>355                         output tx_dn;
<span style="margin-left:8px;"></span>356                       endclocking
<span style="margin-left:8px;"></span>357                     
<span style="margin-left:8px;"></span>358                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>359                       /** Clocking block that defines VIP MONITOR's serial TX Interface signals synchronization and directionality. */
<span style="margin-left:8px;"></span>360                       clocking monitor_tx_cb @(negedge clk or reset_occurred);
<span style="margin-left:8px;"></span>361                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>362                         input tx_dp;
<span style="margin-left:8px;"></span>363                         input tx_dn;
<span style="margin-left:8px;"></span>364                       endclocking
<span style="margin-left:8px;"></span>365                     
<span style="margin-left:8px;"></span>366                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>367                       /**
<span style="margin-left:8px;"></span>368                        * Clocking block that defines MPHY VIP TX's debug signal
<span style="margin-left:8px;"></span>369                        * synchronization and directionality.
<span style="margin-left:8px;"></span>370                        */
<span style="margin-left:8px;"></span>371                       clocking mtx_debug_cb @(posedge clk or reset_occurred);
<span style="margin-left:8px;"></span>372                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>373                         output                                            fsm_state;
<span style="margin-left:8px;"></span>374                         output                                            curr_fsm_state;
<span style="margin-left:8px;"></span>375                         output                                            xmtr_data;
<span style="margin-left:8px;"></span>376                         output                                            xmtr_8bit_data;
<span style="margin-left:8px;"></span>377                         output                                            xmtr_rd_value;
<span style="margin-left:8px;"></span>378                         output                                            symbol_err;
<span style="margin-left:8px;"></span>379                       endclocking
<span style="margin-left:8px;"></span>380                       
<span style="margin-left:8px;"></span>381                     `ifdef SVT_MPHY_MON_DEBUG_PORT_ENABLE
<span style="margin-left:8px;"></span>382                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>383                       /**
<span style="margin-left:8px;"></span>384                        * Clocking block that defines MPHY VIP Monitor TX's debug signal
<span style="margin-left:8px;"></span>385                        * synchronization and directionality.
<span style="margin-left:8px;"></span>386                        */
<span style="margin-left:8px;"></span>387                       clocking mtx_mon_debug_cb @(negedge clk or reset_occurred);
<span style="margin-left:8px;"></span>388                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>389                         output                                            mon_fsm_state;
<span style="margin-left:8px;"></span>390                         output                                            mon_curr_fsm_state;
<span style="margin-left:8px;"></span>391                         output                                            psv_mon_fsm_state;
<span style="margin-left:8px;"></span>392                         output                                            psv_mon_curr_fsm_state;
<span style="margin-left:8px;"></span>393                         output                                            xmtr_data;
<span style="margin-left:8px;"></span>394                         output                                            xmtr_8bit_data;
<span style="margin-left:8px;"></span>395                       endclocking  
<span style="margin-left:8px;"></span>396                     `endif
<span style="margin-left:8px;"></span>397                     
<span style="margin-left:8px;"></span>398                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>399                       /** Defines a timed modport that is synchronous to the input clock suitable for connecting to serial transmitter of a active VIP. */
<span style="margin-left:8px;"></span>400                       modport tx_port(clocking tx_cb, output tx_dp, output tx_dn);
<span style="margin-left:8px;"></span>401                     
<span style="margin-left:8px;"></span>402                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>403                       /** Defines a timed modport that is synchronous to the input clock suitable for connecting to serial transmitter monitor of a passive VIP. */
<span style="margin-left:8px;"></span>404                       modport monitor_tx_port(clocking monitor_tx_cb, input tx_dp, input tx_dn);
<span style="margin-left:8px;"></span>405                     
<span style="margin-left:8px;"></span>406                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>407                       /** Clocking block that defines VIP DRIVER's serial TX Interface signals synchronization and directionality. */
<span style="margin-left:8px;"></span>408                       clocking tx_pwm_cb @(posedge pwm_clk or reset_occurred);
<span style="margin-left:8px;"></span>409                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>410                         output tx_dp;
<span style="margin-left:8px;"></span>411                         output tx_dn;
<span style="margin-left:8px;"></span>412                       endclocking
<span style="margin-left:8px;"></span>413                       
<span style="margin-left:8px;"></span>414                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>415                       /** Clocking block that defines VIP MONITOR's serial TX Interface signals synchronization and directionality. */
<span style="margin-left:8px;"></span>416                       clocking monitor_tx_pwm_cb @(negedge pwm_clk or reset_occurred);
<span style="margin-left:8px;"></span>417                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>418                         input tx_dp;
<span style="margin-left:8px;"></span>419                         input tx_dn;
<span style="margin-left:8px;"></span>420                       endclocking
<span style="margin-left:8px;"></span>421                       
<span style="margin-left:8px;"></span>422                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>423                       /** Defines a timed modport that is synchronous to the input clock suitable for connecting to serial transmitter of a active VIP. */
<span style="margin-left:8px;"></span>424                       modport tx_pwm_port(clocking tx_pwm_cb, output tx_dp, output tx_dn);
<span style="margin-left:8px;"></span>425                       
<span style="margin-left:8px;"></span>426                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>427                       /** Defines a timed modport that is synchronous to the input clock suitable for connecting to serial transmitter monitor of a passive VIP. */
<span style="margin-left:8px;"></span>428                       modport monitor_tx_pwm_port(clocking monitor_tx_pwm_cb, input tx_dp, input tx_dn, input AUX_Hibern8_Type_II);
<span style="margin-left:8px;"></span>429                     
<span style="margin-left:8px;"></span>430                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>431                       /** Modport used to connect VIP MPHY M-TX to debug interface signals. */
<span style="margin-left:8px;"></span>432                       modport mtx_debug_port(clocking mtx_debug_cb);
<span style="margin-left:8px;"></span>433                     
<span style="margin-left:8px;"></span>434                     `ifdef SVT_MPHY_MON_DEBUG_PORT_ENABLE
<span style="margin-left:8px;"></span>435                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>436                       /** Modport used to connect VIP MPHY Monitor M-TX to debug interface signals. */
<span style="margin-left:8px;"></span>437                       modport mtx_mon_debug_port(clocking mtx_mon_debug_cb);
<span style="margin-left:8px;"></span>438                     `endif
<span style="margin-left:8px;"></span>439                     
<span style="margin-left:8px;"></span>440                     `ifdef SVT_MPHY_SERIAL_INTERNAL_CLK
<span style="margin-left:8px;"></span>441                     `ifndef __SVDOC__
<span style="margin-left:8px;"></span>442                       // Logic to generate RX PWM free running Bit Clock 
<span style="margin-left:8px;"></span>443                       initial begin
<span style="margin-left:8px;"></span>444                         wait(clock_period != 0.0);
<span style="margin-left:8px;"></span>445                         txclock_ls_free_running = 0;
<span style="margin-left:8px;"></span>446                         if(is_passive) begin
<span style="margin-left:8px;"></span>447                           forever begin
<span style="margin-left:8px;"></span>448                             txclock_ls_free_running = ~txclock_ls_free_running;
<span style="margin-left:8px;"></span>449                             #(clock_period/2);
<span style="margin-left:8px;"></span>450                           end 
<span style="margin-left:8px;"></span>451                         end
<span style="margin-left:8px;"></span>452                       end
<span style="margin-left:8px;"></span>453                     
<span style="margin-left:8px;"></span>454                       // Logic to select between RX PWM Bit Clock and RX HS Bit Clock 
<span style="margin-left:8px;"></span>455                       always begin
<span style="margin-left:8px;"></span>456                         @(txclock_hs or tx_mode or is_passive or txclock_ls_free_running);
<span style="margin-left:8px;"></span>457                           cdr_clk = is_passive ? (tx_mode ? txclock_ls_free_running : txclock_hs) : 0;
<span style="margin-left:8px;"></span>458                       end
<span style="margin-left:8px;"></span>459                       
<span style="margin-left:8px;"></span>460                       // Logic to select between CDR clock output or Non-CDR clock output
<span style="margin-left:8px;"></span>461                       always begin
<span style="margin-left:8px;"></span>462                         @(is_passive or cdr_clk_n or cdr_clk);
<span style="margin-left:8px;"></span>463                           clk = is_passive ? cdr_clk : cdr_clk_n;   
<span style="margin-left:8px;"></span>464                       end 
<span style="margin-left:8px;"></span>465                     
<span style="margin-left:8px;"></span>466                       // Logic to select between pwm_clk and free running clock
<span style="margin-left:8px;"></span>467                       always begin
<span style="margin-left:8px;"></span>468                         @(is_passive or txclock_ls_free_running or pwm_clk);
<span style="margin-left:8px;"></span>469                           pwm_clk = is_passive ? txclock_ls_free_running : pwm_clk;   
<span style="margin-left:8px;"></span>470                       end 
<span style="margin-left:8px;"></span>471                     `endif
<span style="margin-left:8px;"></span>472                     
<span style="margin-left:8px;"></span>473                       /** @cond PRIVATE */
<span style="margin-left:8px;"></span>474                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>475                       // Additions for Clock_Recovery
<span style="margin-left:8px;"></span>476                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>477                       logic clock_recovery_enable = 1;
<span style="margin-left:8px;"></span>478                     
<span style="margin-left:8px;"></span>479                       wire vip_rx_clk;         // Clock used to drive the VIP for RX
<span style="margin-left:8px;"></span>480                       wire data_in;            // Differential receiver data
<span style="margin-left:8px;"></span>481                       wire extract_clk;        // Clock generation
<span style="margin-left:8px;"></span>482                       wire phase_det;          // Phase detection
<span style="margin-left:8px;"></span>483                       wire phase_rst;          // Phase reset
<span style="margin-left:8px;"></span>484                       wire pll_disable;        // Driven high to select an unfiltered clock (no PLL)
<span style="margin-left:8px;"></span>485                       wire rec_clk_valid;      // Output asserted when txclock_hs is valid
<span style="margin-left:8px;"></span>486                     
<span style="margin-left:8px;"></span>487                       reg  clk4x;              // Input clock for clock recovery
<span style="margin-left:8px;"></span>488                       reg  clk2x;              // Divide by clock for vip_tx_clk generation
<span style="margin-left:8px;"></span>489                       reg  vip_tx_clk;         // Clock used to drive the VIP for TX (clk4x divided by 4)
<span style="margin-left:8px;"></span>490                       reg  data_phase_0;       // Phase detection
<span style="margin-left:8px;"></span>491                       reg  data_phase_1;       // Phase detection
<span style="margin-left:8px;"></span>492                       reg  data_phase_2;       // Phase detection
<span style="margin-left:8px;"></span>493                       reg  data_phase_3;       // Phase detection
<span style="margin-left:8px;"></span>494                       reg  extract_clk_reg;    // Clock generation
<span style="margin-left:8px;"></span>495                       reg  feed_back;          // Phase detection
<span style="margin-left:8px;"></span>496                       reg  pll_clk;            // Clock generation
<span style="margin-left:8px;"></span>497                       reg  pll_rec_clk;        // Clock generation
<span style="margin-left:8px;"></span>498                       reg  pll_reset;          // Driven high to reset the PLL
<span style="margin-left:8px;"></span>499                     
<span style="margin-left:8px;"></span>500                       reg  refclk;
<span style="margin-left:8px;"></span>501                       /** @endcond  */
<span style="margin-left:8px;"></span>502                     
<span style="margin-left:8px;"></span>503                     `ifndef __SVDOC__
<span style="margin-left:8px;"></span>504                       initial begin
<span style="margin-left:8px;"></span>505                         wait(clock_period != 0.0);
<span style="margin-left:8px;"></span>506                         refclk = 1;
<span style="margin-left:8px;"></span>507                         if(is_passive) begin
<span style="margin-left:8px;"></span>508                           forever begin
<span style="margin-left:8px;"></span>509                             refclk = ~refclk;
<span style="margin-left:8px;"></span>510                             #(clock_period/8);
<span style="margin-left:8px;"></span>511                             refclk = ~refclk;
<span style="margin-left:8px;"></span>512                             #(clock_period/8);
<span style="margin-left:8px;"></span>513                             refclk = ~refclk;
<span style="margin-left:8px;"></span>514                             #(clock_period/8);
<span style="margin-left:8px;"></span>515                             refclk = ~refclk;
<span style="margin-left:8px;"></span>516                             #((clock_period/2) - (3*(clock_period/8)));
<span style="margin-left:8px;"></span>517                             refclk = ~refclk;
<span style="margin-left:8px;"></span>518                             #(clock_period/8);
<span style="margin-left:8px;"></span>519                             refclk = ~refclk;
<span style="margin-left:8px;"></span>520                             #(clock_period/8);
<span style="margin-left:8px;"></span>521                             refclk = ~refclk;
<span style="margin-left:8px;"></span>522                             #(clock_period/8);
<span style="margin-left:8px;"></span>523                             refclk = ~refclk;
<span style="margin-left:8px;"></span>524                             #(((clock_period) - (clock_period/2)) - (3*(clock_period/8)));
<span style="margin-left:8px;"></span>525                           end
<span style="margin-left:8px;"></span>526                         end  
<span style="margin-left:8px;"></span>527                       end
<span style="margin-left:8px;"></span>528                     
<span style="margin-left:8px;"></span>529                     
<span style="margin-left:8px;"></span>530                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>531                       // Additions for Clock_Recovery
<span style="margin-left:8px;"></span>532                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>533                       assign data_in = ((tx_dp === 1'bz) || (tx_dp === 1'bx)) ? 1'b0 : tx_dp;
<span style="margin-left:8px;"></span>534                     
<span style="margin-left:8px;"></span>535                       // Use the unfiltered transmit clock whenever the DPLL is not ready
<span style="margin-left:8px;"></span>536                       assign pll_disable = (rec_clk_valid !== 1'b1) ? 1'b1 : 1'b0;
<span style="margin-left:8px;"></span>537                     
<span style="margin-left:8px;"></span>538                       // Filter the output clock as per mode (normal vs. clock recovery)
<span style="margin-left:8px;"></span>539                       assign vip_rx_clk = (clock_recovery_enable === 1'b1) ? txclock_hs : vip_tx_clk;
<span style="margin-left:8px;"></span>540                     
<span style="margin-left:8px;"></span>541                       // Output clock for the VIP is from the recovered clock
<span style="margin-left:8px;"></span>542                       assign txclock_hs = (pll_rec_clk);
<span style="margin-left:8px;"></span>543                     
<span style="margin-left:8px;"></span>544                       // When the VIP is transmitting, or the PLL is disabled, disable the recovery of clock
<span style="margin-left:8px;"></span>545                       assign phase_rst = ((pll_disable) |
<span style="margin-left:8px;"></span>546                                           ((((data_phase_2 | !data_phase_3) &amp; (!data_phase_2 | data_phase_3)) )));
<span style="margin-left:8px;"></span>547                     
<span style="margin-left:8px;"></span>548                       // Phase detection
<span style="margin-left:8px;"></span>549                       assign phase_det = (feed_back ^ pll_clk);
<span style="margin-left:8px;"></span>550                     
<span style="margin-left:8px;"></span>551                       // Clock extraction
<span style="margin-left:8px;"></span>552                       assign extract_clk = (phase_det &amp; phase_rst &amp; ~extract_clk_reg);
<span style="margin-left:8px;"></span>553                     
<span style="margin-left:8px;"></span>554                       // Clock valid condition
<span style="margin-left:8px;"></span>555                       assign rec_clk_valid = (pll_reset === 1'b0) ? 1'b1 : 1'b0;
<span style="margin-left:8px;"></span>556                     
<span style="margin-left:8px;"></span>557                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>558                       // Additions for Clock_Recovery
<span style="margin-left:8px;"></span>559                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>560                       // Initialize all registers
<span style="margin-left:8px;"></span>561                       initial begin
<span style="margin-left:8px;"></span>562                         clk4x           = 1'b0;
<span style="margin-left:8px;"></span>563                         clk2x           = 1'b0;
<span style="margin-left:8px;"></span>564                         vip_tx_clk      = 1'b0;
<span style="margin-left:8px;"></span>565                         data_phase_0    = 1'b0;
<span style="margin-left:8px;"></span>566                         data_phase_1    = 1'b0;
<span style="margin-left:8px;"></span>567                         data_phase_2    = 1'b0;
<span style="margin-left:8px;"></span>568                         data_phase_3    = 1'b0;
<span style="margin-left:8px;"></span>569                         extract_clk_reg = 1'b0;
<span style="margin-left:8px;"></span>570                         feed_back       = 1'b0;
<span style="margin-left:8px;"></span>571                         pll_clk         = 1'b0;
<span style="margin-left:8px;"></span>572                         pll_rec_clk     = 1'b0;
<span style="margin-left:8px;"></span>573                         pll_reset       = 1'b1;
<span style="margin-left:8px;"></span>574                       end
<span style="margin-left:8px;"></span>575                     
<span style="margin-left:8px;"></span>576                       // Reset the DPLL at startup
<span style="margin-left:8px;"></span>577                       initial begin
<span style="margin-left:8px;"></span>578                         @(posedge refclk);
<span style="margin-left:8px;"></span>579                         @(posedge refclk);
<span style="margin-left:8px;"></span>580                         pll_reset = 0;
<span style="margin-left:8px;"></span>581                       end
<span style="margin-left:8px;"></span>582                     
<span style="margin-left:8px;"></span>583                       // Generation of control signals
<span style="margin-left:8px;"></span>584                       always @ (posedge clk4x or is_passive) begin
<span style="margin-left:8px;"></span>585                         if(is_passive) begin
<span style="margin-left:8px;"></span>586                           data_phase_0 &lt;= data_in;
<span style="margin-left:8px;"></span>587                           data_phase_1 &lt;= data_phase_0;
<span style="margin-left:8px;"></span>588                           data_phase_2 &lt;= data_phase_1;
<span style="margin-left:8px;"></span>589                           data_phase_3 &lt;= data_phase_2;
<span style="margin-left:8px;"></span>590                           extract_clk_reg &lt;= phase_det &amp; phase_rst;
<span style="margin-left:8px;"></span>591                         end
<span style="margin-left:8px;"></span>592                         else begin
<span style="margin-left:8px;"></span>593                           data_phase_0 &lt;= 0;
<span style="margin-left:8px;"></span>594                           data_phase_1 &lt;= 0;
<span style="margin-left:8px;"></span>595                           data_phase_2 &lt;= 0;
<span style="margin-left:8px;"></span>596                           data_phase_3 &lt;= 0;
<span style="margin-left:8px;"></span>597                           extract_clk_reg &lt;= 0;
<span style="margin-left:8px;"></span>598                         end     
<span style="margin-left:8px;"></span>599                       end
<span style="margin-left:8px;"></span>600                     
<span style="margin-left:8px;"></span>601                       // Generation of feedback
<span style="margin-left:8px;"></span>602                       always @ (posedge clk4x or is_passive) begin
<span style="margin-left:8px;"></span>603                         if(is_passive) begin 
<span style="margin-left:8px;"></span>604                           if (pll_reset) begin
<span style="margin-left:8px;"></span>605                             feed_back &lt;= 1'b1;
<span style="margin-left:8px;"></span>606                           end
<span style="margin-left:8px;"></span>607                           else begin
<span style="margin-left:8px;"></span>608                             feed_back &lt;= (!feed_back) &amp; phase_rst;
<span style="margin-left:8px;"></span>609                           end
<span style="margin-left:8px;"></span>610                         end
<span style="margin-left:8px;"></span>611                         else begin
<span style="margin-left:8px;"></span>612                           feed_back &lt;= 0; 
<span style="margin-left:8px;"></span>613                         end    
<span style="margin-left:8px;"></span>614                       end
<span style="margin-left:8px;"></span>615                     
<span style="margin-left:8px;"></span>616                       // Generation of clock
<span style="margin-left:8px;"></span>617                       always @ (posedge clk4x or is_passive) begin
<span style="margin-left:8px;"></span>618                         if(is_passive) begin
<span style="margin-left:8px;"></span>619                           if (pll_reset) begin
<span style="margin-left:8px;"></span>620                             pll_clk &lt;= 1'b1;
<span style="margin-left:8px;"></span>621                           end
<span style="margin-left:8px;"></span>622                           else begin
<span style="margin-left:8px;"></span>623                             pll_clk &lt;= phase_det &amp; phase_rst;
<span style="margin-left:8px;"></span>624                           end
<span style="margin-left:8px;"></span>625                         end
<span style="margin-left:8px;"></span>626                         else begin
<span style="margin-left:8px;"></span>627                           pll_clk &lt;= 0;   
<span style="margin-left:8px;"></span>628                         end  
<span style="margin-left:8px;"></span>629                       end
<span style="margin-left:8px;"></span>630                     
<span style="margin-left:8px;"></span>631                       // Generation of recovered clock
<span style="margin-left:8px;"></span>632                       always @ (posedge clk4x or is_passive) begin
<span style="margin-left:8px;"></span>633                         if(is_passive) begin   
<span style="margin-left:8px;"></span>634                           if (pll_reset) begin
<span style="margin-left:8px;"></span>635                             pll_rec_clk &lt;= 1'b0;
<span style="margin-left:8px;"></span>636                           end
<span style="margin-left:8px;"></span>637                           else begin
<span style="margin-left:8px;"></span>638                             pll_rec_clk &lt;= extract_clk;
<span style="margin-left:8px;"></span>639                           end
<span style="margin-left:8px;"></span>640                         end
<span style="margin-left:8px;"></span>641                         else begin
<span style="margin-left:8px;"></span>642                           pll_rec_clk &lt;= 0; 
<span style="margin-left:8px;"></span>643                         end     
<span style="margin-left:8px;"></span>644                       end
<span style="margin-left:8px;"></span>645                     
<span style="margin-left:8px;"></span>646                       //-------------------------------------------------------------------------
<span style="margin-left:8px;"></span>647                       // Generates the TX clock based on the clock_recovery_enable setting
<span style="margin-left:8px;"></span>648                       //-------------------------------------------------------------------------
<span style="margin-left:8px;"></span>649                     
<span style="margin-left:8px;"></span>650                       //--------------------------------------------------------------------------
<span style="margin-left:8px;"></span>651                       // When clock recovery is disabled, the VIP TX clock is the input clock
<span style="margin-left:8px;"></span>652                       //--------------------------------------------------------------------------
<span style="margin-left:8px;"></span>653                       always @ (refclk or is_passive) begin
<span style="margin-left:8px;"></span>654                         if(is_passive) begin
<span style="margin-left:8px;"></span>655                           if (clock_recovery_enable === 1'b1) begin
<span style="margin-left:8px;"></span>656                             clk4x = refclk;
<span style="margin-left:8px;"></span>657                           end else begin
<span style="margin-left:8px;"></span>658                             vip_tx_clk = refclk;
<span style="margin-left:8px;"></span>659                           end
<span style="margin-left:8px;"></span>660                         end
<span style="margin-left:8px;"></span>661                         else begin
<span style="margin-left:8px;"></span>662                           clk4x = 0;
<span style="margin-left:8px;"></span>663                           vip_tx_clk = 0;    
<span style="margin-left:8px;"></span>664                         end   
<span style="margin-left:8px;"></span>665                       end
<span style="margin-left:8px;"></span>666                     
<span style="margin-left:8px;"></span>667                       always @ (posedge clk4x) begin
<span style="margin-left:8px;"></span>668                         clk2x = ~clk2x;
<span style="margin-left:8px;"></span>669                       end
<span style="margin-left:8px;"></span>670                     
<span style="margin-left:8px;"></span>671                       //--------------------------------------------------------------------------
<span style="margin-left:8px;"></span>672                       // When clock recovery is enabled, the VIP TX clock is 1/4 the input clock
<span style="margin-left:8px;"></span>673                       //--------------------------------------------------------------------------
<span style="margin-left:8px;"></span>674                       always @ (posedge clk2x) begin
<span style="margin-left:8px;"></span>675                         if (clock_recovery_enable === 1'b1) begin
<span style="margin-left:8px;"></span>676                           vip_tx_clk = ~vip_tx_clk;
<span style="margin-left:8px;"></span>677                         end
<span style="margin-left:8px;"></span>678                       end
<span style="margin-left:8px;"></span>679                     `endif
<span style="margin-left:8px;"></span>680                     `endif
<span style="margin-left:8px;"></span>681                     
<span style="margin-left:8px;"></span>682                      /** Add support for signal logging. */
<img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAWklEQVQoU2P8DwQMeAATPkmQHOPdu3f/d3R0MEhJSaGoffHiBUNeXh4DA8iK5ORkkDUoODAwECT1H6wABIqLi+EKEhMTYcIIBSCRtLS0/0FBQXBJEIORYl8AAFaWVAK2EPn+AAAAAElFTkSuQmCC" onclick="var macroSpan=$(this).next().next('#macro_-899419054_683');if (macroSpan.css('display')=='none') {macroSpan.css('display', 'block');this.src='data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAWklEQVQoU2P8DwQMeAATPkmQHOPdu3f/d3R0MEhJSaGoffHiBUNeXh4DA8iK5ORkkDUoODAwECT1H6wABIqLi+EKEhMTYcIIBSCRtLS0/0FBQXBJEIORYl8AAFaWVAK2EPn+AAAAAElFTkSuQmCC';} else {macroSpan.css('display', 'none');this.src='data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAV0lEQVQoU4VP2w3AIAi8dg3ngwVwDSZAR3MVak2KiamJ98Pd5Xjh+dBaC7rUayi8YGa4O0opQ07cwVJKqLUi57wPhKuqIKL/hKVttyI8EYGZzcjxSJze7GaHXHvKclWLAAAAAElFTkSuQmCC';}">683        <span onclick="var macroSpan=$(this).next('#macro_-899419054_683');if (macroSpan.css('display')=='none') {macroSpan.css('display', 'block');} else {macroSpan.css('display', 'none');}">1/1           `SVT_IF_UTIL_SUPPORT_SIGNAL_LOGGING(1)<br/></span><span id="macro_-899419054_683" style="background-color:#F0F0F0; display:block;"><span style="margin-left:8px;"></span><a href="/nfs_cadtools/synopsys/vip_instl_dir/instal_dir/vip/svt/common/T-2022.03/sverilog/src/vcs/svt_if_util.svip" target="_blank">SVT_IF_UTIL_SUPPORT_SIGNAL_LOGGING(1):</a>
<span style="margin-left:8px;"></span>683.1                   `ifdef SVT_FSDB_ENABLE 
<span style="margin-left:8px;"></span>683.2                     bit enable_signal_log = 0; 
<span style="margin-left:8px;"></span>683.3                    
<span style="margin-left:8px;"></span>683.4                     function void set_enable_signal_log(); 
<span style="margin-left:8px;"></span>683.5                       enable_signal_log = 1; 
<span style="margin-left:8px;"></span>683.6                     endfunction 
<span style="margin-left:8px;"></span>683.7                   `else 
<span style="margin-left:8px;"></span>683.8                     function void set_enable_signal_log(); 
<span style="margin-left:8px;"></span>683.9                        
<span style="margin-left:8px;"></span>683.10                    endfunction 
<span style="margin-left:8px;"></span>683.11                  `endif 
<span style="margin-left:8px;"></span>683.12                    string full_name; 
<span style="margin-left:8px;"></span>683.13     1/1            initial full_name = $sformatf(&quot;%m&quot;); 
<span style="margin-left:8px;"></span>683.14                   
<span style="margin-left:8px;"></span>683.15                     
<span style="margin-left:8px;"></span>683.16                    function string get_full_name(); 
<span style="margin-left:8px;"></span>683.17                      get_full_name = full_name; 
<span style="margin-left:8px;"></span>683.18                    endfunction 
<span style="margin-left:8px;"></span>683.19                   
<span style="margin-left:8px;"></span>683.20                    `ifdef SVT_FSDB_ENABLE 
<span style="margin-left:8px;"></span>683.21                    initial begin 
<span style="margin-left:8px;"></span>683.22                  `ifdef QUESTA 
<span style="margin-left:8px;"></span>683.23                       
<span style="margin-left:8px;"></span>683.24                       
<span style="margin-left:8px;"></span>683.25                      static reg [80*8:1] fsdbfile_plus_filename = {&quot;+fsdbfile+&quot;,`SVT_DEBUG_OPTS_FSDB_FILE_NAME}; 
<span style="margin-left:8px;"></span>683.26                  `endif 
<span style="margin-left:8px;"></span>683.27                      wait(enable_signal_log == 1); 
<span style="margin-left:8px;"></span>683.28                  `ifdef SVT_IF_UTIL_DISABLE_DEFAULT_FSDB 
<span style="margin-left:8px;"></span>683.29                       
<span style="margin-left:8px;"></span>683.30                       
<span style="margin-left:8px;"></span>683.31                       
<span style="margin-left:8px;"></span>683.32                       
<span style="margin-left:8px;"></span>683.33                       
<span style="margin-left:8px;"></span>683.34                      $fsdbDumpfile(`SVT_DEBUG_OPTS_FSDB_FILE_NAME, &quot;+no_default&quot;); 
<span style="margin-left:8px;"></span>683.35                  `endif 
<span style="margin-left:8px;"></span>683.36                  `ifdef QUESTA 
<span style="margin-left:8px;"></span>683.37                      $fsdbDumpvars(1,$sformatf(&quot;%m&quot;),&quot;+all&quot;,fsdbfile_plus_filename); 
<span style="margin-left:8px;"></span>683.38                  `else 
<span style="margin-left:8px;"></span>683.39                      $fsdbDumpvars(1,$sformatf(&quot;%m&quot;),&quot;+all&quot;,{&quot;+fsdbfile+&quot;,`SVT_DEBUG_OPTS_FSDB_FILE_NAME}); 
<span style="margin-left:8px;"></span>683.40                  `endif 
<span style="margin-left:8px;"></span>683.41                    end 
<span style="margin-left:8px;"></span>683.42                  `endif</span></pre>
<hr>
<a name="inst_tag_124_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod12.html#inst_tag_124" >config_ss_tb.config_ss_env_intf.usb_serial_if.ssic_mtx_serial_if[1]</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">331</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
331            if(int'(clock_period - sync_clock_period) != 0) begin
               <font color = "red">-1-</font>  
332              pwm_clk = 0;
           <font color = "red">      ==></font>
333            end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_125'>
<a name="inst_tag_125_Line"></a>
<b>Line Coverage for Instance : <a href="mod12.html#inst_tag_125" >config_ss_tb.config_ss_env_intf.usb_serial_if.ssic_mtx_serial_if[2]</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s2"><td class="lf">TOTAL</td><td></td><td>44</td><td>10</td><td>22.73</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>293</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">INITIAL</td><td>306</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>311</td><td>11</td><td>1</td><td>9.09</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>330</td><td>23</td><td>1</td><td>4.35</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>683</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
<span style="margin-left:8px;"></span>292                       initial begin
<span style="margin-left:8px;"></span>293        1/1              pwm_clk = 1'b0;
<span style="margin-left:8px;"></span>294        1/1              xmtr_data = 'h0;
<span style="margin-left:8px;"></span>295        1/1              xmtr_8bit_data = 'h0;
<span style="margin-left:8px;"></span>296        1/1              xmtr_rd_value = 1'b0;
<span style="margin-left:8px;"></span>297        1/1              symbol_err = 1'b0;
<span style="margin-left:8px;"></span>298                     `ifdef SVT_MPHY_SERIAL_INTERNAL_CLK
<span style="margin-left:8px;"></span>299                         cdr_clk_n = 0;
<span style="margin-left:8px;"></span>300                         cdr_clk = 0;
<span style="margin-left:8px;"></span>301                         txclock_ls = 0;
<span style="margin-left:8px;"></span>302                         tx_mode = 1'b1; 
<span style="margin-left:8px;"></span>303                     `endif
<span style="margin-left:8px;"></span>304                       end
<span style="margin-left:8px;"></span>305                       initial begin
<span style="margin-left:8px;"></span>306        1/1              ref_period = `SVT_MPHY_PORT_SYMBOL_LENGTH;
<span style="margin-left:8px;"></span>307        <font color = "red">1/2     ==>      wait(refclk_ext === 1'b1);</font>
<span style="margin-left:8px;"></span>308        <font color = "red">0/1     ==>      start_clk_gen = 1'b1;</font>
<span style="margin-left:8px;"></span>309                       end
<span style="margin-left:8px;"></span>310                       always begin
<span style="margin-left:8px;"></span>311        <font color = "red">1/2     ==>      wait(start_clk_gen === 1'b1); //Wait till a valid transition seen on external REFCLK</font>
<span style="margin-left:8px;"></span>312        <font color = "red">0/2     ==>      @(negedge refclk_ext);</font>
<span style="margin-left:8px;"></span>313        <font color = "red">0/2     ==>      @(posedge refclk_ext);</font>
<span style="margin-left:8px;"></span>314        <font color = "red">0/1     ==>      on_period = $realtime;</font>
<span style="margin-left:8px;"></span>315        <font color = "red">0/2     ==>      @(posedge refclk_ext);</font>
<span style="margin-left:8px;"></span>316        <font color = "red">0/1     ==>      off_period = $realtime;</font>
<span style="margin-left:8px;"></span>317        <font color = "red">0/1     ==>      ref_period = off_period - on_period;</font>
<span style="margin-left:8px;"></span>318                       end
<span style="margin-left:8px;"></span>319                     `ifdef SVT_MPHY_SERIAL_INTERNAL_CLK
<span style="margin-left:8px;"></span>320                       // Logic to generate TX Bit Clock
<span style="margin-left:8px;"></span>321                       always begin
<span style="margin-left:8px;"></span>322                         wait(clock_period_pos != 0.0);
<span style="margin-left:8px;"></span>323                         #(clock_period_pos) cdr_clk_n = ~cdr_clk_n;
<span style="margin-left:8px;"></span>324                         #(clock_period_neg) cdr_clk_n = ~cdr_clk_n;
<span style="margin-left:8px;"></span>325                       end
<span style="margin-left:8px;"></span>326                      `endif
<span style="margin-left:8px;"></span>327                     
<span style="margin-left:8px;"></span>328                       // Logic to generate PWM_CLK 
<span style="margin-left:8px;"></span>329                       always begin
<span style="margin-left:8px;"></span>330        <font color = "red">1/2     ==>      wait(clock_period != 0);</font>
<span style="margin-left:8px;"></span>331        <font color = "red">0/1     ==>      if(int'(clock_period - sync_clock_period) != 0) begin</font>
<span style="margin-left:8px;"></span>332        <font color = "red">0/1     ==>        pwm_clk = 0;</font>
<span style="margin-left:8px;"></span>333                         end
                   <font color = "red">==>  MISSING_ELSE</font>
<span style="margin-left:8px;"></span>334        <font color = "red">0/2     ==>      @(posedge clk); </font>
<span style="margin-left:8px;"></span>335        <font color = "red">0/1     ==>      pwm_clk = 1'b1;</font>
<span style="margin-left:8px;"></span>336        <font color = "red">0/2     ==>      #(clock_period*fixed_minor_factor/2);</font>
<span style="margin-left:8px;"></span>337        <font color = "red">0/1     ==>      pwm_clk = 1'b0;</font>
<span style="margin-left:8px;"></span>338        <font color = "red">0/2     ==>      #(clock_period*fixed_minor_factor/2);</font>
<span style="margin-left:8px;"></span>339        <font color = "red">0/1     ==>      pwm_clk = 1'b1;</font>
<span style="margin-left:8px;"></span>340        <font color = "red">0/2     ==>      #(clock_period*(1-(2*fixed_minor_factor))/2);</font>
<span style="margin-left:8px;"></span>341        <font color = "red">0/1     ==>      pwm_clk = 1'b0;</font>
<span style="margin-left:8px;"></span>342        <font color = "red">0/2     ==>      #(clock_period*(1-(2*fixed_minor_factor))/2);</font>
<span style="margin-left:8px;"></span>343        <font color = "red">0/1     ==>      pwm_clk = 1'b1;</font>
<span style="margin-left:8px;"></span>344        <font color = "red">0/2     ==>      #(clock_period*fixed_minor_factor/2);</font>
<span style="margin-left:8px;"></span>345        <font color = "red">0/1     ==>      pwm_clk = 1'b0;</font>
<span style="margin-left:8px;"></span>346        <font color = "red">0/1     ==>      sync_clock_period = clock_period;</font>
<span style="margin-left:8px;"></span>347                       end
<span style="margin-left:8px;"></span>348                     `endif
<span style="margin-left:8px;"></span>349                     
<span style="margin-left:8px;"></span>350                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>351                       /** Clocking block that defines VIP DRIVER's serial TX Interface signals synchronization and directionality. */
<span style="margin-left:8px;"></span>352                       clocking tx_cb @(posedge clk or reset_occurred);
<span style="margin-left:8px;"></span>353                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>354                         output tx_dp;
<span style="margin-left:8px;"></span>355                         output tx_dn;
<span style="margin-left:8px;"></span>356                       endclocking
<span style="margin-left:8px;"></span>357                     
<span style="margin-left:8px;"></span>358                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>359                       /** Clocking block that defines VIP MONITOR's serial TX Interface signals synchronization and directionality. */
<span style="margin-left:8px;"></span>360                       clocking monitor_tx_cb @(negedge clk or reset_occurred);
<span style="margin-left:8px;"></span>361                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>362                         input tx_dp;
<span style="margin-left:8px;"></span>363                         input tx_dn;
<span style="margin-left:8px;"></span>364                       endclocking
<span style="margin-left:8px;"></span>365                     
<span style="margin-left:8px;"></span>366                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>367                       /**
<span style="margin-left:8px;"></span>368                        * Clocking block that defines MPHY VIP TX's debug signal
<span style="margin-left:8px;"></span>369                        * synchronization and directionality.
<span style="margin-left:8px;"></span>370                        */
<span style="margin-left:8px;"></span>371                       clocking mtx_debug_cb @(posedge clk or reset_occurred);
<span style="margin-left:8px;"></span>372                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>373                         output                                            fsm_state;
<span style="margin-left:8px;"></span>374                         output                                            curr_fsm_state;
<span style="margin-left:8px;"></span>375                         output                                            xmtr_data;
<span style="margin-left:8px;"></span>376                         output                                            xmtr_8bit_data;
<span style="margin-left:8px;"></span>377                         output                                            xmtr_rd_value;
<span style="margin-left:8px;"></span>378                         output                                            symbol_err;
<span style="margin-left:8px;"></span>379                       endclocking
<span style="margin-left:8px;"></span>380                       
<span style="margin-left:8px;"></span>381                     `ifdef SVT_MPHY_MON_DEBUG_PORT_ENABLE
<span style="margin-left:8px;"></span>382                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>383                       /**
<span style="margin-left:8px;"></span>384                        * Clocking block that defines MPHY VIP Monitor TX's debug signal
<span style="margin-left:8px;"></span>385                        * synchronization and directionality.
<span style="margin-left:8px;"></span>386                        */
<span style="margin-left:8px;"></span>387                       clocking mtx_mon_debug_cb @(negedge clk or reset_occurred);
<span style="margin-left:8px;"></span>388                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>389                         output                                            mon_fsm_state;
<span style="margin-left:8px;"></span>390                         output                                            mon_curr_fsm_state;
<span style="margin-left:8px;"></span>391                         output                                            psv_mon_fsm_state;
<span style="margin-left:8px;"></span>392                         output                                            psv_mon_curr_fsm_state;
<span style="margin-left:8px;"></span>393                         output                                            xmtr_data;
<span style="margin-left:8px;"></span>394                         output                                            xmtr_8bit_data;
<span style="margin-left:8px;"></span>395                       endclocking  
<span style="margin-left:8px;"></span>396                     `endif
<span style="margin-left:8px;"></span>397                     
<span style="margin-left:8px;"></span>398                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>399                       /** Defines a timed modport that is synchronous to the input clock suitable for connecting to serial transmitter of a active VIP. */
<span style="margin-left:8px;"></span>400                       modport tx_port(clocking tx_cb, output tx_dp, output tx_dn);
<span style="margin-left:8px;"></span>401                     
<span style="margin-left:8px;"></span>402                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>403                       /** Defines a timed modport that is synchronous to the input clock suitable for connecting to serial transmitter monitor of a passive VIP. */
<span style="margin-left:8px;"></span>404                       modport monitor_tx_port(clocking monitor_tx_cb, input tx_dp, input tx_dn);
<span style="margin-left:8px;"></span>405                     
<span style="margin-left:8px;"></span>406                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>407                       /** Clocking block that defines VIP DRIVER's serial TX Interface signals synchronization and directionality. */
<span style="margin-left:8px;"></span>408                       clocking tx_pwm_cb @(posedge pwm_clk or reset_occurred);
<span style="margin-left:8px;"></span>409                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>410                         output tx_dp;
<span style="margin-left:8px;"></span>411                         output tx_dn;
<span style="margin-left:8px;"></span>412                       endclocking
<span style="margin-left:8px;"></span>413                       
<span style="margin-left:8px;"></span>414                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>415                       /** Clocking block that defines VIP MONITOR's serial TX Interface signals synchronization and directionality. */
<span style="margin-left:8px;"></span>416                       clocking monitor_tx_pwm_cb @(negedge pwm_clk or reset_occurred);
<span style="margin-left:8px;"></span>417                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>418                         input tx_dp;
<span style="margin-left:8px;"></span>419                         input tx_dn;
<span style="margin-left:8px;"></span>420                       endclocking
<span style="margin-left:8px;"></span>421                       
<span style="margin-left:8px;"></span>422                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>423                       /** Defines a timed modport that is synchronous to the input clock suitable for connecting to serial transmitter of a active VIP. */
<span style="margin-left:8px;"></span>424                       modport tx_pwm_port(clocking tx_pwm_cb, output tx_dp, output tx_dn);
<span style="margin-left:8px;"></span>425                       
<span style="margin-left:8px;"></span>426                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>427                       /** Defines a timed modport that is synchronous to the input clock suitable for connecting to serial transmitter monitor of a passive VIP. */
<span style="margin-left:8px;"></span>428                       modport monitor_tx_pwm_port(clocking monitor_tx_pwm_cb, input tx_dp, input tx_dn, input AUX_Hibern8_Type_II);
<span style="margin-left:8px;"></span>429                     
<span style="margin-left:8px;"></span>430                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>431                       /** Modport used to connect VIP MPHY M-TX to debug interface signals. */
<span style="margin-left:8px;"></span>432                       modport mtx_debug_port(clocking mtx_debug_cb);
<span style="margin-left:8px;"></span>433                     
<span style="margin-left:8px;"></span>434                     `ifdef SVT_MPHY_MON_DEBUG_PORT_ENABLE
<span style="margin-left:8px;"></span>435                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>436                       /** Modport used to connect VIP MPHY Monitor M-TX to debug interface signals. */
<span style="margin-left:8px;"></span>437                       modport mtx_mon_debug_port(clocking mtx_mon_debug_cb);
<span style="margin-left:8px;"></span>438                     `endif
<span style="margin-left:8px;"></span>439                     
<span style="margin-left:8px;"></span>440                     `ifdef SVT_MPHY_SERIAL_INTERNAL_CLK
<span style="margin-left:8px;"></span>441                     `ifndef __SVDOC__
<span style="margin-left:8px;"></span>442                       // Logic to generate RX PWM free running Bit Clock 
<span style="margin-left:8px;"></span>443                       initial begin
<span style="margin-left:8px;"></span>444                         wait(clock_period != 0.0);
<span style="margin-left:8px;"></span>445                         txclock_ls_free_running = 0;
<span style="margin-left:8px;"></span>446                         if(is_passive) begin
<span style="margin-left:8px;"></span>447                           forever begin
<span style="margin-left:8px;"></span>448                             txclock_ls_free_running = ~txclock_ls_free_running;
<span style="margin-left:8px;"></span>449                             #(clock_period/2);
<span style="margin-left:8px;"></span>450                           end 
<span style="margin-left:8px;"></span>451                         end
<span style="margin-left:8px;"></span>452                       end
<span style="margin-left:8px;"></span>453                     
<span style="margin-left:8px;"></span>454                       // Logic to select between RX PWM Bit Clock and RX HS Bit Clock 
<span style="margin-left:8px;"></span>455                       always begin
<span style="margin-left:8px;"></span>456                         @(txclock_hs or tx_mode or is_passive or txclock_ls_free_running);
<span style="margin-left:8px;"></span>457                           cdr_clk = is_passive ? (tx_mode ? txclock_ls_free_running : txclock_hs) : 0;
<span style="margin-left:8px;"></span>458                       end
<span style="margin-left:8px;"></span>459                       
<span style="margin-left:8px;"></span>460                       // Logic to select between CDR clock output or Non-CDR clock output
<span style="margin-left:8px;"></span>461                       always begin
<span style="margin-left:8px;"></span>462                         @(is_passive or cdr_clk_n or cdr_clk);
<span style="margin-left:8px;"></span>463                           clk = is_passive ? cdr_clk : cdr_clk_n;   
<span style="margin-left:8px;"></span>464                       end 
<span style="margin-left:8px;"></span>465                     
<span style="margin-left:8px;"></span>466                       // Logic to select between pwm_clk and free running clock
<span style="margin-left:8px;"></span>467                       always begin
<span style="margin-left:8px;"></span>468                         @(is_passive or txclock_ls_free_running or pwm_clk);
<span style="margin-left:8px;"></span>469                           pwm_clk = is_passive ? txclock_ls_free_running : pwm_clk;   
<span style="margin-left:8px;"></span>470                       end 
<span style="margin-left:8px;"></span>471                     `endif
<span style="margin-left:8px;"></span>472                     
<span style="margin-left:8px;"></span>473                       /** @cond PRIVATE */
<span style="margin-left:8px;"></span>474                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>475                       // Additions for Clock_Recovery
<span style="margin-left:8px;"></span>476                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>477                       logic clock_recovery_enable = 1;
<span style="margin-left:8px;"></span>478                     
<span style="margin-left:8px;"></span>479                       wire vip_rx_clk;         // Clock used to drive the VIP for RX
<span style="margin-left:8px;"></span>480                       wire data_in;            // Differential receiver data
<span style="margin-left:8px;"></span>481                       wire extract_clk;        // Clock generation
<span style="margin-left:8px;"></span>482                       wire phase_det;          // Phase detection
<span style="margin-left:8px;"></span>483                       wire phase_rst;          // Phase reset
<span style="margin-left:8px;"></span>484                       wire pll_disable;        // Driven high to select an unfiltered clock (no PLL)
<span style="margin-left:8px;"></span>485                       wire rec_clk_valid;      // Output asserted when txclock_hs is valid
<span style="margin-left:8px;"></span>486                     
<span style="margin-left:8px;"></span>487                       reg  clk4x;              // Input clock for clock recovery
<span style="margin-left:8px;"></span>488                       reg  clk2x;              // Divide by clock for vip_tx_clk generation
<span style="margin-left:8px;"></span>489                       reg  vip_tx_clk;         // Clock used to drive the VIP for TX (clk4x divided by 4)
<span style="margin-left:8px;"></span>490                       reg  data_phase_0;       // Phase detection
<span style="margin-left:8px;"></span>491                       reg  data_phase_1;       // Phase detection
<span style="margin-left:8px;"></span>492                       reg  data_phase_2;       // Phase detection
<span style="margin-left:8px;"></span>493                       reg  data_phase_3;       // Phase detection
<span style="margin-left:8px;"></span>494                       reg  extract_clk_reg;    // Clock generation
<span style="margin-left:8px;"></span>495                       reg  feed_back;          // Phase detection
<span style="margin-left:8px;"></span>496                       reg  pll_clk;            // Clock generation
<span style="margin-left:8px;"></span>497                       reg  pll_rec_clk;        // Clock generation
<span style="margin-left:8px;"></span>498                       reg  pll_reset;          // Driven high to reset the PLL
<span style="margin-left:8px;"></span>499                     
<span style="margin-left:8px;"></span>500                       reg  refclk;
<span style="margin-left:8px;"></span>501                       /** @endcond  */
<span style="margin-left:8px;"></span>502                     
<span style="margin-left:8px;"></span>503                     `ifndef __SVDOC__
<span style="margin-left:8px;"></span>504                       initial begin
<span style="margin-left:8px;"></span>505                         wait(clock_period != 0.0);
<span style="margin-left:8px;"></span>506                         refclk = 1;
<span style="margin-left:8px;"></span>507                         if(is_passive) begin
<span style="margin-left:8px;"></span>508                           forever begin
<span style="margin-left:8px;"></span>509                             refclk = ~refclk;
<span style="margin-left:8px;"></span>510                             #(clock_period/8);
<span style="margin-left:8px;"></span>511                             refclk = ~refclk;
<span style="margin-left:8px;"></span>512                             #(clock_period/8);
<span style="margin-left:8px;"></span>513                             refclk = ~refclk;
<span style="margin-left:8px;"></span>514                             #(clock_period/8);
<span style="margin-left:8px;"></span>515                             refclk = ~refclk;
<span style="margin-left:8px;"></span>516                             #((clock_period/2) - (3*(clock_period/8)));
<span style="margin-left:8px;"></span>517                             refclk = ~refclk;
<span style="margin-left:8px;"></span>518                             #(clock_period/8);
<span style="margin-left:8px;"></span>519                             refclk = ~refclk;
<span style="margin-left:8px;"></span>520                             #(clock_period/8);
<span style="margin-left:8px;"></span>521                             refclk = ~refclk;
<span style="margin-left:8px;"></span>522                             #(clock_period/8);
<span style="margin-left:8px;"></span>523                             refclk = ~refclk;
<span style="margin-left:8px;"></span>524                             #(((clock_period) - (clock_period/2)) - (3*(clock_period/8)));
<span style="margin-left:8px;"></span>525                           end
<span style="margin-left:8px;"></span>526                         end  
<span style="margin-left:8px;"></span>527                       end
<span style="margin-left:8px;"></span>528                     
<span style="margin-left:8px;"></span>529                     
<span style="margin-left:8px;"></span>530                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>531                       // Additions for Clock_Recovery
<span style="margin-left:8px;"></span>532                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>533                       assign data_in = ((tx_dp === 1'bz) || (tx_dp === 1'bx)) ? 1'b0 : tx_dp;
<span style="margin-left:8px;"></span>534                     
<span style="margin-left:8px;"></span>535                       // Use the unfiltered transmit clock whenever the DPLL is not ready
<span style="margin-left:8px;"></span>536                       assign pll_disable = (rec_clk_valid !== 1'b1) ? 1'b1 : 1'b0;
<span style="margin-left:8px;"></span>537                     
<span style="margin-left:8px;"></span>538                       // Filter the output clock as per mode (normal vs. clock recovery)
<span style="margin-left:8px;"></span>539                       assign vip_rx_clk = (clock_recovery_enable === 1'b1) ? txclock_hs : vip_tx_clk;
<span style="margin-left:8px;"></span>540                     
<span style="margin-left:8px;"></span>541                       // Output clock for the VIP is from the recovered clock
<span style="margin-left:8px;"></span>542                       assign txclock_hs = (pll_rec_clk);
<span style="margin-left:8px;"></span>543                     
<span style="margin-left:8px;"></span>544                       // When the VIP is transmitting, or the PLL is disabled, disable the recovery of clock
<span style="margin-left:8px;"></span>545                       assign phase_rst = ((pll_disable) |
<span style="margin-left:8px;"></span>546                                           ((((data_phase_2 | !data_phase_3) &amp; (!data_phase_2 | data_phase_3)) )));
<span style="margin-left:8px;"></span>547                     
<span style="margin-left:8px;"></span>548                       // Phase detection
<span style="margin-left:8px;"></span>549                       assign phase_det = (feed_back ^ pll_clk);
<span style="margin-left:8px;"></span>550                     
<span style="margin-left:8px;"></span>551                       // Clock extraction
<span style="margin-left:8px;"></span>552                       assign extract_clk = (phase_det &amp; phase_rst &amp; ~extract_clk_reg);
<span style="margin-left:8px;"></span>553                     
<span style="margin-left:8px;"></span>554                       // Clock valid condition
<span style="margin-left:8px;"></span>555                       assign rec_clk_valid = (pll_reset === 1'b0) ? 1'b1 : 1'b0;
<span style="margin-left:8px;"></span>556                     
<span style="margin-left:8px;"></span>557                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>558                       // Additions for Clock_Recovery
<span style="margin-left:8px;"></span>559                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>560                       // Initialize all registers
<span style="margin-left:8px;"></span>561                       initial begin
<span style="margin-left:8px;"></span>562                         clk4x           = 1'b0;
<span style="margin-left:8px;"></span>563                         clk2x           = 1'b0;
<span style="margin-left:8px;"></span>564                         vip_tx_clk      = 1'b0;
<span style="margin-left:8px;"></span>565                         data_phase_0    = 1'b0;
<span style="margin-left:8px;"></span>566                         data_phase_1    = 1'b0;
<span style="margin-left:8px;"></span>567                         data_phase_2    = 1'b0;
<span style="margin-left:8px;"></span>568                         data_phase_3    = 1'b0;
<span style="margin-left:8px;"></span>569                         extract_clk_reg = 1'b0;
<span style="margin-left:8px;"></span>570                         feed_back       = 1'b0;
<span style="margin-left:8px;"></span>571                         pll_clk         = 1'b0;
<span style="margin-left:8px;"></span>572                         pll_rec_clk     = 1'b0;
<span style="margin-left:8px;"></span>573                         pll_reset       = 1'b1;
<span style="margin-left:8px;"></span>574                       end
<span style="margin-left:8px;"></span>575                     
<span style="margin-left:8px;"></span>576                       // Reset the DPLL at startup
<span style="margin-left:8px;"></span>577                       initial begin
<span style="margin-left:8px;"></span>578                         @(posedge refclk);
<span style="margin-left:8px;"></span>579                         @(posedge refclk);
<span style="margin-left:8px;"></span>580                         pll_reset = 0;
<span style="margin-left:8px;"></span>581                       end
<span style="margin-left:8px;"></span>582                     
<span style="margin-left:8px;"></span>583                       // Generation of control signals
<span style="margin-left:8px;"></span>584                       always @ (posedge clk4x or is_passive) begin
<span style="margin-left:8px;"></span>585                         if(is_passive) begin
<span style="margin-left:8px;"></span>586                           data_phase_0 &lt;= data_in;
<span style="margin-left:8px;"></span>587                           data_phase_1 &lt;= data_phase_0;
<span style="margin-left:8px;"></span>588                           data_phase_2 &lt;= data_phase_1;
<span style="margin-left:8px;"></span>589                           data_phase_3 &lt;= data_phase_2;
<span style="margin-left:8px;"></span>590                           extract_clk_reg &lt;= phase_det &amp; phase_rst;
<span style="margin-left:8px;"></span>591                         end
<span style="margin-left:8px;"></span>592                         else begin
<span style="margin-left:8px;"></span>593                           data_phase_0 &lt;= 0;
<span style="margin-left:8px;"></span>594                           data_phase_1 &lt;= 0;
<span style="margin-left:8px;"></span>595                           data_phase_2 &lt;= 0;
<span style="margin-left:8px;"></span>596                           data_phase_3 &lt;= 0;
<span style="margin-left:8px;"></span>597                           extract_clk_reg &lt;= 0;
<span style="margin-left:8px;"></span>598                         end     
<span style="margin-left:8px;"></span>599                       end
<span style="margin-left:8px;"></span>600                     
<span style="margin-left:8px;"></span>601                       // Generation of feedback
<span style="margin-left:8px;"></span>602                       always @ (posedge clk4x or is_passive) begin
<span style="margin-left:8px;"></span>603                         if(is_passive) begin 
<span style="margin-left:8px;"></span>604                           if (pll_reset) begin
<span style="margin-left:8px;"></span>605                             feed_back &lt;= 1'b1;
<span style="margin-left:8px;"></span>606                           end
<span style="margin-left:8px;"></span>607                           else begin
<span style="margin-left:8px;"></span>608                             feed_back &lt;= (!feed_back) &amp; phase_rst;
<span style="margin-left:8px;"></span>609                           end
<span style="margin-left:8px;"></span>610                         end
<span style="margin-left:8px;"></span>611                         else begin
<span style="margin-left:8px;"></span>612                           feed_back &lt;= 0; 
<span style="margin-left:8px;"></span>613                         end    
<span style="margin-left:8px;"></span>614                       end
<span style="margin-left:8px;"></span>615                     
<span style="margin-left:8px;"></span>616                       // Generation of clock
<span style="margin-left:8px;"></span>617                       always @ (posedge clk4x or is_passive) begin
<span style="margin-left:8px;"></span>618                         if(is_passive) begin
<span style="margin-left:8px;"></span>619                           if (pll_reset) begin
<span style="margin-left:8px;"></span>620                             pll_clk &lt;= 1'b1;
<span style="margin-left:8px;"></span>621                           end
<span style="margin-left:8px;"></span>622                           else begin
<span style="margin-left:8px;"></span>623                             pll_clk &lt;= phase_det &amp; phase_rst;
<span style="margin-left:8px;"></span>624                           end
<span style="margin-left:8px;"></span>625                         end
<span style="margin-left:8px;"></span>626                         else begin
<span style="margin-left:8px;"></span>627                           pll_clk &lt;= 0;   
<span style="margin-left:8px;"></span>628                         end  
<span style="margin-left:8px;"></span>629                       end
<span style="margin-left:8px;"></span>630                     
<span style="margin-left:8px;"></span>631                       // Generation of recovered clock
<span style="margin-left:8px;"></span>632                       always @ (posedge clk4x or is_passive) begin
<span style="margin-left:8px;"></span>633                         if(is_passive) begin   
<span style="margin-left:8px;"></span>634                           if (pll_reset) begin
<span style="margin-left:8px;"></span>635                             pll_rec_clk &lt;= 1'b0;
<span style="margin-left:8px;"></span>636                           end
<span style="margin-left:8px;"></span>637                           else begin
<span style="margin-left:8px;"></span>638                             pll_rec_clk &lt;= extract_clk;
<span style="margin-left:8px;"></span>639                           end
<span style="margin-left:8px;"></span>640                         end
<span style="margin-left:8px;"></span>641                         else begin
<span style="margin-left:8px;"></span>642                           pll_rec_clk &lt;= 0; 
<span style="margin-left:8px;"></span>643                         end     
<span style="margin-left:8px;"></span>644                       end
<span style="margin-left:8px;"></span>645                     
<span style="margin-left:8px;"></span>646                       //-------------------------------------------------------------------------
<span style="margin-left:8px;"></span>647                       // Generates the TX clock based on the clock_recovery_enable setting
<span style="margin-left:8px;"></span>648                       //-------------------------------------------------------------------------
<span style="margin-left:8px;"></span>649                     
<span style="margin-left:8px;"></span>650                       //--------------------------------------------------------------------------
<span style="margin-left:8px;"></span>651                       // When clock recovery is disabled, the VIP TX clock is the input clock
<span style="margin-left:8px;"></span>652                       //--------------------------------------------------------------------------
<span style="margin-left:8px;"></span>653                       always @ (refclk or is_passive) begin
<span style="margin-left:8px;"></span>654                         if(is_passive) begin
<span style="margin-left:8px;"></span>655                           if (clock_recovery_enable === 1'b1) begin
<span style="margin-left:8px;"></span>656                             clk4x = refclk;
<span style="margin-left:8px;"></span>657                           end else begin
<span style="margin-left:8px;"></span>658                             vip_tx_clk = refclk;
<span style="margin-left:8px;"></span>659                           end
<span style="margin-left:8px;"></span>660                         end
<span style="margin-left:8px;"></span>661                         else begin
<span style="margin-left:8px;"></span>662                           clk4x = 0;
<span style="margin-left:8px;"></span>663                           vip_tx_clk = 0;    
<span style="margin-left:8px;"></span>664                         end   
<span style="margin-left:8px;"></span>665                       end
<span style="margin-left:8px;"></span>666                     
<span style="margin-left:8px;"></span>667                       always @ (posedge clk4x) begin
<span style="margin-left:8px;"></span>668                         clk2x = ~clk2x;
<span style="margin-left:8px;"></span>669                       end
<span style="margin-left:8px;"></span>670                     
<span style="margin-left:8px;"></span>671                       //--------------------------------------------------------------------------
<span style="margin-left:8px;"></span>672                       // When clock recovery is enabled, the VIP TX clock is 1/4 the input clock
<span style="margin-left:8px;"></span>673                       //--------------------------------------------------------------------------
<span style="margin-left:8px;"></span>674                       always @ (posedge clk2x) begin
<span style="margin-left:8px;"></span>675                         if (clock_recovery_enable === 1'b1) begin
<span style="margin-left:8px;"></span>676                           vip_tx_clk = ~vip_tx_clk;
<span style="margin-left:8px;"></span>677                         end
<span style="margin-left:8px;"></span>678                       end
<span style="margin-left:8px;"></span>679                     `endif
<span style="margin-left:8px;"></span>680                     `endif
<span style="margin-left:8px;"></span>681                     
<span style="margin-left:8px;"></span>682                      /** Add support for signal logging. */
<img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAWklEQVQoU2P8DwQMeAATPkmQHOPdu3f/d3R0MEhJSaGoffHiBUNeXh4DA8iK5ORkkDUoODAwECT1H6wABIqLi+EKEhMTYcIIBSCRtLS0/0FBQXBJEIORYl8AAFaWVAK2EPn+AAAAAElFTkSuQmCC" onclick="var macroSpan=$(this).next().next('#macro_-1308243279_683');if (macroSpan.css('display')=='none') {macroSpan.css('display', 'block');this.src='data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAWklEQVQoU2P8DwQMeAATPkmQHOPdu3f/d3R0MEhJSaGoffHiBUNeXh4DA8iK5ORkkDUoODAwECT1H6wABIqLi+EKEhMTYcIIBSCRtLS0/0FBQXBJEIORYl8AAFaWVAK2EPn+AAAAAElFTkSuQmCC';} else {macroSpan.css('display', 'none');this.src='data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAV0lEQVQoU4VP2w3AIAi8dg3ngwVwDSZAR3MVak2KiamJ98Pd5Xjh+dBaC7rUayi8YGa4O0opQ07cwVJKqLUi57wPhKuqIKL/hKVttyI8EYGZzcjxSJze7GaHXHvKclWLAAAAAElFTkSuQmCC';}">683        <span onclick="var macroSpan=$(this).next('#macro_-1308243279_683');if (macroSpan.css('display')=='none') {macroSpan.css('display', 'block');} else {macroSpan.css('display', 'none');}">1/1           `SVT_IF_UTIL_SUPPORT_SIGNAL_LOGGING(1)<br/></span><span id="macro_-1308243279_683" style="background-color:#F0F0F0; display:block;"><span style="margin-left:8px;"></span><a href="/nfs_cadtools/synopsys/vip_instl_dir/instal_dir/vip/svt/common/T-2022.03/sverilog/src/vcs/svt_if_util.svip" target="_blank">SVT_IF_UTIL_SUPPORT_SIGNAL_LOGGING(1):</a>
<span style="margin-left:8px;"></span>683.1                   `ifdef SVT_FSDB_ENABLE 
<span style="margin-left:8px;"></span>683.2                     bit enable_signal_log = 0; 
<span style="margin-left:8px;"></span>683.3                    
<span style="margin-left:8px;"></span>683.4                     function void set_enable_signal_log(); 
<span style="margin-left:8px;"></span>683.5                       enable_signal_log = 1; 
<span style="margin-left:8px;"></span>683.6                     endfunction 
<span style="margin-left:8px;"></span>683.7                   `else 
<span style="margin-left:8px;"></span>683.8                     function void set_enable_signal_log(); 
<span style="margin-left:8px;"></span>683.9                        
<span style="margin-left:8px;"></span>683.10                    endfunction 
<span style="margin-left:8px;"></span>683.11                  `endif 
<span style="margin-left:8px;"></span>683.12                    string full_name; 
<span style="margin-left:8px;"></span>683.13     1/1            initial full_name = $sformatf(&quot;%m&quot;); 
<span style="margin-left:8px;"></span>683.14                   
<span style="margin-left:8px;"></span>683.15                     
<span style="margin-left:8px;"></span>683.16                    function string get_full_name(); 
<span style="margin-left:8px;"></span>683.17                      get_full_name = full_name; 
<span style="margin-left:8px;"></span>683.18                    endfunction 
<span style="margin-left:8px;"></span>683.19                   
<span style="margin-left:8px;"></span>683.20                    `ifdef SVT_FSDB_ENABLE 
<span style="margin-left:8px;"></span>683.21                    initial begin 
<span style="margin-left:8px;"></span>683.22                  `ifdef QUESTA 
<span style="margin-left:8px;"></span>683.23                       
<span style="margin-left:8px;"></span>683.24                       
<span style="margin-left:8px;"></span>683.25                      static reg [80*8:1] fsdbfile_plus_filename = {&quot;+fsdbfile+&quot;,`SVT_DEBUG_OPTS_FSDB_FILE_NAME}; 
<span style="margin-left:8px;"></span>683.26                  `endif 
<span style="margin-left:8px;"></span>683.27                      wait(enable_signal_log == 1); 
<span style="margin-left:8px;"></span>683.28                  `ifdef SVT_IF_UTIL_DISABLE_DEFAULT_FSDB 
<span style="margin-left:8px;"></span>683.29                       
<span style="margin-left:8px;"></span>683.30                       
<span style="margin-left:8px;"></span>683.31                       
<span style="margin-left:8px;"></span>683.32                       
<span style="margin-left:8px;"></span>683.33                       
<span style="margin-left:8px;"></span>683.34                      $fsdbDumpfile(`SVT_DEBUG_OPTS_FSDB_FILE_NAME, &quot;+no_default&quot;); 
<span style="margin-left:8px;"></span>683.35                  `endif 
<span style="margin-left:8px;"></span>683.36                  `ifdef QUESTA 
<span style="margin-left:8px;"></span>683.37                      $fsdbDumpvars(1,$sformatf(&quot;%m&quot;),&quot;+all&quot;,fsdbfile_plus_filename); 
<span style="margin-left:8px;"></span>683.38                  `else 
<span style="margin-left:8px;"></span>683.39                      $fsdbDumpvars(1,$sformatf(&quot;%m&quot;),&quot;+all&quot;,{&quot;+fsdbfile+&quot;,`SVT_DEBUG_OPTS_FSDB_FILE_NAME}); 
<span style="margin-left:8px;"></span>683.40                  `endif 
<span style="margin-left:8px;"></span>683.41                    end 
<span style="margin-left:8px;"></span>683.42                  `endif</span></pre>
<hr>
<a name="inst_tag_125_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod12.html#inst_tag_125" >config_ss_tb.config_ss_env_intf.usb_serial_if.ssic_mtx_serial_if[2]</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">331</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
331            if(int'(clock_period - sync_clock_period) != 0) begin
               <font color = "red">-1-</font>  
332              pwm_clk = 0;
           <font color = "red">      ==></font>
333            end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_126'>
<a name="inst_tag_126_Line"></a>
<b>Line Coverage for Instance : <a href="mod12.html#inst_tag_126" >config_ss_tb.config_ss_env_intf.usb_serial_if.ssic_mtx_serial_if[3]</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s2"><td class="lf">TOTAL</td><td></td><td>44</td><td>10</td><td>22.73</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>293</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">INITIAL</td><td>306</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>311</td><td>11</td><td>1</td><td>9.09</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>330</td><td>23</td><td>1</td><td>4.35</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>683</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
<span style="margin-left:8px;"></span>292                       initial begin
<span style="margin-left:8px;"></span>293        1/1              pwm_clk = 1'b0;
<span style="margin-left:8px;"></span>294        1/1              xmtr_data = 'h0;
<span style="margin-left:8px;"></span>295        1/1              xmtr_8bit_data = 'h0;
<span style="margin-left:8px;"></span>296        1/1              xmtr_rd_value = 1'b0;
<span style="margin-left:8px;"></span>297        1/1              symbol_err = 1'b0;
<span style="margin-left:8px;"></span>298                     `ifdef SVT_MPHY_SERIAL_INTERNAL_CLK
<span style="margin-left:8px;"></span>299                         cdr_clk_n = 0;
<span style="margin-left:8px;"></span>300                         cdr_clk = 0;
<span style="margin-left:8px;"></span>301                         txclock_ls = 0;
<span style="margin-left:8px;"></span>302                         tx_mode = 1'b1; 
<span style="margin-left:8px;"></span>303                     `endif
<span style="margin-left:8px;"></span>304                       end
<span style="margin-left:8px;"></span>305                       initial begin
<span style="margin-left:8px;"></span>306        1/1              ref_period = `SVT_MPHY_PORT_SYMBOL_LENGTH;
<span style="margin-left:8px;"></span>307        <font color = "red">1/2     ==>      wait(refclk_ext === 1'b1);</font>
<span style="margin-left:8px;"></span>308        <font color = "red">0/1     ==>      start_clk_gen = 1'b1;</font>
<span style="margin-left:8px;"></span>309                       end
<span style="margin-left:8px;"></span>310                       always begin
<span style="margin-left:8px;"></span>311        <font color = "red">1/2     ==>      wait(start_clk_gen === 1'b1); //Wait till a valid transition seen on external REFCLK</font>
<span style="margin-left:8px;"></span>312        <font color = "red">0/2     ==>      @(negedge refclk_ext);</font>
<span style="margin-left:8px;"></span>313        <font color = "red">0/2     ==>      @(posedge refclk_ext);</font>
<span style="margin-left:8px;"></span>314        <font color = "red">0/1     ==>      on_period = $realtime;</font>
<span style="margin-left:8px;"></span>315        <font color = "red">0/2     ==>      @(posedge refclk_ext);</font>
<span style="margin-left:8px;"></span>316        <font color = "red">0/1     ==>      off_period = $realtime;</font>
<span style="margin-left:8px;"></span>317        <font color = "red">0/1     ==>      ref_period = off_period - on_period;</font>
<span style="margin-left:8px;"></span>318                       end
<span style="margin-left:8px;"></span>319                     `ifdef SVT_MPHY_SERIAL_INTERNAL_CLK
<span style="margin-left:8px;"></span>320                       // Logic to generate TX Bit Clock
<span style="margin-left:8px;"></span>321                       always begin
<span style="margin-left:8px;"></span>322                         wait(clock_period_pos != 0.0);
<span style="margin-left:8px;"></span>323                         #(clock_period_pos) cdr_clk_n = ~cdr_clk_n;
<span style="margin-left:8px;"></span>324                         #(clock_period_neg) cdr_clk_n = ~cdr_clk_n;
<span style="margin-left:8px;"></span>325                       end
<span style="margin-left:8px;"></span>326                      `endif
<span style="margin-left:8px;"></span>327                     
<span style="margin-left:8px;"></span>328                       // Logic to generate PWM_CLK 
<span style="margin-left:8px;"></span>329                       always begin
<span style="margin-left:8px;"></span>330        <font color = "red">1/2     ==>      wait(clock_period != 0);</font>
<span style="margin-left:8px;"></span>331        <font color = "red">0/1     ==>      if(int'(clock_period - sync_clock_period) != 0) begin</font>
<span style="margin-left:8px;"></span>332        <font color = "red">0/1     ==>        pwm_clk = 0;</font>
<span style="margin-left:8px;"></span>333                         end
                   <font color = "red">==>  MISSING_ELSE</font>
<span style="margin-left:8px;"></span>334        <font color = "red">0/2     ==>      @(posedge clk); </font>
<span style="margin-left:8px;"></span>335        <font color = "red">0/1     ==>      pwm_clk = 1'b1;</font>
<span style="margin-left:8px;"></span>336        <font color = "red">0/2     ==>      #(clock_period*fixed_minor_factor/2);</font>
<span style="margin-left:8px;"></span>337        <font color = "red">0/1     ==>      pwm_clk = 1'b0;</font>
<span style="margin-left:8px;"></span>338        <font color = "red">0/2     ==>      #(clock_period*fixed_minor_factor/2);</font>
<span style="margin-left:8px;"></span>339        <font color = "red">0/1     ==>      pwm_clk = 1'b1;</font>
<span style="margin-left:8px;"></span>340        <font color = "red">0/2     ==>      #(clock_period*(1-(2*fixed_minor_factor))/2);</font>
<span style="margin-left:8px;"></span>341        <font color = "red">0/1     ==>      pwm_clk = 1'b0;</font>
<span style="margin-left:8px;"></span>342        <font color = "red">0/2     ==>      #(clock_period*(1-(2*fixed_minor_factor))/2);</font>
<span style="margin-left:8px;"></span>343        <font color = "red">0/1     ==>      pwm_clk = 1'b1;</font>
<span style="margin-left:8px;"></span>344        <font color = "red">0/2     ==>      #(clock_period*fixed_minor_factor/2);</font>
<span style="margin-left:8px;"></span>345        <font color = "red">0/1     ==>      pwm_clk = 1'b0;</font>
<span style="margin-left:8px;"></span>346        <font color = "red">0/1     ==>      sync_clock_period = clock_period;</font>
<span style="margin-left:8px;"></span>347                       end
<span style="margin-left:8px;"></span>348                     `endif
<span style="margin-left:8px;"></span>349                     
<span style="margin-left:8px;"></span>350                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>351                       /** Clocking block that defines VIP DRIVER's serial TX Interface signals synchronization and directionality. */
<span style="margin-left:8px;"></span>352                       clocking tx_cb @(posedge clk or reset_occurred);
<span style="margin-left:8px;"></span>353                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>354                         output tx_dp;
<span style="margin-left:8px;"></span>355                         output tx_dn;
<span style="margin-left:8px;"></span>356                       endclocking
<span style="margin-left:8px;"></span>357                     
<span style="margin-left:8px;"></span>358                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>359                       /** Clocking block that defines VIP MONITOR's serial TX Interface signals synchronization and directionality. */
<span style="margin-left:8px;"></span>360                       clocking monitor_tx_cb @(negedge clk or reset_occurred);
<span style="margin-left:8px;"></span>361                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>362                         input tx_dp;
<span style="margin-left:8px;"></span>363                         input tx_dn;
<span style="margin-left:8px;"></span>364                       endclocking
<span style="margin-left:8px;"></span>365                     
<span style="margin-left:8px;"></span>366                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>367                       /**
<span style="margin-left:8px;"></span>368                        * Clocking block that defines MPHY VIP TX's debug signal
<span style="margin-left:8px;"></span>369                        * synchronization and directionality.
<span style="margin-left:8px;"></span>370                        */
<span style="margin-left:8px;"></span>371                       clocking mtx_debug_cb @(posedge clk or reset_occurred);
<span style="margin-left:8px;"></span>372                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>373                         output                                            fsm_state;
<span style="margin-left:8px;"></span>374                         output                                            curr_fsm_state;
<span style="margin-left:8px;"></span>375                         output                                            xmtr_data;
<span style="margin-left:8px;"></span>376                         output                                            xmtr_8bit_data;
<span style="margin-left:8px;"></span>377                         output                                            xmtr_rd_value;
<span style="margin-left:8px;"></span>378                         output                                            symbol_err;
<span style="margin-left:8px;"></span>379                       endclocking
<span style="margin-left:8px;"></span>380                       
<span style="margin-left:8px;"></span>381                     `ifdef SVT_MPHY_MON_DEBUG_PORT_ENABLE
<span style="margin-left:8px;"></span>382                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>383                       /**
<span style="margin-left:8px;"></span>384                        * Clocking block that defines MPHY VIP Monitor TX's debug signal
<span style="margin-left:8px;"></span>385                        * synchronization and directionality.
<span style="margin-left:8px;"></span>386                        */
<span style="margin-left:8px;"></span>387                       clocking mtx_mon_debug_cb @(negedge clk or reset_occurred);
<span style="margin-left:8px;"></span>388                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>389                         output                                            mon_fsm_state;
<span style="margin-left:8px;"></span>390                         output                                            mon_curr_fsm_state;
<span style="margin-left:8px;"></span>391                         output                                            psv_mon_fsm_state;
<span style="margin-left:8px;"></span>392                         output                                            psv_mon_curr_fsm_state;
<span style="margin-left:8px;"></span>393                         output                                            xmtr_data;
<span style="margin-left:8px;"></span>394                         output                                            xmtr_8bit_data;
<span style="margin-left:8px;"></span>395                       endclocking  
<span style="margin-left:8px;"></span>396                     `endif
<span style="margin-left:8px;"></span>397                     
<span style="margin-left:8px;"></span>398                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>399                       /** Defines a timed modport that is synchronous to the input clock suitable for connecting to serial transmitter of a active VIP. */
<span style="margin-left:8px;"></span>400                       modport tx_port(clocking tx_cb, output tx_dp, output tx_dn);
<span style="margin-left:8px;"></span>401                     
<span style="margin-left:8px;"></span>402                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>403                       /** Defines a timed modport that is synchronous to the input clock suitable for connecting to serial transmitter monitor of a passive VIP. */
<span style="margin-left:8px;"></span>404                       modport monitor_tx_port(clocking monitor_tx_cb, input tx_dp, input tx_dn);
<span style="margin-left:8px;"></span>405                     
<span style="margin-left:8px;"></span>406                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>407                       /** Clocking block that defines VIP DRIVER's serial TX Interface signals synchronization and directionality. */
<span style="margin-left:8px;"></span>408                       clocking tx_pwm_cb @(posedge pwm_clk or reset_occurred);
<span style="margin-left:8px;"></span>409                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>410                         output tx_dp;
<span style="margin-left:8px;"></span>411                         output tx_dn;
<span style="margin-left:8px;"></span>412                       endclocking
<span style="margin-left:8px;"></span>413                       
<span style="margin-left:8px;"></span>414                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>415                       /** Clocking block that defines VIP MONITOR's serial TX Interface signals synchronization and directionality. */
<span style="margin-left:8px;"></span>416                       clocking monitor_tx_pwm_cb @(negedge pwm_clk or reset_occurred);
<span style="margin-left:8px;"></span>417                         default input #setup_time_scaled output #holdup_time_scaled;
<span style="margin-left:8px;"></span>418                         input tx_dp;
<span style="margin-left:8px;"></span>419                         input tx_dn;
<span style="margin-left:8px;"></span>420                       endclocking
<span style="margin-left:8px;"></span>421                       
<span style="margin-left:8px;"></span>422                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>423                       /** Defines a timed modport that is synchronous to the input clock suitable for connecting to serial transmitter of a active VIP. */
<span style="margin-left:8px;"></span>424                       modport tx_pwm_port(clocking tx_pwm_cb, output tx_dp, output tx_dn);
<span style="margin-left:8px;"></span>425                       
<span style="margin-left:8px;"></span>426                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>427                       /** Defines a timed modport that is synchronous to the input clock suitable for connecting to serial transmitter monitor of a passive VIP. */
<span style="margin-left:8px;"></span>428                       modport monitor_tx_pwm_port(clocking monitor_tx_pwm_cb, input tx_dp, input tx_dn, input AUX_Hibern8_Type_II);
<span style="margin-left:8px;"></span>429                     
<span style="margin-left:8px;"></span>430                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>431                       /** Modport used to connect VIP MPHY M-TX to debug interface signals. */
<span style="margin-left:8px;"></span>432                       modport mtx_debug_port(clocking mtx_debug_cb);
<span style="margin-left:8px;"></span>433                     
<span style="margin-left:8px;"></span>434                     `ifdef SVT_MPHY_MON_DEBUG_PORT_ENABLE
<span style="margin-left:8px;"></span>435                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>436                       /** Modport used to connect VIP MPHY Monitor M-TX to debug interface signals. */
<span style="margin-left:8px;"></span>437                       modport mtx_mon_debug_port(clocking mtx_mon_debug_cb);
<span style="margin-left:8px;"></span>438                     `endif
<span style="margin-left:8px;"></span>439                     
<span style="margin-left:8px;"></span>440                     `ifdef SVT_MPHY_SERIAL_INTERNAL_CLK
<span style="margin-left:8px;"></span>441                     `ifndef __SVDOC__
<span style="margin-left:8px;"></span>442                       // Logic to generate RX PWM free running Bit Clock 
<span style="margin-left:8px;"></span>443                       initial begin
<span style="margin-left:8px;"></span>444                         wait(clock_period != 0.0);
<span style="margin-left:8px;"></span>445                         txclock_ls_free_running = 0;
<span style="margin-left:8px;"></span>446                         if(is_passive) begin
<span style="margin-left:8px;"></span>447                           forever begin
<span style="margin-left:8px;"></span>448                             txclock_ls_free_running = ~txclock_ls_free_running;
<span style="margin-left:8px;"></span>449                             #(clock_period/2);
<span style="margin-left:8px;"></span>450                           end 
<span style="margin-left:8px;"></span>451                         end
<span style="margin-left:8px;"></span>452                       end
<span style="margin-left:8px;"></span>453                     
<span style="margin-left:8px;"></span>454                       // Logic to select between RX PWM Bit Clock and RX HS Bit Clock 
<span style="margin-left:8px;"></span>455                       always begin
<span style="margin-left:8px;"></span>456                         @(txclock_hs or tx_mode or is_passive or txclock_ls_free_running);
<span style="margin-left:8px;"></span>457                           cdr_clk = is_passive ? (tx_mode ? txclock_ls_free_running : txclock_hs) : 0;
<span style="margin-left:8px;"></span>458                       end
<span style="margin-left:8px;"></span>459                       
<span style="margin-left:8px;"></span>460                       // Logic to select between CDR clock output or Non-CDR clock output
<span style="margin-left:8px;"></span>461                       always begin
<span style="margin-left:8px;"></span>462                         @(is_passive or cdr_clk_n or cdr_clk);
<span style="margin-left:8px;"></span>463                           clk = is_passive ? cdr_clk : cdr_clk_n;   
<span style="margin-left:8px;"></span>464                       end 
<span style="margin-left:8px;"></span>465                     
<span style="margin-left:8px;"></span>466                       // Logic to select between pwm_clk and free running clock
<span style="margin-left:8px;"></span>467                       always begin
<span style="margin-left:8px;"></span>468                         @(is_passive or txclock_ls_free_running or pwm_clk);
<span style="margin-left:8px;"></span>469                           pwm_clk = is_passive ? txclock_ls_free_running : pwm_clk;   
<span style="margin-left:8px;"></span>470                       end 
<span style="margin-left:8px;"></span>471                     `endif
<span style="margin-left:8px;"></span>472                     
<span style="margin-left:8px;"></span>473                       /** @cond PRIVATE */
<span style="margin-left:8px;"></span>474                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>475                       // Additions for Clock_Recovery
<span style="margin-left:8px;"></span>476                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>477                       logic clock_recovery_enable = 1;
<span style="margin-left:8px;"></span>478                     
<span style="margin-left:8px;"></span>479                       wire vip_rx_clk;         // Clock used to drive the VIP for RX
<span style="margin-left:8px;"></span>480                       wire data_in;            // Differential receiver data
<span style="margin-left:8px;"></span>481                       wire extract_clk;        // Clock generation
<span style="margin-left:8px;"></span>482                       wire phase_det;          // Phase detection
<span style="margin-left:8px;"></span>483                       wire phase_rst;          // Phase reset
<span style="margin-left:8px;"></span>484                       wire pll_disable;        // Driven high to select an unfiltered clock (no PLL)
<span style="margin-left:8px;"></span>485                       wire rec_clk_valid;      // Output asserted when txclock_hs is valid
<span style="margin-left:8px;"></span>486                     
<span style="margin-left:8px;"></span>487                       reg  clk4x;              // Input clock for clock recovery
<span style="margin-left:8px;"></span>488                       reg  clk2x;              // Divide by clock for vip_tx_clk generation
<span style="margin-left:8px;"></span>489                       reg  vip_tx_clk;         // Clock used to drive the VIP for TX (clk4x divided by 4)
<span style="margin-left:8px;"></span>490                       reg  data_phase_0;       // Phase detection
<span style="margin-left:8px;"></span>491                       reg  data_phase_1;       // Phase detection
<span style="margin-left:8px;"></span>492                       reg  data_phase_2;       // Phase detection
<span style="margin-left:8px;"></span>493                       reg  data_phase_3;       // Phase detection
<span style="margin-left:8px;"></span>494                       reg  extract_clk_reg;    // Clock generation
<span style="margin-left:8px;"></span>495                       reg  feed_back;          // Phase detection
<span style="margin-left:8px;"></span>496                       reg  pll_clk;            // Clock generation
<span style="margin-left:8px;"></span>497                       reg  pll_rec_clk;        // Clock generation
<span style="margin-left:8px;"></span>498                       reg  pll_reset;          // Driven high to reset the PLL
<span style="margin-left:8px;"></span>499                     
<span style="margin-left:8px;"></span>500                       reg  refclk;
<span style="margin-left:8px;"></span>501                       /** @endcond  */
<span style="margin-left:8px;"></span>502                     
<span style="margin-left:8px;"></span>503                     `ifndef __SVDOC__
<span style="margin-left:8px;"></span>504                       initial begin
<span style="margin-left:8px;"></span>505                         wait(clock_period != 0.0);
<span style="margin-left:8px;"></span>506                         refclk = 1;
<span style="margin-left:8px;"></span>507                         if(is_passive) begin
<span style="margin-left:8px;"></span>508                           forever begin
<span style="margin-left:8px;"></span>509                             refclk = ~refclk;
<span style="margin-left:8px;"></span>510                             #(clock_period/8);
<span style="margin-left:8px;"></span>511                             refclk = ~refclk;
<span style="margin-left:8px;"></span>512                             #(clock_period/8);
<span style="margin-left:8px;"></span>513                             refclk = ~refclk;
<span style="margin-left:8px;"></span>514                             #(clock_period/8);
<span style="margin-left:8px;"></span>515                             refclk = ~refclk;
<span style="margin-left:8px;"></span>516                             #((clock_period/2) - (3*(clock_period/8)));
<span style="margin-left:8px;"></span>517                             refclk = ~refclk;
<span style="margin-left:8px;"></span>518                             #(clock_period/8);
<span style="margin-left:8px;"></span>519                             refclk = ~refclk;
<span style="margin-left:8px;"></span>520                             #(clock_period/8);
<span style="margin-left:8px;"></span>521                             refclk = ~refclk;
<span style="margin-left:8px;"></span>522                             #(clock_period/8);
<span style="margin-left:8px;"></span>523                             refclk = ~refclk;
<span style="margin-left:8px;"></span>524                             #(((clock_period) - (clock_period/2)) - (3*(clock_period/8)));
<span style="margin-left:8px;"></span>525                           end
<span style="margin-left:8px;"></span>526                         end  
<span style="margin-left:8px;"></span>527                       end
<span style="margin-left:8px;"></span>528                     
<span style="margin-left:8px;"></span>529                     
<span style="margin-left:8px;"></span>530                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>531                       // Additions for Clock_Recovery
<span style="margin-left:8px;"></span>532                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>533                       assign data_in = ((tx_dp === 1'bz) || (tx_dp === 1'bx)) ? 1'b0 : tx_dp;
<span style="margin-left:8px;"></span>534                     
<span style="margin-left:8px;"></span>535                       // Use the unfiltered transmit clock whenever the DPLL is not ready
<span style="margin-left:8px;"></span>536                       assign pll_disable = (rec_clk_valid !== 1'b1) ? 1'b1 : 1'b0;
<span style="margin-left:8px;"></span>537                     
<span style="margin-left:8px;"></span>538                       // Filter the output clock as per mode (normal vs. clock recovery)
<span style="margin-left:8px;"></span>539                       assign vip_rx_clk = (clock_recovery_enable === 1'b1) ? txclock_hs : vip_tx_clk;
<span style="margin-left:8px;"></span>540                     
<span style="margin-left:8px;"></span>541                       // Output clock for the VIP is from the recovered clock
<span style="margin-left:8px;"></span>542                       assign txclock_hs = (pll_rec_clk);
<span style="margin-left:8px;"></span>543                     
<span style="margin-left:8px;"></span>544                       // When the VIP is transmitting, or the PLL is disabled, disable the recovery of clock
<span style="margin-left:8px;"></span>545                       assign phase_rst = ((pll_disable) |
<span style="margin-left:8px;"></span>546                                           ((((data_phase_2 | !data_phase_3) &amp; (!data_phase_2 | data_phase_3)) )));
<span style="margin-left:8px;"></span>547                     
<span style="margin-left:8px;"></span>548                       // Phase detection
<span style="margin-left:8px;"></span>549                       assign phase_det = (feed_back ^ pll_clk);
<span style="margin-left:8px;"></span>550                     
<span style="margin-left:8px;"></span>551                       // Clock extraction
<span style="margin-left:8px;"></span>552                       assign extract_clk = (phase_det &amp; phase_rst &amp; ~extract_clk_reg);
<span style="margin-left:8px;"></span>553                     
<span style="margin-left:8px;"></span>554                       // Clock valid condition
<span style="margin-left:8px;"></span>555                       assign rec_clk_valid = (pll_reset === 1'b0) ? 1'b1 : 1'b0;
<span style="margin-left:8px;"></span>556                     
<span style="margin-left:8px;"></span>557                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>558                       // Additions for Clock_Recovery
<span style="margin-left:8px;"></span>559                       //-----------------------------------------------------------------------
<span style="margin-left:8px;"></span>560                       // Initialize all registers
<span style="margin-left:8px;"></span>561                       initial begin
<span style="margin-left:8px;"></span>562                         clk4x           = 1'b0;
<span style="margin-left:8px;"></span>563                         clk2x           = 1'b0;
<span style="margin-left:8px;"></span>564                         vip_tx_clk      = 1'b0;
<span style="margin-left:8px;"></span>565                         data_phase_0    = 1'b0;
<span style="margin-left:8px;"></span>566                         data_phase_1    = 1'b0;
<span style="margin-left:8px;"></span>567                         data_phase_2    = 1'b0;
<span style="margin-left:8px;"></span>568                         data_phase_3    = 1'b0;
<span style="margin-left:8px;"></span>569                         extract_clk_reg = 1'b0;
<span style="margin-left:8px;"></span>570                         feed_back       = 1'b0;
<span style="margin-left:8px;"></span>571                         pll_clk         = 1'b0;
<span style="margin-left:8px;"></span>572                         pll_rec_clk     = 1'b0;
<span style="margin-left:8px;"></span>573                         pll_reset       = 1'b1;
<span style="margin-left:8px;"></span>574                       end
<span style="margin-left:8px;"></span>575                     
<span style="margin-left:8px;"></span>576                       // Reset the DPLL at startup
<span style="margin-left:8px;"></span>577                       initial begin
<span style="margin-left:8px;"></span>578                         @(posedge refclk);
<span style="margin-left:8px;"></span>579                         @(posedge refclk);
<span style="margin-left:8px;"></span>580                         pll_reset = 0;
<span style="margin-left:8px;"></span>581                       end
<span style="margin-left:8px;"></span>582                     
<span style="margin-left:8px;"></span>583                       // Generation of control signals
<span style="margin-left:8px;"></span>584                       always @ (posedge clk4x or is_passive) begin
<span style="margin-left:8px;"></span>585                         if(is_passive) begin
<span style="margin-left:8px;"></span>586                           data_phase_0 &lt;= data_in;
<span style="margin-left:8px;"></span>587                           data_phase_1 &lt;= data_phase_0;
<span style="margin-left:8px;"></span>588                           data_phase_2 &lt;= data_phase_1;
<span style="margin-left:8px;"></span>589                           data_phase_3 &lt;= data_phase_2;
<span style="margin-left:8px;"></span>590                           extract_clk_reg &lt;= phase_det &amp; phase_rst;
<span style="margin-left:8px;"></span>591                         end
<span style="margin-left:8px;"></span>592                         else begin
<span style="margin-left:8px;"></span>593                           data_phase_0 &lt;= 0;
<span style="margin-left:8px;"></span>594                           data_phase_1 &lt;= 0;
<span style="margin-left:8px;"></span>595                           data_phase_2 &lt;= 0;
<span style="margin-left:8px;"></span>596                           data_phase_3 &lt;= 0;
<span style="margin-left:8px;"></span>597                           extract_clk_reg &lt;= 0;
<span style="margin-left:8px;"></span>598                         end     
<span style="margin-left:8px;"></span>599                       end
<span style="margin-left:8px;"></span>600                     
<span style="margin-left:8px;"></span>601                       // Generation of feedback
<span style="margin-left:8px;"></span>602                       always @ (posedge clk4x or is_passive) begin
<span style="margin-left:8px;"></span>603                         if(is_passive) begin 
<span style="margin-left:8px;"></span>604                           if (pll_reset) begin
<span style="margin-left:8px;"></span>605                             feed_back &lt;= 1'b1;
<span style="margin-left:8px;"></span>606                           end
<span style="margin-left:8px;"></span>607                           else begin
<span style="margin-left:8px;"></span>608                             feed_back &lt;= (!feed_back) &amp; phase_rst;
<span style="margin-left:8px;"></span>609                           end
<span style="margin-left:8px;"></span>610                         end
<span style="margin-left:8px;"></span>611                         else begin
<span style="margin-left:8px;"></span>612                           feed_back &lt;= 0; 
<span style="margin-left:8px;"></span>613                         end    
<span style="margin-left:8px;"></span>614                       end
<span style="margin-left:8px;"></span>615                     
<span style="margin-left:8px;"></span>616                       // Generation of clock
<span style="margin-left:8px;"></span>617                       always @ (posedge clk4x or is_passive) begin
<span style="margin-left:8px;"></span>618                         if(is_passive) begin
<span style="margin-left:8px;"></span>619                           if (pll_reset) begin
<span style="margin-left:8px;"></span>620                             pll_clk &lt;= 1'b1;
<span style="margin-left:8px;"></span>621                           end
<span style="margin-left:8px;"></span>622                           else begin
<span style="margin-left:8px;"></span>623                             pll_clk &lt;= phase_det &amp; phase_rst;
<span style="margin-left:8px;"></span>624                           end
<span style="margin-left:8px;"></span>625                         end
<span style="margin-left:8px;"></span>626                         else begin
<span style="margin-left:8px;"></span>627                           pll_clk &lt;= 0;   
<span style="margin-left:8px;"></span>628                         end  
<span style="margin-left:8px;"></span>629                       end
<span style="margin-left:8px;"></span>630                     
<span style="margin-left:8px;"></span>631                       // Generation of recovered clock
<span style="margin-left:8px;"></span>632                       always @ (posedge clk4x or is_passive) begin
<span style="margin-left:8px;"></span>633                         if(is_passive) begin   
<span style="margin-left:8px;"></span>634                           if (pll_reset) begin
<span style="margin-left:8px;"></span>635                             pll_rec_clk &lt;= 1'b0;
<span style="margin-left:8px;"></span>636                           end
<span style="margin-left:8px;"></span>637                           else begin
<span style="margin-left:8px;"></span>638                             pll_rec_clk &lt;= extract_clk;
<span style="margin-left:8px;"></span>639                           end
<span style="margin-left:8px;"></span>640                         end
<span style="margin-left:8px;"></span>641                         else begin
<span style="margin-left:8px;"></span>642                           pll_rec_clk &lt;= 0; 
<span style="margin-left:8px;"></span>643                         end     
<span style="margin-left:8px;"></span>644                       end
<span style="margin-left:8px;"></span>645                     
<span style="margin-left:8px;"></span>646                       //-------------------------------------------------------------------------
<span style="margin-left:8px;"></span>647                       // Generates the TX clock based on the clock_recovery_enable setting
<span style="margin-left:8px;"></span>648                       //-------------------------------------------------------------------------
<span style="margin-left:8px;"></span>649                     
<span style="margin-left:8px;"></span>650                       //--------------------------------------------------------------------------
<span style="margin-left:8px;"></span>651                       // When clock recovery is disabled, the VIP TX clock is the input clock
<span style="margin-left:8px;"></span>652                       //--------------------------------------------------------------------------
<span style="margin-left:8px;"></span>653                       always @ (refclk or is_passive) begin
<span style="margin-left:8px;"></span>654                         if(is_passive) begin
<span style="margin-left:8px;"></span>655                           if (clock_recovery_enable === 1'b1) begin
<span style="margin-left:8px;"></span>656                             clk4x = refclk;
<span style="margin-left:8px;"></span>657                           end else begin
<span style="margin-left:8px;"></span>658                             vip_tx_clk = refclk;
<span style="margin-left:8px;"></span>659                           end
<span style="margin-left:8px;"></span>660                         end
<span style="margin-left:8px;"></span>661                         else begin
<span style="margin-left:8px;"></span>662                           clk4x = 0;
<span style="margin-left:8px;"></span>663                           vip_tx_clk = 0;    
<span style="margin-left:8px;"></span>664                         end   
<span style="margin-left:8px;"></span>665                       end
<span style="margin-left:8px;"></span>666                     
<span style="margin-left:8px;"></span>667                       always @ (posedge clk4x) begin
<span style="margin-left:8px;"></span>668                         clk2x = ~clk2x;
<span style="margin-left:8px;"></span>669                       end
<span style="margin-left:8px;"></span>670                     
<span style="margin-left:8px;"></span>671                       //--------------------------------------------------------------------------
<span style="margin-left:8px;"></span>672                       // When clock recovery is enabled, the VIP TX clock is 1/4 the input clock
<span style="margin-left:8px;"></span>673                       //--------------------------------------------------------------------------
<span style="margin-left:8px;"></span>674                       always @ (posedge clk2x) begin
<span style="margin-left:8px;"></span>675                         if (clock_recovery_enable === 1'b1) begin
<span style="margin-left:8px;"></span>676                           vip_tx_clk = ~vip_tx_clk;
<span style="margin-left:8px;"></span>677                         end
<span style="margin-left:8px;"></span>678                       end
<span style="margin-left:8px;"></span>679                     `endif
<span style="margin-left:8px;"></span>680                     `endif
<span style="margin-left:8px;"></span>681                     
<span style="margin-left:8px;"></span>682                      /** Add support for signal logging. */
<img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAWklEQVQoU2P8DwQMeAATPkmQHOPdu3f/d3R0MEhJSaGoffHiBUNeXh4DA8iK5ORkkDUoODAwECT1H6wABIqLi+EKEhMTYcIIBSCRtLS0/0FBQXBJEIORYl8AAFaWVAK2EPn+AAAAAElFTkSuQmCC" onclick="var macroSpan=$(this).next().next('#macro_-1717067504_683');if (macroSpan.css('display')=='none') {macroSpan.css('display', 'block');this.src='data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAWklEQVQoU2P8DwQMeAATPkmQHOPdu3f/d3R0MEhJSaGoffHiBUNeXh4DA8iK5ORkkDUoODAwECT1H6wABIqLi+EKEhMTYcIIBSCRtLS0/0FBQXBJEIORYl8AAFaWVAK2EPn+AAAAAElFTkSuQmCC';} else {macroSpan.css('display', 'none');this.src='data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAV0lEQVQoU4VP2w3AIAi8dg3ngwVwDSZAR3MVak2KiamJ98Pd5Xjh+dBaC7rUayi8YGa4O0opQ07cwVJKqLUi57wPhKuqIKL/hKVttyI8EYGZzcjxSJze7GaHXHvKclWLAAAAAElFTkSuQmCC';}">683        <span onclick="var macroSpan=$(this).next('#macro_-1717067504_683');if (macroSpan.css('display')=='none') {macroSpan.css('display', 'block');} else {macroSpan.css('display', 'none');}">1/1           `SVT_IF_UTIL_SUPPORT_SIGNAL_LOGGING(1)<br/></span><span id="macro_-1717067504_683" style="background-color:#F0F0F0; display:block;"><span style="margin-left:8px;"></span><a href="/nfs_cadtools/synopsys/vip_instl_dir/instal_dir/vip/svt/common/T-2022.03/sverilog/src/vcs/svt_if_util.svip" target="_blank">SVT_IF_UTIL_SUPPORT_SIGNAL_LOGGING(1):</a>
<span style="margin-left:8px;"></span>683.1                   `ifdef SVT_FSDB_ENABLE 
<span style="margin-left:8px;"></span>683.2                     bit enable_signal_log = 0; 
<span style="margin-left:8px;"></span>683.3                    
<span style="margin-left:8px;"></span>683.4                     function void set_enable_signal_log(); 
<span style="margin-left:8px;"></span>683.5                       enable_signal_log = 1; 
<span style="margin-left:8px;"></span>683.6                     endfunction 
<span style="margin-left:8px;"></span>683.7                   `else 
<span style="margin-left:8px;"></span>683.8                     function void set_enable_signal_log(); 
<span style="margin-left:8px;"></span>683.9                        
<span style="margin-left:8px;"></span>683.10                    endfunction 
<span style="margin-left:8px;"></span>683.11                  `endif 
<span style="margin-left:8px;"></span>683.12                    string full_name; 
<span style="margin-left:8px;"></span>683.13     1/1            initial full_name = $sformatf(&quot;%m&quot;); 
<span style="margin-left:8px;"></span>683.14                   
<span style="margin-left:8px;"></span>683.15                     
<span style="margin-left:8px;"></span>683.16                    function string get_full_name(); 
<span style="margin-left:8px;"></span>683.17                      get_full_name = full_name; 
<span style="margin-left:8px;"></span>683.18                    endfunction 
<span style="margin-left:8px;"></span>683.19                   
<span style="margin-left:8px;"></span>683.20                    `ifdef SVT_FSDB_ENABLE 
<span style="margin-left:8px;"></span>683.21                    initial begin 
<span style="margin-left:8px;"></span>683.22                  `ifdef QUESTA 
<span style="margin-left:8px;"></span>683.23                       
<span style="margin-left:8px;"></span>683.24                       
<span style="margin-left:8px;"></span>683.25                      static reg [80*8:1] fsdbfile_plus_filename = {&quot;+fsdbfile+&quot;,`SVT_DEBUG_OPTS_FSDB_FILE_NAME}; 
<span style="margin-left:8px;"></span>683.26                  `endif 
<span style="margin-left:8px;"></span>683.27                      wait(enable_signal_log == 1); 
<span style="margin-left:8px;"></span>683.28                  `ifdef SVT_IF_UTIL_DISABLE_DEFAULT_FSDB 
<span style="margin-left:8px;"></span>683.29                       
<span style="margin-left:8px;"></span>683.30                       
<span style="margin-left:8px;"></span>683.31                       
<span style="margin-left:8px;"></span>683.32                       
<span style="margin-left:8px;"></span>683.33                       
<span style="margin-left:8px;"></span>683.34                      $fsdbDumpfile(`SVT_DEBUG_OPTS_FSDB_FILE_NAME, &quot;+no_default&quot;); 
<span style="margin-left:8px;"></span>683.35                  `endif 
<span style="margin-left:8px;"></span>683.36                  `ifdef QUESTA 
<span style="margin-left:8px;"></span>683.37                      $fsdbDumpvars(1,$sformatf(&quot;%m&quot;),&quot;+all&quot;,fsdbfile_plus_filename); 
<span style="margin-left:8px;"></span>683.38                  `else 
<span style="margin-left:8px;"></span>683.39                      $fsdbDumpvars(1,$sformatf(&quot;%m&quot;),&quot;+all&quot;,{&quot;+fsdbfile+&quot;,`SVT_DEBUG_OPTS_FSDB_FILE_NAME}); 
<span style="margin-left:8px;"></span>683.40                  `endif 
<span style="margin-left:8px;"></span>683.41                    end 
<span style="margin-left:8px;"></span>683.42                  `endif</span></pre>
<hr>
<a name="inst_tag_126_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod12.html#inst_tag_126" >config_ss_tb.config_ss_env_intf.usb_serial_if.ssic_mtx_serial_if[3]</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">331</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
331            if(int'(clock_period - sync_clock_period) != 0) begin
               <font color = "red">-1-</font>  
332              pwm_clk = 0;
           <font color = "red">      ==></font>
333            end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_123">
    <li>
      <a href="#inst_tag_123_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_123_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_124">
    <li>
      <a href="#inst_tag_124_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_124_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_125">
    <li>
      <a href="#inst_tag_125_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_125_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_126">
    <li>
      <a href="#inst_tag_126_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_126_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_svt_mphy_serial_tx_if">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
