FT 0x13
#define IA_DEBUG_REG2__hp_stage3_dr_MASK 0x100000
#define IA_DEBUG_REG2__hp_stage3_dr__SHIFT 0x14
#define IA_DEBUG_REG2__hp_stage3_rtr_MASK 0x200000
#define IA_DEBUG_REG2__hp_stage3_rtr__SHIFT 0x15
#define IA_DEBUG_REG2__hp_stage4_dr_MASK 0x400000
#define IA_DEBUG_REG2__hp_stage4_dr__SHIFT 0x16
#define IA_DEBUG_REG2__hp_stage4_rtr_MASK 0x800000
#define IA_DEBUG_REG2__hp_stage4_rtr__SHIFT 0x17
#define IA_DEBUG_REG2__hp_dma_skid_fifo_empty_MASK 0x1000000
#define IA_DEBUG_REG2__hp_dma_skid_fifo_empty__SHIFT 0x18
#define IA_DEBUG_REG2__hp_dma_skid_fifo_full_MASK 0x2000000
#define IA_DEBUG_REG2__hp_dma_skid_fifo_full__SHIFT 0x19
#define IA_DEBUG_REG2__hp_dma_grp_valid_MASK 0x4000000
#define IA_DEBUG_REG2__hp_dma_grp_valid__SHIFT 0x1a
#define IA_DEBUG_REG2__hp_grp_dma_read_MASK 0x8000000
#define IA_DEBUG_REG2__hp_grp_dma_read__SHIFT 0x1b
#define IA_DEBUG_REG2__hp_current_data_valid_MASK 0x10000000
#define IA_DEBUG_REG2__hp_current_data_valid__SHIFT 0x1c
#define IA_DEBUG_REG2__hp_out_of_range_r2_q_MASK 0x20000000
#define IA_DEBUG_REG2__hp_out_of_range_r2_q__SHIFT 0x1d
#define IA_DEBUG_REG2__hp_dma_mask_fifo_we_MASK 0x40000000
#define IA_DEBUG_REG2__hp_dma_mask_fifo_we__SHIFT 0x1e
#define IA_DEBUG_REG2__hp_dma_ret_data_we_q_MASK 0x80000000
#define IA_DEBUG_REG2__hp_dma_ret_data_we_q__SHIFT 0x1f
#define IA_DEBUG_REG3__dma_pipe0_rdreq_valid_MASK 0x1
#define IA_DEBUG_REG3__dma_pipe0_rdreq_valid__SHIFT 0x0
#define IA_DEBUG_REG3__dma_pipe0_rdreq_read_MASK 0x2
#define IA_DEBUG_REG3__dma_pipe0_rdreq_read__SHIFT 0x1
#define IA_DEBUG_REG3__dma_pipe0_rdreq_null_out_MASK 0x4
#define IA_DEBUG_REG3__dma_pipe0_rdreq_null_out__SHIFT 0x2
#define IA_DEBUG_REG3__dma_pipe0_rdreq_eop_out_MASK 0x8
#define IA_DEBUG_REG3__dma_pipe0_rdreq_eop_out__SHIFT 0x3
#define IA_DEBUG_REG3__dma_pipe0_rdreq_use_tc_out_MASK 0x10
#define IA_DEBUG_REG3__dma_pipe0_rdreq_use_tc_out__SHIFT 0x4
#define IA_DEBUG_REG3__grp_dma_draw_is_pipe0_MASK 0x20
#define IA_DEBUG_REG3__grp_dma_draw_is_pipe0__SHIFT 0x5
#define IA_DEBUG_REG3__must_service_pipe0_req_MASK 0x40
#define IA_DEBUG_REG3__must_service_pipe0_req__SHIFT 0x6
#define IA_DEBUG_REG3__send_pipe1_req_MASK 0x80
#define IA_DEBUG_REG3__send_pipe1_req__SHIFT 0x7
#define IA_DEBUG_REG3__dma_pipe1_rdreq_valid_MASK 0x100
#define IA_DEBUG_REG3__dma_pipe1_rdreq_valid__SHIFT 0x8
#define IA_DEBUG_REG3__dma_pipe1_rdreq_read_MASK 0x200
#define IA_DEBUG_REG3__dma_pipe1_rdreq_read__SHIFT 0x9
#define IA_DEBUG_REG3__dma_pipe1_rdreq_null_out_MASK 0x400
#define IA_DEBUG_REG3__dma_pipe1_rdreq_null_out__SHIFT 0xa
#define IA_DEBUG_REG3__dma_pipe1_rdreq_eop_out_MASK 0x800
#define IA_DEBUG_REG3__dma_pipe1_rdreq_eop_out__SHIFT 0xb
#define IA_DEBUG_REG3__dma_pipe1_rdreq_use_tc_out_MASK 0x1000
#define IA_DEBUG_REG3__dma_pipe1_rdreq_use_tc_out__SHIFT 0xc
#define IA_DEBUG_REG3__ia_mc_rdreq_rtr_q_MASK 0x2000
#define IA_DEBUG_REG3__ia_mc_rdreq_rtr_q__SHIFT 0xd
#define IA_DEBUG_REG3__mc_out_rtr_MASK 0x4000
#define IA_DEBUG_REG3__mc_out_rtr__SHIFT 0xe
#define IA_DEBUG_REG3__dma_rdreq_send_out_MASK 0x8000
#define IA_DEBUG_REG3__dma_rdreq_send_out__SHIFT 0xf
#define IA_DEBUG_REG3__pipe0_dr_MASK 0x10000
#define IA_DEBUG_REG3__pipe0_dr__SHIFT 0x10
#define IA_DEBUG_REG3__pipe0_rtr_MASK 0x20000
#define IA_DEBUG_REG3__pipe0_rtr__SHIFT 0x11
#define IA_DEBUG_REG3__ia_tc_rdreq_rtr_q_MASK 0x40000
#define IA_DEBUG_REG3__ia_tc_rdreq_rtr_q__SHIFT 0x12
#define IA_DEBUG_REG3__tc_out_rtr_MASK 0x80000
#define IA_DEBUG_REG3__tc_out_rtr__SHIFT 0x13
#define IA_DEBUG_REG3__pair0_valid_p1_MASK 0x100000
#define IA_DEBUG_REG3__pair0_valid_p1__SHIFT 0x14
#define IA_DEBUG_REG3__pair1_valid_p1_MASK 0x200000
#define IA_DEBUG_REG3__pair1_valid_p1__SHIFT 0x15
#define IA_DEBUG_REG3__pair2_valid_p1_MASK 0x400000
#define IA_DEBUG_REG3__pair2_valid_p1__SHIFT 0x16
#define IA_DEBUG_REG3__pair3_valid_p1_MASK 0x800000
#define IA_DEBUG_REG3__pair3_valid_p1__SHIFT 0x17
#define IA_DEBUG_REG3__tc_req_count_q_MASK 0x3000000
#define IA_DEBUG_REG3__tc_req_count_q__SHIFT 0x18
#define IA_DEBUG_REG3__discard_1st_chunk_MASK 0x4000000
#define IA_DEBUG_REG3__discard_1st_chunk__SHIFT 0x1a
#define IA_DEBUG_REG3__discard_2nd_chunk_MASK 0x8000000
#define IA_DEBUG_REG3__discard_2nd_chunk__SHIFT 0x1b
#define IA_DEBUG_REG3__last_tc_req_p1_MASK 0x10000000
#define IA_DEBUG_REG3__last_tc_req_p1__SHIFT 0x1c
#define IA_DEBUG_REG3__IA_TC_rdreq_send_out_MASK 0x20000000
#define IA_DEBUG_REG3__IA_TC_rdreq_send_out__SHIFT 0x1d
#define IA_DEBUG_REG3__TC_IA_rdret_valid_in_MASK 0x40000000
#define IA_DEBUG_REG3__TC_IA_rdret_valid_in__SHIFT 0x1e
#define IA_DEBUG_REG3__TAP_IA_rdret_vld_in_MASK 0x80000000
#define IA_DEBUG_REG3__TAP_IA_rdret_vld_in__SHIFT 0x1f
#define IA_DEBUG_REG4__pipe0_dr_MASK 0x1
#define IA_DEBUG_REG4__pipe0_dr__SHIFT 0x0
#define IA_DEBUG_REG4__pipe1_dr_MASK 0x2
#define IA_DEBUG_REG4__pipe1_dr__SHIFT 0x1
#define IA_DEBUG_REG4__pipe2_dr_MASK 0x4
#define IA_DEBUG_REG4__pipe2_dr__SHIFT 0x2
#define IA_DEBUG_REG4__pipe3_dr_MASK 0x8
#define IA_DEBUG_REG4__pipe3_dr__SHIFT 0x3
#define IA_DEBUG_REG4__pipe4_dr_MASK 0x10
#define IA_DEBUG_REG4__pipe4_dr__SHIFT 0x4
#define IA_DEBUG_REG4__pipe5_dr_MASK 0x20
#define IA_DEBUG_REG4__pipe5_dr__SHIFT 0x5
#define IA_DEBUG_REG4__grp_se0_fifo_empty_MASK 0x40
#define IA_DEBUG_REG4__grp_se0_fifo_empty__SHIFT 0x6
#define IA_DEBUG_REG4__grp_se0_fifo_full_MASK 0x80
#define IA_DEBUG_REG4__grp_se0_fifo_full__SHIFT 0x7
#define IA_DEBUG_REG4__pipe0_rtr_MASK 0x100
#define IA_DEBUG_REG4__pipe0_rtr__SHIFT 0x8
#define IA_DEBUG_REG4__pipe1_rtr_MASK 0x200
#define IA_DEBUG_REG4__pipe1_rtr__SHIFT 0x9
#define IA_DEBUG_REG4__pipe2_rtr_MASK 0x400
#define IA_DEBUG_REG4__pipe2_rtr__SHIFT 0xa
#define IA_DEBUG_REG4__pipe3_rtr_MASK 0x800
#define IA_DEBUG_REG4__pipe3_rtr__SHIFT 0xb
#define IA_DEBUG_REG4__pipe4_rtr_MASK 0x1000
#define IA_DEBUG_REG4__pipe4_rtr__SHIFT 0xc
#define IA_DEBUG_REG4__pipe5_rtr_MASK 0x2000
#define IA_DEBUG_REG4__pipe5_rtr__SHIFT 0xd
#define IA_DEBUG_REG4__ia_vgt_prim_rtr_q_MASK 0x4000
#define IA_DEBUG_REG4__ia_vgt_prim_rtr_q__SHIFT 0xe
#define IA_DEBUG_REG4__ia_se1vgt_prim_rtr_q_MASK 0x8000
#define IA_DEBUG_REG4__ia_se1vgt_prim_rtr_q__SHIFT 0xf
#define IA_DEBUG_REG4__di_major_mode_p1_q_MASK 0x10000
#define IA_DEBUG_REG4__di_major_mode_p1_q__SHIFT 0x10
#define IA_DEBUG_REG4__gs_mode_p1_q_MASK 0xe0000
#define IA_DEBUG_REG4__gs_mode_p1_q__SHIFT 0x11
#define IA_DEBUG_REG4__di_event_flag_p1_q_MASK 0x100000
#define IA_DEBUG_REG4__di_event_flag_p1_q__SHIFT 0x14
#define IA_DEBUG_REG4__di_state_sel_p1_q_MASK 0xe00000
#define IA_DEBUG_REG4__di_state_sel_p1_q__SHIFT 0x15
#define IA_DEBUG_REG4__draw_opaq_en_p1_q_MASK 0x1000000
#define IA_DEBUG_REG4__draw_opaq_en_p1_q__SHIFT 0x18
#define IA_DEBUG_REG4__draw_opaq_active_q_MASK 0x2000000
#define IA_DEBUG_REG4__draw_opaq_active_q__SHIFT 0x19
#define IA_DEBUG_REG4__di_source_select_p1_q_MASK 0xc000000
#define IA_DEBUG_REG4__di_source_select_p1_q__SHIFT 0x1a
#define IA_DEBUG_REG4__ready_to_read_di_MASK 0x10000000
#define IA_DEBUG_REG4__ready_to_read_di__SHIFT 0x1c
#define IA_DEBUG_REG4__di_first_group_of_draw_q_MASK 0x20000000
#define IA_DEBUG_REG4__di_first_group_of_draw_q__SHIFT 0x1d
#define IA_DEBUG_REG4__last_shift_of_draw_MASK 0x40000000
#define IA_DEBUG_REG4__last_shift_of_draw__SHIFT 0x1e
#define IA_DEBUG_REG4__current_shift_is_vect1_q_MASK 0x80000000
#define IA_DEBUG_REG4__current_shift_is_vect1_q__SHIFT 0x1f
#define IA_DEBUG_REG5__di_index_counter_q_15_0_MASK 0xffff
#define IA_DEBUG_REG5__di_index_counter_q_15_0__SHIFT 0x0
#define IA_DEBUG_REG5__instanceid_13_0_MASK 0x3fff0000
#define IA_DEBUG_REG5__instanceid_13_0__SHIFT 0x10
#define IA_DEBUG_REG5__draw_input_fifo_full_MASK 0x40000000
#define IA_DEBUG_REG5__draw_input_fifo_full__SHIFT 0x1e
#define IA_DEBUG_REG5__draw_input_fifo_empty_MASK 0x80000000
#define IA_DEBUG_REG5__draw_input_fifo_empty__SHIFT 0x1f
#define IA_DEBUG_REG6__current_shift_q_MASK 0xf
#define IA_DEBUG_REG6__current_shift_q__SHIFT 0x0
#define IA_DEBUG_REG6__current_stride_pre_MASK 0xf0
#define IA_DEBUG_REG6__current_stride_pre__SHIFT 0x4
#define IA_DEBUG_REG6__current_stride_q_MASK 0x1f00
#define IA_DEBUG_REG6__current_stride_q__SHIFT 0x8
#define IA_DEBUG_REG6__first_group_partial_MASK 0x2000
#define IA_DEBUG_REG6__first_group_partial__SHIFT 0xd
#define IA_DEBUG_REG6__second_group_partial_MASK 0x4000
#define IA_DEBUG_REG6__second_group_partial__SHIFT 0xe
#define IA_DEBUG_REG6__curr_prim_partial_MASK 0x8000
#define IA_DEBUG_REG6__curr_prim_partial__SHIFT 0xf
#define IA_DEBUG_REG6__next_stride_q_MASK 0x1f0000
#define IA_DEBUG_REG6__next_stride_q__SHIFT 0x10
#define IA_DEBUG_REG6__next_group_partial_MASK 0x200000
#define IA_DEBUG_REG6__next_group_partial__SHIFT 0x15
#define IA_DEBUG_REG6__after_group_partial_MASK 0x400000
#define IA_DEBUG_REG6__after_group_partial__SHIFT 0x16
#define IA_DEBUG_REG6__extract_group_MASK 0x800000
#define IA_DEBUG_REG6__extract_group__SHIFT 0x17
#define IA_DEBUG_REG6__grp_shift_debug_data_MASK 0xff000000
#define IA_DEBUG_REG6__grp_shift_debug_data__SHIFT 0x18
#define IA_DEBUG_REG7__reset_indx_state_q_MASK 0xf
#define IA_DEBUG_REG7__reset_indx_state_q__SHIFT 0x0
#define IA_DEBUG_REG7__shift_vect_valid_p2_q_MASK 0xf0
#define IA_DEBUG_REG7__shift_vect_valid_p2_q__SHIFT 0x4
#define IA_DEBUG_REG7__shift_vect1_valid_p2_q_MASK 0xf00
#define IA_DEBUG_REG7__shift_vect1_valid_p2_q__SHIFT 0x8
#define IA_DEBUG_REG7__shift_vect0_reset_match_p2_q_MASK 0xf000
#define IA_DEBUG_REG7__shift_vect0_res