 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10000
        -sort_by slack
Design : mem_in
Version: O-2018.06-SP5-1
Date   : Sun Apr 10 10:54:19 2022
****************************************

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: A_out_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A_out_reg_3_/CK (EDFFX2TS)               0.00       0.00 r
  A_out_reg_3_/QN (EDFFX2TS)               1.04       1.04 f
  U279/Y (NAND3X1TS)                       0.21       1.25 r
  U199/Y (NOR2XLTS)                        0.14       1.39 f
  U191/Y (CLKBUFX2TS)                      0.23       1.61 f
  U1681/Y (CLKBUFX2TS)                     0.23       1.85 f
  U1887/Y (CLKBUFX2TS)                     0.26       2.11 f
  U1917/Y (AOI22X1TS)                      0.18       2.29 r
  U235/Y (NAND4XLTS)                       0.21       2.50 f
  U1924/Y (OR4X2TS)                        0.52       3.02 f
  U1963/Y (AOI21X1TS)                      0.21       3.23 r
  U1964/Y (OA21X4TS)                       0.24       3.47 r
  U1965/Y (INVX4TS)                        0.07       3.54 f
  U1966/Y (BUFX20TS)                       0.41       3.95 f
  Q[1] (out)                               0.00       3.95 f
  data arrival time                                   3.95

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  output external delay                   -0.05       3.95
  data required time                                  3.95
  -----------------------------------------------------------
  data required time                                  3.95
  data arrival time                                  -3.95
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: A_out_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[7] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A_out_reg_3_/CK (EDFFX2TS)               0.00       0.00 r
  A_out_reg_3_/QN (EDFFX2TS)               1.04       1.04 f
  U270/Y (NAND3XLTS)                       0.26       1.30 r
  U192/Y (NOR2XLTS)                        0.18       1.48 f
  U1247/Y (BUFX3TS)                        0.19       1.68 f
  U1675/Y (BUFX3TS)                        0.17       1.85 f
  U1989/Y (CLKBUFX2TS)                     0.23       2.08 f
  U2058/Y (AOI22X1TS)                      0.23       2.31 r
  U238/Y (NAND4XLTS)                       0.24       2.56 f
  U2068/Y (NOR4X1TS)                       0.29       2.85 r
  U2069/Y (OAI22X1TS)                      0.20       3.05 f
  U2070/Y (AOI21X1TS)                      0.18       3.23 r
  U2071/Y (OA21X4TS)                       0.24       3.46 r
  U373/Y (INVX4TS)                         0.07       3.53 f
  U493/Y (BUFX20TS)                        0.41       3.94 f
  Q[7] (out)                               0.00       3.94 f
  data arrival time                                   3.94

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  output external delay                   -0.05       3.95
  data required time                                  3.95
  -----------------------------------------------------------
  data required time                                  3.95
  data arrival time                                  -3.94
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: A_out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[4] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A_out_reg_0_/CK (EDFFX1TS)               0.00       0.00 r
  A_out_reg_0_/Q (EDFFX1TS)                0.65       0.65 f
  U267/Y (NAND2BXLTS)                      0.35       1.00 f
  U416/Y (INVX2TS)                         0.12       1.12 r
  U417/Y (INVX2TS)                         0.08       1.20 f
  U506/Y (NOR2XLTS)                        0.36       1.56 r
  U505/Y (CLKBUFX2TS)                      0.35       1.90 r
  U1258/Y (CLKBUFX2TS)                     0.21       2.11 r
  U1323/Y (AOI22X1TS)                      0.14       2.25 f
  U292/Y (NAND4XLTS)                       0.20       2.45 r
  U1329/Y (NOR4X1TS)                       0.15       2.61 f
  U1330/Y (OAI22X1TS)                      0.20       2.81 r
  U1331/Y (AOI21X1TS)                      0.12       2.93 f
  U501/Y (OAI21X1TS)                       0.25       3.18 r
  U1332/Y (BUFX20TS)                       0.75       3.93 r
  Q[4] (out)                               0.00       3.93 r
  data arrival time                                   3.93

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  output external delay                   -0.05       3.95
  data required time                                  3.95
  -----------------------------------------------------------
  data required time                                  3.95
  data arrival time                                  -3.93
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: A_out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[3] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A_out_reg_0_/CK (EDFFX1TS)               0.00       0.00 r
  A_out_reg_0_/Q (EDFFX1TS)                0.65       0.65 f
  U267/Y (NAND2BXLTS)                      0.35       1.00 f
  U416/Y (INVX2TS)                         0.12       1.12 r
  U417/Y (INVX2TS)                         0.08       1.20 f
  U506/Y (NOR2XLTS)                        0.36       1.56 r
  U505/Y (CLKBUFX2TS)                      0.35       1.90 r
  U1365/Y (CLKBUFX2TS)                     0.21       2.11 r
  U1427/Y (AOI22X1TS)                      0.14       2.25 f
  U286/Y (NAND4XLTS)                       0.20       2.45 r
  U1433/Y (NOR4X1TS)                       0.15       2.61 f
  U1434/Y (OAI22X1TS)                      0.20       2.81 r
  U1435/Y (AOI21X1TS)                      0.12       2.93 f
  U502/Y (OAI21X1TS)                       0.25       3.18 r
  U1436/Y (BUFX20TS)                       0.75       3.93 r
  Q[3] (out)                               0.00       3.93 r
  data arrival time                                   3.93

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  output external delay                   -0.05       3.95
  data required time                                  3.95
  -----------------------------------------------------------
  data required time                                  3.95
  data arrival time                                  -3.93
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: A_out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[2] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A_out_reg_0_/CK (EDFFX1TS)               0.00       0.00 r
  A_out_reg_0_/Q (EDFFX1TS)                0.65       0.65 f
  U267/Y (NAND2BXLTS)                      0.35       1.00 f
  U416/Y (INVX2TS)                         0.12       1.12 r
  U417/Y (INVX2TS)                         0.08       1.20 f
  U506/Y (NOR2XLTS)                        0.36       1.56 r
  U505/Y (CLKBUFX2TS)                      0.35       1.90 r
  U1574/Y (CLKBUFX2TS)                     0.21       2.11 r
  U1637/Y (AOI22X1TS)                      0.14       2.25 f
  U280/Y (NAND4XLTS)                       0.20       2.45 r
  U1643/Y (NOR4X1TS)                       0.15       2.61 f
  U1644/Y (OAI22X1TS)                      0.20       2.81 r
  U1645/Y (AOI21X1TS)                      0.12       2.93 f
  U503/Y (OAI21X1TS)                       0.25       3.18 r
  U1646/Y (BUFX20TS)                       0.75       3.93 r
  Q[2] (out)                               0.00       3.93 r
  data arrival time                                   3.93

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  output external delay                   -0.05       3.95
  data required time                                  3.95
  -----------------------------------------------------------
  data required time                                  3.95
  data arrival time                                  -3.93
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: A_out_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[5] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A_out_reg_3_/CK (EDFFX2TS)               0.00       0.00 r
  A_out_reg_3_/QN (EDFFX2TS)               1.04       1.04 f
  U270/Y (NAND3XLTS)                       0.26       1.30 r
  U272/Y (NOR2XLTS)                        0.18       1.48 f
  U183/Y (BUFX3TS)                         0.20       1.68 f
  U471/Y (INVX2TS)                         0.09       1.77 r
  U472/Y (INVX2TS)                         0.08       1.85 f
  U1691/Y (CLKBUFX2TS)                     0.24       2.09 f
  U1718/Y (AOI22X1TS)                      0.23       2.32 r
  U236/Y (NAND4XLTS)                       0.23       2.56 f
  U1723/Y (OR4X2TS)                        0.52       3.07 f
  U164/Y (AOI21X1TS)                       0.22       3.29 r
  U178/Y (OAI2BB1X2TS)                     0.18       3.47 f
  U1759/Y (BUFX20TS)                       0.45       3.92 f
  Q[5] (out)                               0.00       3.92 f
  data arrival time                                   3.92

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  output external delay                   -0.05       3.95
  data required time                                  3.95
  -----------------------------------------------------------
  data required time                                  3.95
  data arrival time                                  -3.92
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: A_out_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[6] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A_out_reg_3_/CK (EDFFX2TS)               0.00       0.00 r
  A_out_reg_3_/QN (EDFFX2TS)               1.04       1.04 f
  U270/Y (NAND3XLTS)                       0.26       1.30 r
  U272/Y (NOR2XLTS)                        0.18       1.48 f
  U183/Y (BUFX3TS)                         0.20       1.68 f
  U471/Y (INVX2TS)                         0.09       1.77 r
  U473/Y (INVX2TS)                         0.08       1.84 f
  U1794/Y (CLKBUFX2TS)                     0.23       2.08 f
  U1818/Y (AOI22X1TS)                      0.23       2.31 r
  U237/Y (NAND4XLTS)                       0.23       2.54 f
  U1823/Y (OR4X2TS)                        0.52       3.06 f
  U172/Y (AOI21X1TS)                       0.22       3.27 r
  U177/Y (OAI2BB1X2TS)                     0.18       3.46 f
  U1859/Y (BUFX20TS)                       0.45       3.91 f
  Q[6] (out)                               0.00       3.91 f
  data arrival time                                   3.91

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  output external delay                   -0.05       3.95
  data required time                                  3.95
  -----------------------------------------------------------
  data required time                                  3.95
  data arrival time                                  -3.91
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: A_out_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Q[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A_out_reg_4_/CK (EDFFX1TS)               0.00       0.00 r
  A_out_reg_4_/Q (EDFFX1TS)                0.66       0.66 f
  U374/Y (INVX2TS)                         0.14       0.80 r
  U375/Y (INVX2TS)                         0.07       0.87 f
  U470/Y (NOR2XLTS)                        0.21       1.07 r
  U1218/Y (NAND2X1TS)                      0.22       1.30 f
  U1237/Y (NOR2X1TS)                       0.21       1.51 r
  U1238/Y (CLKBUFX2TS)                     0.22       1.73 r
  U1239/Y (CLKBUFX2TS)                     0.18       1.90 r
  U1455/Y (CLKBUFX2TS)                     0.20       2.10 r
  U1525/Y (AOI22X1TS)                      0.14       2.24 f
  U223/Y (NAND4XLTS)                       0.19       2.44 r
  U1536/Y (NOR4X1TS)                       0.14       2.58 f
  U1537/Y (OAI22X1TS)                      0.20       2.78 r
  U1538/Y (AOI21X1TS)                      0.12       2.90 f
  U504/Y (OAI21X1TS)                       0.25       3.15 r
  U1539/Y (BUFX20TS)                       0.75       3.91 r
  Q[0] (out)                               0.00       3.91 r
  data arrival time                                   3.91

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  output external delay                   -0.05       3.95
  data required time                                  3.95
  -----------------------------------------------------------
  data required time                                  3.95
  data arrival time                                  -3.91
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_44__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U529/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U542/Y (CLKBUFX2TS)                                     0.23       0.75 f
  U802/Y (CLKBUFX2TS)                                     0.23       0.98 f
  U803/Y (CLKBUFX2TS)                                     0.65       1.63 f
  generate_mem_8_44__mem8_u/WEN (mem8)                    0.00       1.63 f
  data arrival time                                                  1.63

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_44__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_45__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U529/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U542/Y (CLKBUFX2TS)                                     0.23       0.75 f
  U802/Y (CLKBUFX2TS)                                     0.23       0.98 f
  U803/Y (CLKBUFX2TS)                                     0.65       1.63 f
  generate_mem_8_45__mem8_u/WEN (mem8)                    0.00       1.63 f
  data arrival time                                                  1.63

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_45__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_46__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U529/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U542/Y (CLKBUFX2TS)                                     0.23       0.75 f
  U802/Y (CLKBUFX2TS)                                     0.23       0.98 f
  U803/Y (CLKBUFX2TS)                                     0.65       1.63 f
  generate_mem_8_46__mem8_u/WEN (mem8)                    0.00       1.63 f
  data arrival time                                                  1.63

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_46__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_47__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U529/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U542/Y (CLKBUFX2TS)                                     0.23       0.75 f
  U802/Y (CLKBUFX2TS)                                     0.23       0.98 f
  U803/Y (CLKBUFX2TS)                                     0.65       1.63 f
  generate_mem_8_47__mem8_u/WEN (mem8)                    0.00       1.63 f
  data arrival time                                                  1.63

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_47__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_72__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U529/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U542/Y (CLKBUFX2TS)                                     0.23       0.75 f
  U802/Y (CLKBUFX2TS)                                     0.23       0.98 f
  U804/Y (CLKBUFX2TS)                                     0.65       1.63 f
  generate_mem_8_72__mem8_u/WEN (mem8)                    0.00       1.63 f
  data arrival time                                                  1.63

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_72__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_73__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U529/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U542/Y (CLKBUFX2TS)                                     0.23       0.75 f
  U802/Y (CLKBUFX2TS)                                     0.23       0.98 f
  U804/Y (CLKBUFX2TS)                                     0.65       1.63 f
  generate_mem_8_73__mem8_u/WEN (mem8)                    0.00       1.63 f
  data arrival time                                                  1.63

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_73__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_74__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U529/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U542/Y (CLKBUFX2TS)                                     0.23       0.75 f
  U802/Y (CLKBUFX2TS)                                     0.23       0.98 f
  U804/Y (CLKBUFX2TS)                                     0.65       1.63 f
  generate_mem_8_74__mem8_u/WEN (mem8)                    0.00       1.63 f
  data arrival time                                                  1.63

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_74__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_75__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U529/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U542/Y (CLKBUFX2TS)                                     0.23       0.75 f
  U802/Y (CLKBUFX2TS)                                     0.23       0.98 f
  U804/Y (CLKBUFX2TS)                                     0.65       1.63 f
  generate_mem_8_75__mem8_u/WEN (mem8)                    0.00       1.63 f
  data arrival time                                                  1.63

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_75__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_76__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U529/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U542/Y (CLKBUFX2TS)                                     0.23       0.75 f
  U802/Y (CLKBUFX2TS)                                     0.23       0.98 f
  U806/Y (CLKBUFX2TS)                                     0.65       1.63 f
  generate_mem_8_76__mem8_u/WEN (mem8)                    0.00       1.63 f
  data arrival time                                                  1.63

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_76__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_77__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U529/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U542/Y (CLKBUFX2TS)                                     0.23       0.75 f
  U802/Y (CLKBUFX2TS)                                     0.23       0.98 f
  U806/Y (CLKBUFX2TS)                                     0.65       1.63 f
  generate_mem_8_77__mem8_u/WEN (mem8)                    0.00       1.63 f
  data arrival time                                                  1.63

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_77__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_78__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U529/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U542/Y (CLKBUFX2TS)                                     0.23       0.75 f
  U802/Y (CLKBUFX2TS)                                     0.23       0.98 f
  U806/Y (CLKBUFX2TS)                                     0.65       1.63 f
  generate_mem_8_78__mem8_u/WEN (mem8)                    0.00       1.63 f
  data arrival time                                                  1.63

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_78__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_79__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U529/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U542/Y (CLKBUFX2TS)                                     0.23       0.75 f
  U802/Y (CLKBUFX2TS)                                     0.23       0.98 f
  U806/Y (CLKBUFX2TS)                                     0.65       1.63 f
  generate_mem_8_79__mem8_u/WEN (mem8)                    0.00       1.63 f
  data arrival time                                                  1.63

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_79__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_80__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U529/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U542/Y (CLKBUFX2TS)                                     0.23       0.75 f
  U802/Y (CLKBUFX2TS)                                     0.23       0.98 f
  U805/Y (CLKBUFX2TS)                                     0.65       1.63 f
  generate_mem_8_80__mem8_u/WEN (mem8)                    0.00       1.63 f
  data arrival time                                                  1.63

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_80__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_81__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U529/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U542/Y (CLKBUFX2TS)                                     0.23       0.75 f
  U802/Y (CLKBUFX2TS)                                     0.23       0.98 f
  U805/Y (CLKBUFX2TS)                                     0.65       1.63 f
  generate_mem_8_81__mem8_u/WEN (mem8)                    0.00       1.63 f
  data arrival time                                                  1.63

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_81__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_82__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U529/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U542/Y (CLKBUFX2TS)                                     0.23       0.75 f
  U802/Y (CLKBUFX2TS)                                     0.23       0.98 f
  U805/Y (CLKBUFX2TS)                                     0.65       1.63 f
  generate_mem_8_82__mem8_u/WEN (mem8)                    0.00       1.63 f
  data arrival time                                                  1.63

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_82__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_83__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U529/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U542/Y (CLKBUFX2TS)                                     0.23       0.75 f
  U802/Y (CLKBUFX2TS)                                     0.23       0.98 f
  U805/Y (CLKBUFX2TS)                                     0.65       1.63 f
  generate_mem_8_83__mem8_u/WEN (mem8)                    0.00       1.63 f
  data arrival time                                                  1.63

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_83__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_96__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U529/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U542/Y (CLKBUFX2TS)                                     0.23       0.75 f
  U798/Y (CLKBUFX2TS)                                     0.23       0.98 f
  U801/Y (CLKBUFX2TS)                                     0.65       1.63 f
  generate_mem_8_96__mem8_u/WEN (mem8)                    0.00       1.63 f
  data arrival time                                                  1.63

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_96__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_97__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U529/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U542/Y (CLKBUFX2TS)                                     0.23       0.75 f
  U798/Y (CLKBUFX2TS)                                     0.23       0.98 f
  U801/Y (CLKBUFX2TS)                                     0.65       1.63 f
  generate_mem_8_97__mem8_u/WEN (mem8)                    0.00       1.63 f
  data arrival time                                                  1.63

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_97__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_98__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U529/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U542/Y (CLKBUFX2TS)                                     0.23       0.75 f
  U798/Y (CLKBUFX2TS)                                     0.23       0.98 f
  U801/Y (CLKBUFX2TS)                                     0.65       1.63 f
  generate_mem_8_98__mem8_u/WEN (mem8)                    0.00       1.63 f
  data arrival time                                                  1.63

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_98__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_99__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U529/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U542/Y (CLKBUFX2TS)                                     0.23       0.75 f
  U798/Y (CLKBUFX2TS)                                     0.23       0.98 f
  U801/Y (CLKBUFX2TS)                                     0.65       1.63 f
  generate_mem_8_99__mem8_u/WEN (mem8)                    0.00       1.63 f
  data arrival time                                                  1.63

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_99__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_100__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U529/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U542/Y (CLKBUFX2TS)                                     0.23       0.75 f
  U798/Y (CLKBUFX2TS)                                     0.23       0.98 f
  U799/Y (CLKBUFX2TS)                                     0.65       1.63 f
  generate_mem_8_100__mem8_u/WEN (mem8)                   0.00       1.63 f
  data arrival time                                                  1.63

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_100__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_101__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U529/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U542/Y (CLKBUFX2TS)                                     0.23       0.75 f
  U798/Y (CLKBUFX2TS)                                     0.23       0.98 f
  U799/Y (CLKBUFX2TS)                                     0.65       1.63 f
  generate_mem_8_101__mem8_u/WEN (mem8)                   0.00       1.63 f
  data arrival time                                                  1.63

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_101__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_102__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U529/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U542/Y (CLKBUFX2TS)                                     0.23       0.75 f
  U798/Y (CLKBUFX2TS)                                     0.23       0.98 f
  U799/Y (CLKBUFX2TS)                                     0.65       1.63 f
  generate_mem_8_102__mem8_u/WEN (mem8)                   0.00       1.63 f
  data arrival time                                                  1.63

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_102__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_103__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U529/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U542/Y (CLKBUFX2TS)                                     0.23       0.75 f
  U798/Y (CLKBUFX2TS)                                     0.23       0.98 f
  U799/Y (CLKBUFX2TS)                                     0.65       1.63 f
  generate_mem_8_103__mem8_u/WEN (mem8)                   0.00       1.63 f
  data arrival time                                                  1.63

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_103__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_104__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U529/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U542/Y (CLKBUFX2TS)                                     0.23       0.75 f
  U798/Y (CLKBUFX2TS)                                     0.23       0.98 f
  U800/Y (CLKBUFX2TS)                                     0.65       1.63 f
  generate_mem_8_104__mem8_u/WEN (mem8)                   0.00       1.63 f
  data arrival time                                                  1.63

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_104__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_105__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U529/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U542/Y (CLKBUFX2TS)                                     0.23       0.75 f
  U798/Y (CLKBUFX2TS)                                     0.23       0.98 f
  U800/Y (CLKBUFX2TS)                                     0.65       1.63 f
  generate_mem_8_105__mem8_u/WEN (mem8)                   0.00       1.63 f
  data arrival time                                                  1.63

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_105__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_106__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U529/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U542/Y (CLKBUFX2TS)                                     0.23       0.75 f
  U798/Y (CLKBUFX2TS)                                     0.23       0.98 f
  U800/Y (CLKBUFX2TS)                                     0.65       1.63 f
  generate_mem_8_106__mem8_u/WEN (mem8)                   0.00       1.63 f
  data arrival time                                                  1.63

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_106__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_107__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U529/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U542/Y (CLKBUFX2TS)                                     0.23       0.75 f
  U798/Y (CLKBUFX2TS)                                     0.23       0.98 f
  U800/Y (CLKBUFX2TS)                                     0.65       1.63 f
  generate_mem_8_107__mem8_u/WEN (mem8)                   0.00       1.63 f
  data arrival time                                                  1.63

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_107__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_124__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U529/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U542/Y (CLKBUFX2TS)                                     0.23       0.75 f
  U798/Y (CLKBUFX2TS)                                     0.23       0.98 f
  U807/Y (CLKBUFX2TS)                                     0.65       1.63 f
  generate_mem_8_124__mem8_u/WEN (mem8)                   0.00       1.63 f
  data arrival time                                                  1.63

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_124__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_125__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U529/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U542/Y (CLKBUFX2TS)                                     0.23       0.75 f
  U798/Y (CLKBUFX2TS)                                     0.23       0.98 f
  U807/Y (CLKBUFX2TS)                                     0.65       1.63 f
  generate_mem_8_125__mem8_u/WEN (mem8)                   0.00       1.63 f
  data arrival time                                                  1.63

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_125__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_126__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U529/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U542/Y (CLKBUFX2TS)                                     0.23       0.75 f
  U798/Y (CLKBUFX2TS)                                     0.23       0.98 f
  U807/Y (CLKBUFX2TS)                                     0.65       1.63 f
  generate_mem_8_126__mem8_u/WEN (mem8)                   0.00       1.63 f
  data arrival time                                                  1.63

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_126__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_127__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U529/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U542/Y (CLKBUFX2TS)                                     0.23       0.75 f
  U798/Y (CLKBUFX2TS)                                     0.23       0.98 f
  U807/Y (CLKBUFX2TS)                                     0.65       1.63 f
  generate_mem_8_127__mem8_u/WEN (mem8)                   0.00       1.63 f
  data arrival time                                                  1.63

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_127__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_0__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  WEN (in)                                 0.04       0.09 f
  U519/Y (CLKBUFX2TS)                      0.22       0.30 f
  U538/Y (CLKBUFX2TS)                      0.23       0.54 f
  U577/Y (CLKBUFX2TS)                      0.23       0.77 f
  U581/Y (CLKBUFX2TS)                      0.65       1.42 f
  generate_mem_8_0__mem8_u/WEN (mem8)      0.00       1.42 f
  data arrival time                                   1.42

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  generate_mem_8_0__mem8_u/CLK (mem8)      0.00       4.00 r
  library setup time                      -1.12       2.88
  data required time                                  2.88
  -----------------------------------------------------------
  data required time                                  2.88
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (MET)                                         1.47


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_1__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  WEN (in)                                 0.04       0.09 f
  U519/Y (CLKBUFX2TS)                      0.22       0.30 f
  U538/Y (CLKBUFX2TS)                      0.23       0.54 f
  U577/Y (CLKBUFX2TS)                      0.23       0.77 f
  U581/Y (CLKBUFX2TS)                      0.65       1.42 f
  generate_mem_8_1__mem8_u/WEN (mem8)      0.00       1.42 f
  data arrival time                                   1.42

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  generate_mem_8_1__mem8_u/CLK (mem8)      0.00       4.00 r
  library setup time                      -1.12       2.88
  data required time                                  2.88
  -----------------------------------------------------------
  data required time                                  2.88
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (MET)                                         1.47


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_2__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  WEN (in)                                 0.04       0.09 f
  U519/Y (CLKBUFX2TS)                      0.22       0.30 f
  U538/Y (CLKBUFX2TS)                      0.23       0.54 f
  U577/Y (CLKBUFX2TS)                      0.23       0.77 f
  U581/Y (CLKBUFX2TS)                      0.65       1.42 f
  generate_mem_8_2__mem8_u/WEN (mem8)      0.00       1.42 f
  data arrival time                                   1.42

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  generate_mem_8_2__mem8_u/CLK (mem8)      0.00       4.00 r
  library setup time                      -1.12       2.88
  data required time                                  2.88
  -----------------------------------------------------------
  data required time                                  2.88
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (MET)                                         1.47


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_3__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  WEN (in)                                 0.04       0.09 f
  U519/Y (CLKBUFX2TS)                      0.22       0.30 f
  U538/Y (CLKBUFX2TS)                      0.23       0.54 f
  U577/Y (CLKBUFX2TS)                      0.23       0.77 f
  U581/Y (CLKBUFX2TS)                      0.65       1.42 f
  generate_mem_8_3__mem8_u/WEN (mem8)      0.00       1.42 f
  data arrival time                                   1.42

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  generate_mem_8_3__mem8_u/CLK (mem8)      0.00       4.00 r
  library setup time                      -1.12       2.88
  data required time                                  2.88
  -----------------------------------------------------------
  data required time                                  2.88
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (MET)                                         1.47


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_4__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  WEN (in)                                 0.04       0.09 f
  U519/Y (CLKBUFX2TS)                      0.22       0.30 f
  U538/Y (CLKBUFX2TS)                      0.23       0.54 f
  U577/Y (CLKBUFX2TS)                      0.23       0.77 f
  U579/Y (CLKBUFX2TS)                      0.65       1.42 f
  generate_mem_8_4__mem8_u/WEN (mem8)      0.00       1.42 f
  data arrival time                                   1.42

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  generate_mem_8_4__mem8_u/CLK (mem8)      0.00       4.00 r
  library setup time                      -1.12       2.88
  data required time                                  2.88
  -----------------------------------------------------------
  data required time                                  2.88
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (MET)                                         1.47


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_5__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  WEN (in)                                 0.04       0.09 f
  U519/Y (CLKBUFX2TS)                      0.22       0.30 f
  U538/Y (CLKBUFX2TS)                      0.23       0.54 f
  U577/Y (CLKBUFX2TS)                      0.23       0.77 f
  U579/Y (CLKBUFX2TS)                      0.65       1.42 f
  generate_mem_8_5__mem8_u/WEN (mem8)      0.00       1.42 f
  data arrival time                                   1.42

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  generate_mem_8_5__mem8_u/CLK (mem8)      0.00       4.00 r
  library setup time                      -1.12       2.88
  data required time                                  2.88
  -----------------------------------------------------------
  data required time                                  2.88
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (MET)                                         1.47


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_6__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  WEN (in)                                 0.04       0.09 f
  U519/Y (CLKBUFX2TS)                      0.22       0.30 f
  U538/Y (CLKBUFX2TS)                      0.23       0.54 f
  U577/Y (CLKBUFX2TS)                      0.23       0.77 f
  U579/Y (CLKBUFX2TS)                      0.65       1.42 f
  generate_mem_8_6__mem8_u/WEN (mem8)      0.00       1.42 f
  data arrival time                                   1.42

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  generate_mem_8_6__mem8_u/CLK (mem8)      0.00       4.00 r
  library setup time                      -1.12       2.88
  data required time                                  2.88
  -----------------------------------------------------------
  data required time                                  2.88
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (MET)                                         1.47


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_7__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  WEN (in)                                 0.04       0.09 f
  U519/Y (CLKBUFX2TS)                      0.22       0.30 f
  U538/Y (CLKBUFX2TS)                      0.23       0.54 f
  U577/Y (CLKBUFX2TS)                      0.23       0.77 f
  U579/Y (CLKBUFX2TS)                      0.65       1.42 f
  generate_mem_8_7__mem8_u/WEN (mem8)      0.00       1.42 f
  data arrival time                                   1.42

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  generate_mem_8_7__mem8_u/CLK (mem8)      0.00       4.00 r
  library setup time                      -1.12       2.88
  data required time                                  2.88
  -----------------------------------------------------------
  data required time                                  2.88
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (MET)                                         1.47


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_8__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  WEN (in)                                 0.04       0.09 f
  U519/Y (CLKBUFX2TS)                      0.22       0.30 f
  U538/Y (CLKBUFX2TS)                      0.23       0.54 f
  U577/Y (CLKBUFX2TS)                      0.23       0.77 f
  U578/Y (CLKBUFX2TS)                      0.65       1.42 f
  generate_mem_8_8__mem8_u/WEN (mem8)      0.00       1.42 f
  data arrival time                                   1.42

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  generate_mem_8_8__mem8_u/CLK (mem8)      0.00       4.00 r
  library setup time                      -1.12       2.88
  data required time                                  2.88
  -----------------------------------------------------------
  data required time                                  2.88
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (MET)                                         1.47


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_9__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  WEN (in)                                 0.04       0.09 f
  U519/Y (CLKBUFX2TS)                      0.22       0.30 f
  U538/Y (CLKBUFX2TS)                      0.23       0.54 f
  U577/Y (CLKBUFX2TS)                      0.23       0.77 f
  U578/Y (CLKBUFX2TS)                      0.65       1.42 f
  generate_mem_8_9__mem8_u/WEN (mem8)      0.00       1.42 f
  data arrival time                                   1.42

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  generate_mem_8_9__mem8_u/CLK (mem8)      0.00       4.00 r
  library setup time                      -1.12       2.88
  data required time                                  2.88
  -----------------------------------------------------------
  data required time                                  2.88
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (MET)                                         1.47


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_10__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U519/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U538/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U577/Y (CLKBUFX2TS)                                     0.23       0.77 f
  U578/Y (CLKBUFX2TS)                                     0.65       1.42 f
  generate_mem_8_10__mem8_u/WEN (mem8)                    0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_10__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.47


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_11__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U519/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U538/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U577/Y (CLKBUFX2TS)                                     0.23       0.77 f
  U578/Y (CLKBUFX2TS)                                     0.65       1.42 f
  generate_mem_8_11__mem8_u/WEN (mem8)                    0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_11__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.47


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_24__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U519/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U538/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U577/Y (CLKBUFX2TS)                                     0.23       0.77 f
  U580/Y (CLKBUFX2TS)                                     0.65       1.42 f
  generate_mem_8_24__mem8_u/WEN (mem8)                    0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_24__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.47


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_25__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U519/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U538/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U577/Y (CLKBUFX2TS)                                     0.23       0.77 f
  U580/Y (CLKBUFX2TS)                                     0.65       1.42 f
  generate_mem_8_25__mem8_u/WEN (mem8)                    0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_25__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.47


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_26__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U519/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U538/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U577/Y (CLKBUFX2TS)                                     0.23       0.77 f
  U580/Y (CLKBUFX2TS)                                     0.65       1.42 f
  generate_mem_8_26__mem8_u/WEN (mem8)                    0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_26__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.47


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_27__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U519/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U538/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U577/Y (CLKBUFX2TS)                                     0.23       0.77 f
  U580/Y (CLKBUFX2TS)                                     0.65       1.42 f
  generate_mem_8_27__mem8_u/WEN (mem8)                    0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_27__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.47


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_40__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U529/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U542/Y (CLKBUFX2TS)                                     0.23       0.75 f
  U543/Y (CLKBUFX2TS)                                     0.65       1.40 f
  generate_mem_8_40__mem8_u/WEN (mem8)                    0.00       1.40 f
  data arrival time                                                  1.40

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_40__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_41__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U529/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U542/Y (CLKBUFX2TS)                                     0.23       0.75 f
  U543/Y (CLKBUFX2TS)                                     0.65       1.40 f
  generate_mem_8_41__mem8_u/WEN (mem8)                    0.00       1.40 f
  data arrival time                                                  1.40

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_41__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_42__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U529/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U542/Y (CLKBUFX2TS)                                     0.23       0.75 f
  U543/Y (CLKBUFX2TS)                                     0.65       1.40 f
  generate_mem_8_42__mem8_u/WEN (mem8)                    0.00       1.40 f
  data arrival time                                                  1.40

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_42__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_43__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U529/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U542/Y (CLKBUFX2TS)                                     0.23       0.75 f
  U543/Y (CLKBUFX2TS)                                     0.65       1.40 f
  generate_mem_8_43__mem8_u/WEN (mem8)                    0.00       1.40 f
  data arrival time                                                  1.40

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_43__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_116__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U529/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U542/Y (CLKBUFX2TS)                                     0.23       0.75 f
  U544/Y (CLKBUFX2TS)                                     0.65       1.40 f
  generate_mem_8_116__mem8_u/WEN (mem8)                   0.00       1.40 f
  data arrival time                                                  1.40

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_116__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_117__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U529/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U542/Y (CLKBUFX2TS)                                     0.23       0.75 f
  U544/Y (CLKBUFX2TS)                                     0.65       1.40 f
  generate_mem_8_117__mem8_u/WEN (mem8)                   0.00       1.40 f
  data arrival time                                                  1.40

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_117__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_118__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U529/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U542/Y (CLKBUFX2TS)                                     0.23       0.75 f
  U544/Y (CLKBUFX2TS)                                     0.65       1.40 f
  generate_mem_8_118__mem8_u/WEN (mem8)                   0.00       1.40 f
  data arrival time                                                  1.40

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_118__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_119__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U529/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U542/Y (CLKBUFX2TS)                                     0.23       0.75 f
  U544/Y (CLKBUFX2TS)                                     0.65       1.40 f
  generate_mem_8_119__mem8_u/WEN (mem8)                   0.00       1.40 f
  data arrival time                                                  1.40

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_119__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: CEN (input port clocked by clk)
  Endpoint: generate_mem_8_126__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  CEN (in)                                                0.03       0.08 f
  U376/Y (INVX2TS)                                        0.11       0.19 r
  U377/Y (INVX2TS)                                        0.11       0.29 f
  U518/Y (INVX2TS)                                        0.11       0.41 r
  U432/Y (INVX2TS)                                        0.09       0.49 f
  U433/Y (INVX2TS)                                        0.08       0.58 r
  U2100/Y (NAND2X1TS)                                     0.13       0.70 f
  U351/Y (OR3X1TS)                                        0.65       1.36 f
  U435/Y (INVX2TS)                                        0.17       1.53 r
  U2101/Y (NAND2X1TS)                                     0.17       1.70 f
  generate_mem_8_126__mem8_u/CEN (mem8)                   0.00       1.70 f
  data arrival time                                                  1.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_126__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (MET)                                                        1.51


  Startpoint: CEN (input port clocked by clk)
  Endpoint: generate_mem_8_125__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  CEN (in)                                                0.03       0.08 f
  U376/Y (INVX2TS)                                        0.11       0.19 r
  U377/Y (INVX2TS)                                        0.11       0.29 f
  U518/Y (INVX2TS)                                        0.11       0.41 r
  U432/Y (INVX2TS)                                        0.09       0.49 f
  U433/Y (INVX2TS)                                        0.08       0.58 r
  U2100/Y (NAND2X1TS)                                     0.13       0.70 f
  U352/Y (OR3X1TS)                                        0.65       1.36 f
  U439/Y (INVX2TS)                                        0.17       1.53 r
  U2103/Y (NAND2X1TS)                                     0.17       1.70 f
  generate_mem_8_125__mem8_u/CEN (mem8)                   0.00       1.70 f
  data arrival time                                                  1.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_125__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (MET)                                                        1.51


  Startpoint: CEN (input port clocked by clk)
  Endpoint: generate_mem_8_124__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  CEN (in)                                                0.03       0.08 f
  U376/Y (INVX2TS)                                        0.11       0.19 r
  U377/Y (INVX2TS)                                        0.11       0.29 f
  U518/Y (INVX2TS)                                        0.11       0.41 r
  U432/Y (INVX2TS)                                        0.09       0.49 f
  U433/Y (INVX2TS)                                        0.08       0.58 r
  U2100/Y (NAND2X1TS)                                     0.13       0.70 f
  U489/Y (OR3X1TS)                                        0.65       1.36 f
  U492/Y (INVX2TS)                                        0.17       1.53 r
  U2104/Y (NAND2X1TS)                                     0.17       1.70 f
  generate_mem_8_124__mem8_u/CEN (mem8)                   0.00       1.70 f
  data arrival time                                                  1.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_124__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (MET)                                                        1.51


  Startpoint: CEN (input port clocked by clk)
  Endpoint: generate_mem_8_62__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  CEN (in)                                                0.03       0.08 f
  U376/Y (INVX2TS)                                        0.11       0.19 r
  U377/Y (INVX2TS)                                        0.11       0.29 f
  U518/Y (INVX2TS)                                        0.11       0.41 r
  U432/Y (INVX2TS)                                        0.09       0.49 f
  U433/Y (INVX2TS)                                        0.08       0.58 r
  U2100/Y (NAND2X1TS)                                     0.13       0.70 f
  U351/Y (OR3X1TS)                                        0.65       1.36 f
  U435/Y (INVX2TS)                                        0.17       1.53 r
  U2168/Y (NAND2X1TS)                                     0.16       1.69 f
  generate_mem_8_62__mem8_u/CEN (mem8)                    0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_62__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: CEN (input port clocked by clk)
  Endpoint: generate_mem_8_61__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  CEN (in)                                                0.03       0.08 f
  U376/Y (INVX2TS)                                        0.11       0.19 r
  U377/Y (INVX2TS)                                        0.11       0.29 f
  U518/Y (INVX2TS)                                        0.11       0.41 r
  U432/Y (INVX2TS)                                        0.09       0.49 f
  U433/Y (INVX2TS)                                        0.08       0.58 r
  U2100/Y (NAND2X1TS)                                     0.13       0.70 f
  U352/Y (OR3X1TS)                                        0.65       1.36 f
  U439/Y (INVX2TS)                                        0.17       1.53 r
  U2169/Y (NAND2X1TS)                                     0.16       1.69 f
  generate_mem_8_61__mem8_u/CEN (mem8)                    0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_61__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: CEN (input port clocked by clk)
  Endpoint: generate_mem_8_86__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  CEN (in)                                                0.03       0.08 f
  U376/Y (INVX2TS)                                        0.11       0.19 r
  U377/Y (INVX2TS)                                        0.11       0.29 f
  U518/Y (INVX2TS)                                        0.11       0.41 r
  U432/Y (INVX2TS)                                        0.09       0.49 f
  U433/Y (INVX2TS)                                        0.08       0.58 r
  U2100/Y (NAND2X1TS)                                     0.13       0.70 f
  U351/Y (OR3X1TS)                                        0.65       1.36 f
  U435/Y (INVX2TS)                                        0.17       1.53 r
  U2144/Y (NAND2X1TS)                                     0.16       1.69 f
  generate_mem_8_86__mem8_u/CEN (mem8)                    0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_86__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: CEN (input port clocked by clk)
  Endpoint: generate_mem_8_85__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  CEN (in)                                                0.03       0.08 f
  U376/Y (INVX2TS)                                        0.11       0.19 r
  U377/Y (INVX2TS)                                        0.11       0.29 f
  U518/Y (INVX2TS)                                        0.11       0.41 r
  U432/Y (INVX2TS)                                        0.09       0.49 f
  U433/Y (INVX2TS)                                        0.08       0.58 r
  U2100/Y (NAND2X1TS)                                     0.13       0.70 f
  U352/Y (OR3X1TS)                                        0.65       1.36 f
  U439/Y (INVX2TS)                                        0.17       1.53 r
  U2145/Y (NAND2X1TS)                                     0.16       1.69 f
  generate_mem_8_85__mem8_u/CEN (mem8)                    0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_85__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: CEN (input port clocked by clk)
  Endpoint: generate_mem_8_38__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  CEN (in)                                                0.03       0.08 f
  U376/Y (INVX2TS)                                        0.11       0.19 r
  U377/Y (INVX2TS)                                        0.11       0.29 f
  U518/Y (INVX2TS)                                        0.11       0.41 r
  U432/Y (INVX2TS)                                        0.09       0.49 f
  U433/Y (INVX2TS)                                        0.08       0.58 r
  U2100/Y (NAND2X1TS)                                     0.13       0.70 f
  U351/Y (OR3X1TS)                                        0.65       1.36 f
  U435/Y (INVX2TS)                                        0.17       1.53 r
  U2192/Y (NAND2X1TS)                                     0.16       1.69 f
  generate_mem_8_38__mem8_u/CEN (mem8)                    0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_38__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: CEN (input port clocked by clk)
  Endpoint: generate_mem_8_37__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  CEN (in)                                                0.03       0.08 f
  U376/Y (INVX2TS)                                        0.11       0.19 r
  U377/Y (INVX2TS)                                        0.11       0.29 f
  U518/Y (INVX2TS)                                        0.11       0.41 r
  U432/Y (INVX2TS)                                        0.09       0.49 f
  U433/Y (INVX2TS)                                        0.08       0.58 r
  U2100/Y (NAND2X1TS)                                     0.13       0.70 f
  U352/Y (OR3X1TS)                                        0.65       1.36 f
  U439/Y (INVX2TS)                                        0.17       1.53 r
  U2193/Y (NAND2X1TS)                                     0.16       1.69 f
  generate_mem_8_37__mem8_u/CEN (mem8)                    0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_37__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: CEN (input port clocked by clk)
  Endpoint: generate_mem_8_28__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  CEN (in)                                                0.03       0.08 f
  U376/Y (INVX2TS)                                        0.11       0.19 r
  U377/Y (INVX2TS)                                        0.11       0.29 f
  U518/Y (INVX2TS)                                        0.11       0.41 r
  U432/Y (INVX2TS)                                        0.09       0.49 f
  U433/Y (INVX2TS)                                        0.08       0.58 r
  U2100/Y (NAND2X1TS)                                     0.13       0.70 f
  U489/Y (OR3X1TS)                                        0.65       1.36 f
  U492/Y (INVX2TS)                                        0.17       1.53 r
  U2202/Y (NAND2X1TS)                                     0.16       1.69 f
  generate_mem_8_28__mem8_u/CEN (mem8)                    0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_28__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: CEN (input port clocked by clk)
  Endpoint: generate_mem_8_60__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  CEN (in)                                                0.03       0.08 f
  U376/Y (INVX2TS)                                        0.11       0.19 r
  U377/Y (INVX2TS)                                        0.11       0.29 f
  U518/Y (INVX2TS)                                        0.11       0.41 r
  U432/Y (INVX2TS)                                        0.09       0.49 f
  U433/Y (INVX2TS)                                        0.08       0.58 r
  U2100/Y (NAND2X1TS)                                     0.13       0.70 f
  U489/Y (OR3X1TS)                                        0.65       1.36 f
  U492/Y (INVX2TS)                                        0.17       1.53 r
  U2170/Y (NAND2X1TS)                                     0.16       1.69 f
  generate_mem_8_60__mem8_u/CEN (mem8)                    0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_60__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: CEN (input port clocked by clk)
  Endpoint: generate_mem_8_92__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  CEN (in)                                                0.03       0.08 f
  U376/Y (INVX2TS)                                        0.11       0.19 r
  U377/Y (INVX2TS)                                        0.11       0.29 f
  U518/Y (INVX2TS)                                        0.11       0.41 r
  U432/Y (INVX2TS)                                        0.09       0.49 f
  U433/Y (INVX2TS)                                        0.08       0.58 r
  U2100/Y (NAND2X1TS)                                     0.13       0.70 f
  U489/Y (OR3X1TS)                                        0.65       1.36 f
  U492/Y (INVX2TS)                                        0.17       1.53 r
  U2138/Y (NAND2X1TS)                                     0.16       1.69 f
  generate_mem_8_92__mem8_u/CEN (mem8)                    0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_92__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: CEN (input port clocked by clk)
  Endpoint: generate_mem_8_22__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  CEN (in)                                                0.03       0.08 f
  U376/Y (INVX2TS)                                        0.11       0.19 r
  U377/Y (INVX2TS)                                        0.11       0.29 f
  U518/Y (INVX2TS)                                        0.11       0.41 r
  U432/Y (INVX2TS)                                        0.09       0.49 f
  U433/Y (INVX2TS)                                        0.08       0.58 r
  U2100/Y (NAND2X1TS)                                     0.13       0.70 f
  U351/Y (OR3X1TS)                                        0.65       1.36 f
  U436/Y (INVX2TS)                                        0.17       1.53 r
  U2208/Y (NAND2X1TS)                                     0.16       1.69 f
  generate_mem_8_22__mem8_u/CEN (mem8)                    0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_22__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: CEN (input port clocked by clk)
  Endpoint: generate_mem_8_30__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  CEN (in)                                                0.03       0.08 f
  U376/Y (INVX2TS)                                        0.11       0.19 r
  U377/Y (INVX2TS)                                        0.11       0.29 f
  U518/Y (INVX2TS)                                        0.11       0.41 r
  U432/Y (INVX2TS)                                        0.09       0.49 f
  U433/Y (INVX2TS)                                        0.08       0.58 r
  U2100/Y (NAND2X1TS)                                     0.13       0.70 f
  U351/Y (OR3X1TS)                                        0.65       1.36 f
  U437/Y (INVX2TS)                                        0.17       1.53 r
  U2200/Y (NAND2X1TS)                                     0.16       1.69 f
  generate_mem_8_30__mem8_u/CEN (mem8)                    0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_30__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: CEN (input port clocked by clk)
  Endpoint: generate_mem_8_54__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  CEN (in)                                                0.03       0.08 f
  U376/Y (INVX2TS)                                        0.11       0.19 r
  U377/Y (INVX2TS)                                        0.11       0.29 f
  U518/Y (INVX2TS)                                        0.11       0.41 r
  U432/Y (INVX2TS)                                        0.09       0.49 f
  U433/Y (INVX2TS)                                        0.08       0.58 r
  U2100/Y (NAND2X1TS)                                     0.13       0.70 f
  U351/Y (OR3X1TS)                                        0.65       1.36 f
  U437/Y (INVX2TS)                                        0.17       1.53 r
  U2176/Y (NAND2X1TS)                                     0.16       1.69 f
  generate_mem_8_54__mem8_u/CEN (mem8)                    0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_54__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: CEN (input port clocked by clk)
  Endpoint: generate_mem_8_70__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  CEN (in)                                                0.03       0.08 f
  U376/Y (INVX2TS)                                        0.11       0.19 r
  U377/Y (INVX2TS)                                        0.11       0.29 f
  U518/Y (INVX2TS)                                        0.11       0.41 r
  U432/Y (INVX2TS)                                        0.09       0.49 f
  U433/Y (INVX2TS)                                        0.08       0.58 r
  U2100/Y (NAND2X1TS)                                     0.13       0.70 f
  U351/Y (OR3X1TS)                                        0.65       1.36 f
  U436/Y (INVX2TS)                                        0.17       1.53 r
  U2160/Y (NAND2X1TS)                                     0.16       1.69 f
  generate_mem_8_70__mem8_u/CEN (mem8)                    0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_70__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: CEN (input port clocked by clk)
  Endpoint: generate_mem_8_78__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  CEN (in)                                                0.03       0.08 f
  U376/Y (INVX2TS)                                        0.11       0.19 r
  U377/Y (INVX2TS)                                        0.11       0.29 f
  U518/Y (INVX2TS)                                        0.11       0.41 r
  U432/Y (INVX2TS)                                        0.09       0.49 f
  U433/Y (INVX2TS)                                        0.08       0.58 r
  U2100/Y (NAND2X1TS)                                     0.13       0.70 f
  U351/Y (OR3X1TS)                                        0.65       1.36 f
  U437/Y (INVX2TS)                                        0.17       1.53 r
  U2152/Y (NAND2X1TS)                                     0.16       1.69 f
  generate_mem_8_78__mem8_u/CEN (mem8)                    0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_78__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: CEN (input port clocked by clk)
  Endpoint: generate_mem_8_102__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  CEN (in)                                                0.03       0.08 f
  U376/Y (INVX2TS)                                        0.11       0.19 r
  U377/Y (INVX2TS)                                        0.11       0.29 f
  U518/Y (INVX2TS)                                        0.11       0.41 r
  U432/Y (INVX2TS)                                        0.09       0.49 f
  U433/Y (INVX2TS)                                        0.08       0.58 r
  U2100/Y (NAND2X1TS)                                     0.13       0.70 f
  U351/Y (OR3X1TS)                                        0.65       1.36 f
  U434/Y (INVX2TS)                                        0.17       1.53 r
  U2127/Y (NAND2X1TS)                                     0.16       1.69 f
  generate_mem_8_102__mem8_u/CEN (mem8)                   0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_102__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: CEN (input port clocked by clk)
  Endpoint: generate_mem_8_110__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  CEN (in)                                                0.03       0.08 f
  U376/Y (INVX2TS)                                        0.11       0.19 r
  U377/Y (INVX2TS)                                        0.11       0.29 f
  U518/Y (INVX2TS)                                        0.11       0.41 r
  U432/Y (INVX2TS)                                        0.09       0.49 f
  U433/Y (INVX2TS)                                        0.08       0.58 r
  U2100/Y (NAND2X1TS)                                     0.13       0.70 f
  U351/Y (OR3X1TS)                                        0.65       1.36 f
  U434/Y (INVX2TS)                                        0.17       1.53 r
  U2119/Y (NAND2X1TS)                                     0.16       1.69 f
  generate_mem_8_110__mem8_u/CEN (mem8)                   0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_110__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: CEN (input port clocked by clk)
  Endpoint: generate_mem_8_21__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  CEN (in)                                                0.03       0.08 f
  U376/Y (INVX2TS)                                        0.11       0.19 r
  U377/Y (INVX2TS)                                        0.11       0.29 f
  U518/Y (INVX2TS)                                        0.11       0.41 r
  U432/Y (INVX2TS)                                        0.09       0.49 f
  U433/Y (INVX2TS)                                        0.08       0.58 r
  U2100/Y (NAND2X1TS)                                     0.13       0.70 f
  U352/Y (OR3X1TS)                                        0.65       1.36 f
  U440/Y (INVX2TS)                                        0.17       1.53 r
  U2209/Y (NAND2X1TS)                                     0.16       1.69 f
  generate_mem_8_21__mem8_u/CEN (mem8)                    0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_21__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: CEN (input port clocked by clk)
  Endpoint: generate_mem_8_29__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  CEN (in)                                                0.03       0.08 f
  U376/Y (INVX2TS)                                        0.11       0.19 r
  U377/Y (INVX2TS)                                        0.11       0.29 f
  U518/Y (INVX2TS)                                        0.11       0.41 r
  U432/Y (INVX2TS)                                        0.09       0.49 f
  U433/Y (INVX2TS)                                        0.08       0.58 r
  U2100/Y (NAND2X1TS)                                     0.13       0.70 f
  U352/Y (OR3X1TS)                                        0.65       1.36 f
  U441/Y (INVX2TS)                                        0.17       1.53 r
  U2201/Y (NAND2X1TS)                                     0.16       1.69 f
  generate_mem_8_29__mem8_u/CEN (mem8)                    0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_29__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: CEN (input port clocked by clk)
  Endpoint: generate_mem_8_53__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  CEN (in)                                                0.03       0.08 f
  U376/Y (INVX2TS)                                        0.11       0.19 r
  U377/Y (INVX2TS)                                        0.11       0.29 f
  U518/Y (INVX2TS)                                        0.11       0.41 r
  U432/Y (INVX2TS)                                        0.09       0.49 f
  U433/Y (INVX2TS)                                        0.08       0.58 r
  U2100/Y (NAND2X1TS)                                     0.13       0.70 f
  U352/Y (OR3X1TS)                                        0.65       1.36 f
  U441/Y (INVX2TS)                                        0.17       1.53 r
  U2177/Y (NAND2X1TS)                                     0.16       1.69 f
  generate_mem_8_53__mem8_u/CEN (mem8)                    0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_53__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: CEN (input port clocked by clk)
  Endpoint: generate_mem_8_69__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  CEN (in)                                                0.03       0.08 f
  U376/Y (INVX2TS)                                        0.11       0.19 r
  U377/Y (INVX2TS)                                        0.11       0.29 f
  U518/Y (INVX2TS)                                        0.11       0.41 r
  U432/Y (INVX2TS)                                        0.09       0.49 f
  U433/Y (INVX2TS)                                        0.08       0.58 r
  U2100/Y (NAND2X1TS)                                     0.13       0.70 f
  U352/Y (OR3X1TS)                                        0.65       1.36 f
  U440/Y (INVX2TS)                                        0.17       1.53 r
  U2161/Y (NAND2X1TS)                                     0.16       1.69 f
  generate_mem_8_69__mem8_u/CEN (mem8)                    0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_69__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: CEN (input port clocked by clk)
  Endpoint: generate_mem_8_77__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  CEN (in)                                                0.03       0.08 f
  U376/Y (INVX2TS)                                        0.11       0.19 r
  U377/Y (INVX2TS)                                        0.11       0.29 f
  U518/Y (INVX2TS)                                        0.11       0.41 r
  U432/Y (INVX2TS)                                        0.09       0.49 f
  U433/Y (INVX2TS)                                        0.08       0.58 r
  U2100/Y (NAND2X1TS)                                     0.13       0.70 f
  U352/Y (OR3X1TS)                                        0.65       1.36 f
  U441/Y (INVX2TS)                                        0.17       1.53 r
  U2153/Y (NAND2X1TS)                                     0.16       1.69 f
  generate_mem_8_77__mem8_u/CEN (mem8)                    0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_77__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: CEN (input port clocked by clk)
  Endpoint: generate_mem_8_101__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  CEN (in)                                                0.03       0.08 f
  U376/Y (INVX2TS)                                        0.11       0.19 r
  U377/Y (INVX2TS)                                        0.11       0.29 f
  U518/Y (INVX2TS)                                        0.11       0.41 r
  U432/Y (INVX2TS)                                        0.09       0.49 f
  U433/Y (INVX2TS)                                        0.08       0.58 r
  U2100/Y (NAND2X1TS)                                     0.13       0.70 f
  U352/Y (OR3X1TS)                                        0.65       1.36 f
  U438/Y (INVX2TS)                                        0.17       1.53 r
  U2128/Y (NAND2X1TS)                                     0.16       1.69 f
  generate_mem_8_101__mem8_u/CEN (mem8)                   0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_101__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: CEN (input port clocked by clk)
  Endpoint: generate_mem_8_109__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  CEN (in)                                                0.03       0.08 f
  U376/Y (INVX2TS)                                        0.11       0.19 r
  U377/Y (INVX2TS)                                        0.11       0.29 f
  U518/Y (INVX2TS)                                        0.11       0.41 r
  U432/Y (INVX2TS)                                        0.09       0.49 f
  U433/Y (INVX2TS)                                        0.08       0.58 r
  U2100/Y (NAND2X1TS)                                     0.13       0.70 f
  U352/Y (OR3X1TS)                                        0.65       1.36 f
  U438/Y (INVX2TS)                                        0.17       1.53 r
  U2120/Y (NAND2X1TS)                                     0.16       1.69 f
  generate_mem_8_109__mem8_u/CEN (mem8)                   0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_109__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: CEN (input port clocked by clk)
  Endpoint: generate_mem_8_94__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  CEN (in)                                                0.03       0.08 f
  U376/Y (INVX2TS)                                        0.11       0.19 r
  U377/Y (INVX2TS)                                        0.11       0.29 f
  U518/Y (INVX2TS)                                        0.11       0.41 r
  U432/Y (INVX2TS)                                        0.09       0.49 f
  U433/Y (INVX2TS)                                        0.08       0.58 r
  U2100/Y (NAND2X1TS)                                     0.13       0.70 f
  U351/Y (OR3X1TS)                                        0.65       1.36 f
  U434/Y (INVX2TS)                                        0.17       1.53 r
  U2136/Y (NAND2X1TS)                                     0.16       1.69 f
  generate_mem_8_94__mem8_u/CEN (mem8)                    0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_94__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: CEN (input port clocked by clk)
  Endpoint: generate_mem_8_118__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  CEN (in)                                                0.03       0.08 f
  U376/Y (INVX2TS)                                        0.11       0.19 r
  U377/Y (INVX2TS)                                        0.11       0.29 f
  U518/Y (INVX2TS)                                        0.11       0.41 r
  U432/Y (INVX2TS)                                        0.09       0.49 f
  U433/Y (INVX2TS)                                        0.08       0.58 r
  U2100/Y (NAND2X1TS)                                     0.13       0.70 f
  U351/Y (OR3X1TS)                                        0.65       1.36 f
  U434/Y (INVX2TS)                                        0.17       1.53 r
  U2111/Y (NAND2X1TS)                                     0.16       1.69 f
  generate_mem_8_118__mem8_u/CEN (mem8)                   0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_118__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: CEN (input port clocked by clk)
  Endpoint: generate_mem_8_93__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  CEN (in)                                                0.03       0.08 f
  U376/Y (INVX2TS)                                        0.11       0.19 r
  U377/Y (INVX2TS)                                        0.11       0.29 f
  U518/Y (INVX2TS)                                        0.11       0.41 r
  U432/Y (INVX2TS)                                        0.09       0.49 f
  U433/Y (INVX2TS)                                        0.08       0.58 r
  U2100/Y (NAND2X1TS)                                     0.13       0.70 f
  U352/Y (OR3X1TS)                                        0.65       1.36 f
  U438/Y (INVX2TS)                                        0.17       1.53 r
  U2137/Y (NAND2X1TS)                                     0.16       1.69 f
  generate_mem_8_93__mem8_u/CEN (mem8)                    0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_93__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: CEN (input port clocked by clk)
  Endpoint: generate_mem_8_117__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  CEN (in)                                                0.03       0.08 f
  U376/Y (INVX2TS)                                        0.11       0.19 r
  U377/Y (INVX2TS)                                        0.11       0.29 f
  U518/Y (INVX2TS)                                        0.11       0.41 r
  U432/Y (INVX2TS)                                        0.09       0.49 f
  U433/Y (INVX2TS)                                        0.08       0.58 r
  U2100/Y (NAND2X1TS)                                     0.13       0.70 f
  U352/Y (OR3X1TS)                                        0.65       1.36 f
  U438/Y (INVX2TS)                                        0.17       1.53 r
  U2112/Y (NAND2X1TS)                                     0.16       1.69 f
  generate_mem_8_117__mem8_u/CEN (mem8)                   0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_117__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: CEN (input port clocked by clk)
  Endpoint: generate_mem_8_6__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  CEN (in)                                 0.03       0.08 f
  U376/Y (INVX2TS)                         0.11       0.19 r
  U377/Y (INVX2TS)                         0.11       0.29 f
  U518/Y (INVX2TS)                         0.11       0.41 r
  U432/Y (INVX2TS)                         0.09       0.49 f
  U433/Y (INVX2TS)                         0.08       0.58 r
  U2100/Y (NAND2X1TS)                      0.13       0.70 f
  U351/Y (OR3X1TS)                         0.65       1.36 f
  U436/Y (INVX2TS)                         0.17       1.53 r
  U2224/Y (NAND2X1TS)                      0.16       1.69 f
  generate_mem_8_6__mem8_u/CEN (mem8)      0.00       1.69 f
  data arrival time                                   1.69

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  generate_mem_8_6__mem8_u/CLK (mem8)      0.00       4.00 r
  library setup time                      -0.78       3.22
  data required time                                  3.22
  -----------------------------------------------------------
  data required time                                  3.22
  data arrival time                                  -1.69
  -----------------------------------------------------------
  slack (MET)                                         1.52


  Startpoint: CEN (input port clocked by clk)
  Endpoint: generate_mem_8_14__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  CEN (in)                                                0.03       0.08 f
  U376/Y (INVX2TS)                                        0.11       0.19 r
  U377/Y (INVX2TS)                                        0.11       0.29 f
  U518/Y (INVX2TS)                                        0.11       0.41 r
  U432/Y (INVX2TS)                                        0.09       0.49 f
  U433/Y (INVX2TS)                                        0.08       0.58 r
  U2100/Y (NAND2X1TS)                                     0.13       0.70 f
  U351/Y (OR3X1TS)                                        0.65       1.36 f
  U437/Y (INVX2TS)                                        0.17       1.53 r
  U2216/Y (NAND2X1TS)                                     0.16       1.69 f
  generate_mem_8_14__mem8_u/CEN (mem8)                    0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_14__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: CEN (input port clocked by clk)
  Endpoint: generate_mem_8_46__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  CEN (in)                                                0.03       0.08 f
  U376/Y (INVX2TS)                                        0.11       0.19 r
  U377/Y (INVX2TS)                                        0.11       0.29 f
  U518/Y (INVX2TS)                                        0.11       0.41 r
  U432/Y (INVX2TS)                                        0.09       0.49 f
  U433/Y (INVX2TS)                                        0.08       0.58 r
  U2100/Y (NAND2X1TS)                                     0.13       0.70 f
  U351/Y (OR3X1TS)                                        0.65       1.36 f
  U436/Y (INVX2TS)                                        0.17       1.53 r
  U2184/Y (NAND2X1TS)                                     0.16       1.69 f
  generate_mem_8_46__mem8_u/CEN (mem8)                    0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_46__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: CEN (input port clocked by clk)
  Endpoint: generate_mem_8_5__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  CEN (in)                                 0.03       0.08 f
  U376/Y (INVX2TS)                         0.11       0.19 r
  U377/Y (INVX2TS)                         0.11       0.29 f
  U518/Y (INVX2TS)                         0.11       0.41 r
  U432/Y (INVX2TS)                         0.09       0.49 f
  U433/Y (INVX2TS)                         0.08       0.58 r
  U2100/Y (NAND2X1TS)                      0.13       0.70 f
  U352/Y (OR3X1TS)                         0.65       1.36 f
  U440/Y (INVX2TS)                         0.17       1.53 r
  U2225/Y (NAND2X1TS)                      0.16       1.69 f
  generate_mem_8_5__mem8_u/CEN (mem8)      0.00       1.69 f
  data arrival time                                   1.69

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  generate_mem_8_5__mem8_u/CLK (mem8)      0.00       4.00 r
  library setup time                      -0.78       3.22
  data required time                                  3.22
  -----------------------------------------------------------
  data required time                                  3.22
  data arrival time                                  -1.69
  -----------------------------------------------------------
  slack (MET)                                         1.52


  Startpoint: CEN (input port clocked by clk)
  Endpoint: generate_mem_8_13__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  CEN (in)                                                0.03       0.08 f
  U376/Y (INVX2TS)                                        0.11       0.19 r
  U377/Y (INVX2TS)                                        0.11       0.29 f
  U518/Y (INVX2TS)                                        0.11       0.41 r
  U432/Y (INVX2TS)                                        0.09       0.49 f
  U433/Y (INVX2TS)                                        0.08       0.58 r
  U2100/Y (NAND2X1TS)                                     0.13       0.70 f
  U352/Y (OR3X1TS)                                        0.65       1.36 f
  U441/Y (INVX2TS)                                        0.17       1.53 r
  U2217/Y (NAND2X1TS)                                     0.16       1.69 f
  generate_mem_8_13__mem8_u/CEN (mem8)                    0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_13__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: CEN (input port clocked by clk)
  Endpoint: generate_mem_8_20__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  CEN (in)                                                0.03       0.08 f
  U376/Y (INVX2TS)                                        0.11       0.19 r
  U377/Y (INVX2TS)                                        0.11       0.29 f
  U518/Y (INVX2TS)                                        0.11       0.41 r
  U432/Y (INVX2TS)                                        0.09       0.49 f
  U433/Y (INVX2TS)                                        0.08       0.58 r
  U2100/Y (NAND2X1TS)                                     0.13       0.70 f
  U489/Y (OR3X1TS)                                        0.65       1.36 f
  U175/Y (INVX2TS)                                        0.17       1.53 r
  U2210/Y (NAND2X1TS)                                     0.16       1.69 f
  generate_mem_8_20__mem8_u/CEN (mem8)                    0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_20__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: CEN (input port clocked by clk)
  Endpoint: generate_mem_8_45__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  CEN (in)                                                0.03       0.08 f
  U376/Y (INVX2TS)                                        0.11       0.19 r
  U377/Y (INVX2TS)                                        0.11       0.29 f
  U518/Y (INVX2TS)                                        0.11       0.41 r
  U432/Y (INVX2TS)                                        0.09       0.49 f
  U433/Y (INVX2TS)                                        0.08       0.58 r
  U2100/Y (NAND2X1TS)                                     0.13       0.70 f
  U352/Y (OR3X1TS)                                        0.65       1.36 f
  U440/Y (INVX2TS)                                        0.17       1.53 r
  U2185/Y (NAND2X1TS)                                     0.16       1.69 f
  generate_mem_8_45__mem8_u/CEN (mem8)                    0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_45__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: CEN (input port clocked by clk)
  Endpoint: generate_mem_8_52__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  CEN (in)                                                0.03       0.08 f
  U376/Y (INVX2TS)                                        0.11       0.19 r
  U377/Y (INVX2TS)                                        0.11       0.29 f
  U518/Y (INVX2TS)                                        0.11       0.41 r
  U432/Y (INVX2TS)                                        0.09       0.49 f
  U433/Y (INVX2TS)                                        0.08       0.58 r
  U2100/Y (NAND2X1TS)                                     0.13       0.70 f
  U489/Y (OR3X1TS)                                        0.65       1.36 f
  U175/Y (INVX2TS)                                        0.17       1.53 r
  U2178/Y (NAND2X1TS)                                     0.16       1.69 f
  generate_mem_8_52__mem8_u/CEN (mem8)                    0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_52__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: CEN (input port clocked by clk)
  Endpoint: generate_mem_8_68__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  CEN (in)                                                0.03       0.08 f
  U376/Y (INVX2TS)                                        0.11       0.19 r
  U377/Y (INVX2TS)                                        0.11       0.29 f
  U518/Y (INVX2TS)                                        0.11       0.41 r
  U432/Y (INVX2TS)                                        0.09       0.49 f
  U433/Y (INVX2TS)                                        0.08       0.58 r
  U2100/Y (NAND2X1TS)                                     0.13       0.70 f
  U489/Y (OR3X1TS)                                        0.65       1.36 f
  U491/Y (INVX2TS)                                        0.17       1.53 r
  U2162/Y (NAND2X1TS)                                     0.16       1.69 f
  generate_mem_8_68__mem8_u/CEN (mem8)                    0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_68__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: CEN (input port clocked by clk)
  Endpoint: generate_mem_8_76__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  CEN (in)                                                0.03       0.08 f
  U376/Y (INVX2TS)                                        0.11       0.19 r
  U377/Y (INVX2TS)                                        0.11       0.29 f
  U518/Y (INVX2TS)                                        0.11       0.41 r
  U432/Y (INVX2TS)                                        0.09       0.49 f
  U433/Y (INVX2TS)                                        0.08       0.58 r
  U2100/Y (NAND2X1TS)                                     0.13       0.70 f
  U489/Y (OR3X1TS)                                        0.65       1.36 f
  U490/Y (INVX2TS)                                        0.17       1.53 r
  U2154/Y (NAND2X1TS)                                     0.16       1.69 f
  generate_mem_8_76__mem8_u/CEN (mem8)                    0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_76__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: CEN (input port clocked by clk)
  Endpoint: generate_mem_8_100__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  CEN (in)                                                0.03       0.08 f
  U376/Y (INVX2TS)                                        0.11       0.19 r
  U377/Y (INVX2TS)                                        0.11       0.29 f
  U518/Y (INVX2TS)                                        0.11       0.41 r
  U432/Y (INVX2TS)                                        0.09       0.49 f
  U433/Y (INVX2TS)                                        0.08       0.58 r
  U2100/Y (NAND2X1TS)                                     0.13       0.70 f
  U489/Y (OR3X1TS)                                        0.65       1.36 f
  U491/Y (INVX2TS)                                        0.17       1.53 r
  U2129/Y (NAND2X1TS)                                     0.16       1.69 f
  generate_mem_8_100__mem8_u/CEN (mem8)                   0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_100__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: CEN (input port clocked by clk)
  Endpoint: generate_mem_8_108__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  CEN (in)                                                0.03       0.08 f
  U376/Y (INVX2TS)                                        0.11       0.19 r
  U377/Y (INVX2TS)                                        0.11       0.29 f
  U518/Y (INVX2TS)                                        0.11       0.41 r
  U432/Y (INVX2TS)                                        0.09       0.49 f
  U433/Y (INVX2TS)                                        0.08       0.58 r
  U2100/Y (NAND2X1TS)                                     0.13       0.70 f
  U489/Y (OR3X1TS)                                        0.65       1.36 f
  U490/Y (INVX2TS)                                        0.17       1.53 r
  U2121/Y (NAND2X1TS)                                     0.16       1.69 f
  generate_mem_8_108__mem8_u/CEN (mem8)                   0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_108__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: CEN (input port clocked by clk)
  Endpoint: generate_mem_8_84__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  CEN (in)                                                0.03       0.08 f
  U376/Y (INVX2TS)                                        0.11       0.19 r
  U377/Y (INVX2TS)                                        0.11       0.29 f
  U518/Y (INVX2TS)                                        0.11       0.41 r
  U432/Y (INVX2TS)                                        0.09       0.49 f
  U433/Y (INVX2TS)                                        0.08       0.58 r
  U2100/Y (NAND2X1TS)                                     0.13       0.70 f
  U489/Y (OR3X1TS)                                        0.65       1.36 f
  U175/Y (INVX2TS)                                        0.17       1.53 r
  U2146/Y (NAND2X1TS)                                     0.16       1.69 f
  generate_mem_8_84__mem8_u/CEN (mem8)                    0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_84__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: CEN (input port clocked by clk)
  Endpoint: generate_mem_8_116__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  CEN (in)                                                0.03       0.08 f
  U376/Y (INVX2TS)                                        0.11       0.19 r
  U377/Y (INVX2TS)                                        0.11       0.29 f
  U518/Y (INVX2TS)                                        0.11       0.41 r
  U432/Y (INVX2TS)                                        0.09       0.49 f
  U433/Y (INVX2TS)                                        0.08       0.58 r
  U2100/Y (NAND2X1TS)                                     0.13       0.70 f
  U489/Y (OR3X1TS)                                        0.65       1.36 f
  U175/Y (INVX2TS)                                        0.17       1.53 r
  U2113/Y (NAND2X1TS)                                     0.16       1.69 f
  generate_mem_8_116__mem8_u/CEN (mem8)                   0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_116__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: CEN (input port clocked by clk)
  Endpoint: generate_mem_8_4__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  CEN (in)                                 0.03       0.08 f
  U376/Y (INVX2TS)                         0.11       0.19 r
  U377/Y (INVX2TS)                         0.11       0.29 f
  U518/Y (INVX2TS)                         0.11       0.41 r
  U432/Y (INVX2TS)                         0.09       0.49 f
  U433/Y (INVX2TS)                         0.08       0.58 r
  U2100/Y (NAND2X1TS)                      0.13       0.70 f
  U489/Y (OR3X1TS)                         0.65       1.36 f
  U491/Y (INVX2TS)                         0.17       1.53 r
  U2226/Y (NAND2X1TS)                      0.16       1.69 f
  generate_mem_8_4__mem8_u/CEN (mem8)      0.00       1.69 f
  data arrival time                                   1.69

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  generate_mem_8_4__mem8_u/CLK (mem8)      0.00       4.00 r
  library setup time                      -0.78       3.22
  data required time                                  3.22
  -----------------------------------------------------------
  data required time                                  3.22
  data arrival time                                  -1.69
  -----------------------------------------------------------
  slack (MET)                                         1.52


  Startpoint: CEN (input port clocked by clk)
  Endpoint: generate_mem_8_12__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  CEN (in)                                                0.03       0.08 f
  U376/Y (INVX2TS)                                        0.11       0.19 r
  U377/Y (INVX2TS)                                        0.11       0.29 f
  U518/Y (INVX2TS)                                        0.11       0.41 r
  U432/Y (INVX2TS)                                        0.09       0.49 f
  U433/Y (INVX2TS)                                        0.08       0.58 r
  U2100/Y (NAND2X1TS)                                     0.13       0.70 f
  U489/Y (OR3X1TS)                                        0.65       1.36 f
  U490/Y (INVX2TS)                                        0.17       1.53 r
  U2218/Y (NAND2X1TS)                                     0.16       1.69 f
  generate_mem_8_12__mem8_u/CEN (mem8)                    0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_12__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: CEN (input port clocked by clk)
  Endpoint: generate_mem_8_36__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  CEN (in)                                                0.03       0.08 f
  U376/Y (INVX2TS)                                        0.11       0.19 r
  U377/Y (INVX2TS)                                        0.11       0.29 f
  U518/Y (INVX2TS)                                        0.11       0.41 r
  U432/Y (INVX2TS)                                        0.09       0.49 f
  U433/Y (INVX2TS)                                        0.08       0.58 r
  U2100/Y (NAND2X1TS)                                     0.13       0.70 f
  U489/Y (OR3X1TS)                                        0.65       1.36 f
  U491/Y (INVX2TS)                                        0.17       1.53 r
  U2194/Y (NAND2X1TS)                                     0.16       1.69 f
  generate_mem_8_36__mem8_u/CEN (mem8)                    0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_36__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: CEN (input port clocked by clk)
  Endpoint: generate_mem_8_44__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  CEN (in)                                                0.03       0.08 f
  U376/Y (INVX2TS)                                        0.11       0.19 r
  U377/Y (INVX2TS)                                        0.11       0.29 f
  U518/Y (INVX2TS)                                        0.11       0.41 r
  U432/Y (INVX2TS)                                        0.09       0.49 f
  U433/Y (INVX2TS)                                        0.08       0.58 r
  U2100/Y (NAND2X1TS)                                     0.13       0.70 f
  U489/Y (OR3X1TS)                                        0.65       1.36 f
  U490/Y (INVX2TS)                                        0.17       1.53 r
  U2186/Y (NAND2X1TS)                                     0.16       1.69 f
  generate_mem_8_44__mem8_u/CEN (mem8)                    0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_44__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_108__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U756/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U836/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U838/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_108__mem8_u/A[0] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_108__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_108__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U728/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U832/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U833/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_108__mem8_u/A[1] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_108__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_108__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U710/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U828/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U829/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_108__mem8_u/A[2] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_108__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_108__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U682/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U824/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U825/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_108__mem8_u/A[3] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_108__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_108__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U654/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U820/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U823/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_108__mem8_u/A[4] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_108__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_108__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U642/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U816/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U819/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_108__mem8_u/A[5] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_108__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_108__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U618/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U812/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U815/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_108__mem8_u/A[6] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_108__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_108__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U590/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U808/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U810/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_108__mem8_u/A[7] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_108__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_109__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U756/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U836/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U838/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_109__mem8_u/A[0] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_109__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_109__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U728/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U832/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U833/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_109__mem8_u/A[1] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_109__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_109__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U710/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U828/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U829/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_109__mem8_u/A[2] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_109__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_109__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U682/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U824/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U825/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_109__mem8_u/A[3] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_109__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_109__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U654/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U820/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U823/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_109__mem8_u/A[4] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_109__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_109__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U642/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U816/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U819/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_109__mem8_u/A[5] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_109__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_109__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U618/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U812/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U815/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_109__mem8_u/A[6] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_109__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_109__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U590/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U808/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U810/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_109__mem8_u/A[7] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_109__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_110__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U756/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U836/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U838/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_110__mem8_u/A[0] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_110__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_110__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U728/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U832/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U833/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_110__mem8_u/A[1] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_110__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_110__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U710/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U828/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U829/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_110__mem8_u/A[2] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_110__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_110__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U682/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U824/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U825/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_110__mem8_u/A[3] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_110__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_110__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U654/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U820/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U823/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_110__mem8_u/A[4] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_110__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_110__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U642/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U816/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U819/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_110__mem8_u/A[5] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_110__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_110__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U618/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U812/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U815/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_110__mem8_u/A[6] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_110__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_110__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U590/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U808/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U810/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_110__mem8_u/A[7] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_110__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_111__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U756/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U836/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U838/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_111__mem8_u/A[0] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_111__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_111__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U728/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U832/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U833/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_111__mem8_u/A[1] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_111__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_111__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U710/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U828/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U829/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_111__mem8_u/A[2] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_111__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_111__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U682/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U824/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U825/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_111__mem8_u/A[3] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_111__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_111__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U654/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U820/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U823/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_111__mem8_u/A[4] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_111__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_111__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U642/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U816/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U819/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_111__mem8_u/A[5] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_111__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_111__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U618/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U812/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U815/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_111__mem8_u/A[6] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_111__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_111__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U590/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U808/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U810/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_111__mem8_u/A[7] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_111__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_112__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U756/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U836/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U837/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_112__mem8_u/A[0] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_112__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_112__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U728/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U832/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U834/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_112__mem8_u/A[1] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_112__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_112__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U710/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U828/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U831/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_112__mem8_u/A[2] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_112__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_112__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U682/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U824/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U826/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_112__mem8_u/A[3] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_112__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_112__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U654/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U820/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U821/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_112__mem8_u/A[4] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_112__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_112__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U642/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U816/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U818/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_112__mem8_u/A[5] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_112__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_112__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U618/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U812/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U814/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_112__mem8_u/A[6] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_112__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_112__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U590/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U808/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U809/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_112__mem8_u/A[7] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_112__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_113__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U756/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U836/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U837/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_113__mem8_u/A[0] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_113__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_113__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U728/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U832/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U834/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_113__mem8_u/A[1] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_113__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_113__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U710/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U828/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U831/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_113__mem8_u/A[2] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_113__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_113__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U682/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U824/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U826/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_113__mem8_u/A[3] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_113__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_113__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U654/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U820/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U821/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_113__mem8_u/A[4] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_113__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_113__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U642/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U816/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U818/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_113__mem8_u/A[5] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_113__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_113__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U618/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U812/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U814/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_113__mem8_u/A[6] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_113__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_113__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U590/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U808/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U809/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_113__mem8_u/A[7] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_113__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_114__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U756/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U836/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U837/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_114__mem8_u/A[0] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_114__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_114__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U728/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U832/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U834/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_114__mem8_u/A[1] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_114__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_114__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U710/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U828/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U831/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_114__mem8_u/A[2] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_114__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_114__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U682/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U824/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U826/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_114__mem8_u/A[3] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_114__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_114__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U654/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U820/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U821/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_114__mem8_u/A[4] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_114__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_114__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U642/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U816/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U818/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_114__mem8_u/A[5] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_114__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_114__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U618/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U812/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U814/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_114__mem8_u/A[6] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_114__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_114__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U590/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U808/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U809/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_114__mem8_u/A[7] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_114__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_115__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U756/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U836/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U837/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_115__mem8_u/A[0] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_115__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_115__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U728/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U832/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U834/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_115__mem8_u/A[1] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_115__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_115__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U710/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U828/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U831/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_115__mem8_u/A[2] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_115__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_115__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U682/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U824/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U826/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_115__mem8_u/A[3] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_115__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_115__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U654/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U820/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U821/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_115__mem8_u/A[4] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_115__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_115__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U642/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U816/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U818/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_115__mem8_u/A[5] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_115__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_115__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U618/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U812/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U814/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_115__mem8_u/A[6] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_115__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_115__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U590/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U808/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U809/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_115__mem8_u/A[7] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_115__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_116__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U756/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U836/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U839/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_116__mem8_u/A[0] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_116__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_116__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U728/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U832/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U835/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_116__mem8_u/A[1] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_116__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_116__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U710/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U828/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U830/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_116__mem8_u/A[2] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_116__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_116__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U682/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U824/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U827/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_116__mem8_u/A[3] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_116__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_116__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U654/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U820/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U822/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_116__mem8_u/A[4] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_116__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_116__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U642/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U816/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U817/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_116__mem8_u/A[5] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_116__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_116__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U618/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U812/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U813/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_116__mem8_u/A[6] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_116__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_116__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U590/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U808/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U811/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_116__mem8_u/A[7] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_116__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_117__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U756/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U836/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U839/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_117__mem8_u/A[0] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_117__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_117__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U728/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U832/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U835/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_117__mem8_u/A[1] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_117__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_117__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U710/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U828/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U830/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_117__mem8_u/A[2] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_117__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_117__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U682/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U824/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U827/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_117__mem8_u/A[3] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_117__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_117__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U654/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U820/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U822/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_117__mem8_u/A[4] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_117__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_117__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U642/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U816/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U817/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_117__mem8_u/A[5] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_117__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_117__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U618/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U812/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U813/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_117__mem8_u/A[6] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_117__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_117__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U590/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U808/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U811/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_117__mem8_u/A[7] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_117__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_118__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U756/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U836/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U839/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_118__mem8_u/A[0] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_118__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_118__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U728/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U832/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U835/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_118__mem8_u/A[1] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_118__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_118__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U710/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U828/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U830/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_118__mem8_u/A[2] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_118__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_118__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U682/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U824/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U827/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_118__mem8_u/A[3] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_118__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_118__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U654/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U820/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U822/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_118__mem8_u/A[4] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_118__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_118__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U642/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U816/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U817/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_118__mem8_u/A[5] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_118__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_118__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U618/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U812/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U813/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_118__mem8_u/A[6] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_118__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_118__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U590/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U808/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U811/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_118__mem8_u/A[7] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_118__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_119__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U756/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U836/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U839/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_119__mem8_u/A[0] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_119__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_119__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U728/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U832/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U835/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_119__mem8_u/A[1] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_119__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_119__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U710/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U828/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U830/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_119__mem8_u/A[2] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_119__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_119__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U682/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U824/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U827/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_119__mem8_u/A[3] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_119__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_119__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U654/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U820/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U822/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_119__mem8_u/A[4] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_119__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_119__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U642/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U816/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U817/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_119__mem8_u/A[5] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_119__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_119__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U618/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U812/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U813/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_119__mem8_u/A[6] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_119__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_119__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U590/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U808/Y (CLKBUFX2TS)                                     0.21       0.75 r
  U811/Y (CLKBUFX2TS)                                     0.39       1.14 r
  generate_mem_8_119__mem8_u/A[7] (mem8)                  0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_119__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_84__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U519/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U538/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U540/Y (CLKBUFX2TS)                                     0.65       1.19 f
  generate_mem_8_84__mem8_u/WEN (mem8)                    0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_84__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.70


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_85__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U519/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U538/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U540/Y (CLKBUFX2TS)                                     0.65       1.19 f
  generate_mem_8_85__mem8_u/WEN (mem8)                    0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_85__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.70


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_86__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U519/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U538/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U540/Y (CLKBUFX2TS)                                     0.65       1.19 f
  generate_mem_8_86__mem8_u/WEN (mem8)                    0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_86__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.70


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_87__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U519/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U538/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U540/Y (CLKBUFX2TS)                                     0.65       1.19 f
  generate_mem_8_87__mem8_u/WEN (mem8)                    0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_87__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.70


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_88__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U519/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U538/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U539/Y (CLKBUFX2TS)                                     0.65       1.19 f
  generate_mem_8_88__mem8_u/WEN (mem8)                    0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_88__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.70


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_89__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U519/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U538/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U539/Y (CLKBUFX2TS)                                     0.65       1.19 f
  generate_mem_8_89__mem8_u/WEN (mem8)                    0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_89__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.70


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_90__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U519/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U538/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U539/Y (CLKBUFX2TS)                                     0.65       1.19 f
  generate_mem_8_90__mem8_u/WEN (mem8)                    0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_90__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.70


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_91__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U519/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U538/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U539/Y (CLKBUFX2TS)                                     0.65       1.19 f
  generate_mem_8_91__mem8_u/WEN (mem8)                    0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_91__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.70


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_92__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U519/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U538/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U541/Y (CLKBUFX2TS)                                     0.65       1.19 f
  generate_mem_8_92__mem8_u/WEN (mem8)                    0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_92__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.70


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_93__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U519/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U538/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U541/Y (CLKBUFX2TS)                                     0.65       1.19 f
  generate_mem_8_93__mem8_u/WEN (mem8)                    0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_93__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.70


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_94__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U519/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U538/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U541/Y (CLKBUFX2TS)                                     0.65       1.19 f
  generate_mem_8_94__mem8_u/WEN (mem8)                    0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_94__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.70


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_95__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U519/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U538/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U541/Y (CLKBUFX2TS)                                     0.65       1.19 f
  generate_mem_8_95__mem8_u/WEN (mem8)                    0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_95__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.70


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_0__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U794/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U875/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U876/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_0__mem8_u/A[0] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_0__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_0__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U790/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U870/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U874/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_0__mem8_u/A[1] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_0__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_0__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U786/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U865/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U869/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_0__mem8_u/A[2] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_0__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_0__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U782/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U860/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U862/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_0__mem8_u/A[3] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_0__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_0__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U778/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U855/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U856/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_0__mem8_u/A[4] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_0__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_0__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U774/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U850/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U854/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_0__mem8_u/A[5] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_0__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_0__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U770/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U845/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U848/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_0__mem8_u/A[6] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_0__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_0__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U766/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U840/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U844/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_0__mem8_u/A[7] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_0__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_1__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U794/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U875/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U876/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_1__mem8_u/A[0] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_1__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_1__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U790/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U870/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U874/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_1__mem8_u/A[1] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_1__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_1__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U786/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U865/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U869/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_1__mem8_u/A[2] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_1__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_1__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U782/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U860/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U862/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_1__mem8_u/A[3] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_1__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_1__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U778/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U855/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U856/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_1__mem8_u/A[4] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_1__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_1__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U774/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U850/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U854/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_1__mem8_u/A[5] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_1__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_1__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U770/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U845/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U848/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_1__mem8_u/A[6] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_1__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_1__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U766/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U840/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U844/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_1__mem8_u/A[7] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_1__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_2__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U794/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U875/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U876/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_2__mem8_u/A[0] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_2__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_2__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U790/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U870/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U874/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_2__mem8_u/A[1] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_2__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_2__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U786/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U865/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U869/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_2__mem8_u/A[2] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_2__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_2__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U782/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U860/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U862/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_2__mem8_u/A[3] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_2__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_2__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U778/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U855/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U856/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_2__mem8_u/A[4] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_2__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_2__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U774/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U850/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U854/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_2__mem8_u/A[5] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_2__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_2__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U770/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U845/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U848/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_2__mem8_u/A[6] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_2__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_2__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U766/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U840/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U844/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_2__mem8_u/A[7] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_2__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_3__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U794/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U875/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U876/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_3__mem8_u/A[0] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_3__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_3__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U790/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U870/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U874/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_3__mem8_u/A[1] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_3__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_3__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U786/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U865/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U869/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_3__mem8_u/A[2] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_3__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_3__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U782/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U860/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U862/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_3__mem8_u/A[3] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_3__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_3__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U778/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U855/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U856/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_3__mem8_u/A[4] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_3__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_3__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U774/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U850/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U854/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_3__mem8_u/A[5] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_3__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_3__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U770/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U845/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U848/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_3__mem8_u/A[6] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_3__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_3__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U766/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U840/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U844/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_3__mem8_u/A[7] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_3__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_4__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U794/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U875/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U878/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_4__mem8_u/A[0] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_4__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_4__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U790/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U870/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U871/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_4__mem8_u/A[1] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_4__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_4__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U786/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U865/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U868/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_4__mem8_u/A[2] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_4__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_4__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U782/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U860/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U864/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_4__mem8_u/A[3] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_4__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_4__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U778/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U855/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U857/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_4__mem8_u/A[4] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_4__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_4__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U774/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U850/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U853/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_4__mem8_u/A[5] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_4__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_4__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U770/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U845/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U846/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_4__mem8_u/A[6] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_4__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_4__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U766/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U840/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U842/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_4__mem8_u/A[7] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_4__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_5__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U794/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U875/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U878/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_5__mem8_u/A[0] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_5__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_5__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U790/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U870/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U871/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_5__mem8_u/A[1] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_5__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_5__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U786/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U865/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U868/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_5__mem8_u/A[2] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_5__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_5__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U782/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U860/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U864/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_5__mem8_u/A[3] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_5__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_5__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U778/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U855/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U857/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_5__mem8_u/A[4] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_5__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_5__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U774/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U850/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U853/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_5__mem8_u/A[5] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_5__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_5__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U770/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U845/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U846/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_5__mem8_u/A[6] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_5__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_5__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U766/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U840/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U842/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_5__mem8_u/A[7] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_5__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_6__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U794/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U875/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U878/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_6__mem8_u/A[0] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_6__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_6__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U790/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U870/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U871/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_6__mem8_u/A[1] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_6__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_6__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U786/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U865/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U868/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_6__mem8_u/A[2] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_6__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_6__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U782/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U860/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U864/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_6__mem8_u/A[3] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_6__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_6__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U778/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U855/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U857/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_6__mem8_u/A[4] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_6__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_6__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U774/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U850/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U853/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_6__mem8_u/A[5] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_6__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_6__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U770/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U845/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U846/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_6__mem8_u/A[6] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_6__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_6__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U766/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U840/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U842/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_6__mem8_u/A[7] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_6__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_7__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U794/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U875/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U878/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_7__mem8_u/A[0] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_7__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_7__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U790/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U870/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U871/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_7__mem8_u/A[1] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_7__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_7__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U786/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U865/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U868/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_7__mem8_u/A[2] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_7__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_7__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U782/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U860/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U864/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_7__mem8_u/A[3] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_7__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_7__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U778/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U855/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U857/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_7__mem8_u/A[4] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_7__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_7__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U774/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U850/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U853/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_7__mem8_u/A[5] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_7__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_7__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U770/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U845/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U846/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_7__mem8_u/A[6] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_7__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_7__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U766/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U840/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U842/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_7__mem8_u/A[7] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_7__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_8__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U794/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U875/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U877/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_8__mem8_u/A[0] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_8__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_8__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U790/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U870/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U872/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_8__mem8_u/A[1] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_8__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_8__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U786/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U865/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U867/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_8__mem8_u/A[2] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_8__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_8__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U782/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U860/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U861/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_8__mem8_u/A[3] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_8__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_8__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U778/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U855/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U859/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_8__mem8_u/A[4] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_8__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_8__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U774/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U850/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U851/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_8__mem8_u/A[5] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_8__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_8__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U770/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U845/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U847/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_8__mem8_u/A[6] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_8__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_8__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U766/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U840/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U841/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_8__mem8_u/A[7] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_8__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_9__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U794/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U875/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U877/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_9__mem8_u/A[0] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_9__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_9__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U790/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U870/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U872/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_9__mem8_u/A[1] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_9__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_9__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U786/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U865/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U867/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_9__mem8_u/A[2] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_9__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_9__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U782/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U860/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U861/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_9__mem8_u/A[3] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_9__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_9__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U778/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U855/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U859/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_9__mem8_u/A[4] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_9__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_9__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U774/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U850/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U851/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_9__mem8_u/A[5] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_9__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_9__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U770/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U845/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U847/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_9__mem8_u/A[6] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_9__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_9__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U766/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U840/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U841/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_9__mem8_u/A[7] (mem8)                    0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_9__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_10__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U794/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U875/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U877/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_10__mem8_u/A[0] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_10__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_10__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U790/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U870/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U872/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_10__mem8_u/A[1] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_10__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_10__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U786/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U865/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U867/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_10__mem8_u/A[2] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_10__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_10__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U782/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U860/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U861/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_10__mem8_u/A[3] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_10__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_10__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U778/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U855/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U859/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_10__mem8_u/A[4] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_10__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_10__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U774/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U850/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U851/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_10__mem8_u/A[5] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_10__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_10__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U770/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U845/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U847/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_10__mem8_u/A[6] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_10__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_10__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U766/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U840/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U841/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_10__mem8_u/A[7] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_10__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_11__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U794/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U875/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U877/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_11__mem8_u/A[0] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_11__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_11__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U790/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U870/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U872/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_11__mem8_u/A[1] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_11__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_11__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U786/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U865/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U867/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_11__mem8_u/A[2] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_11__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_11__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U782/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U860/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U861/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_11__mem8_u/A[3] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_11__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_11__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U778/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U855/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U859/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_11__mem8_u/A[4] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_11__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_11__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U774/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U850/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U851/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_11__mem8_u/A[5] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_11__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_11__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U770/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U845/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U847/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_11__mem8_u/A[6] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_11__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_11__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U766/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U840/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U841/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_11__mem8_u/A[7] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_11__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_20__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U794/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U875/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U879/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_20__mem8_u/A[0] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_20__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_20__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U790/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U870/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U873/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_20__mem8_u/A[1] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_20__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_20__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U786/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U865/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U866/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_20__mem8_u/A[2] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_20__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_20__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U782/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U860/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U863/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_20__mem8_u/A[3] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_20__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_20__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U778/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U855/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U858/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_20__mem8_u/A[4] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_20__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_20__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U774/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U850/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U852/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_20__mem8_u/A[5] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_20__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_20__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U770/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U845/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U849/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_20__mem8_u/A[6] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_20__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_20__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U766/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U840/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U843/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_20__mem8_u/A[7] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_20__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_21__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U794/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U875/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U879/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_21__mem8_u/A[0] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_21__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_21__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U790/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U870/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U873/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_21__mem8_u/A[1] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_21__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_21__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U786/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U865/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U866/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_21__mem8_u/A[2] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_21__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_21__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U782/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U860/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U863/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_21__mem8_u/A[3] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_21__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_21__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U778/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U855/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U858/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_21__mem8_u/A[4] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_21__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_21__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U774/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U850/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U852/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_21__mem8_u/A[5] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_21__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_21__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U770/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U845/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U849/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_21__mem8_u/A[6] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_21__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_21__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U766/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U840/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U843/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_21__mem8_u/A[7] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_21__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_22__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U794/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U875/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U879/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_22__mem8_u/A[0] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_22__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_22__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U790/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U870/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U873/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_22__mem8_u/A[1] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_22__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_22__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U786/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U865/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U866/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_22__mem8_u/A[2] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_22__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_22__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U782/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U860/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U863/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_22__mem8_u/A[3] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_22__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_22__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U778/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U855/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U858/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_22__mem8_u/A[4] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_22__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_22__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U774/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U850/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U852/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_22__mem8_u/A[5] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_22__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_22__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U770/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U845/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U849/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_22__mem8_u/A[6] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_22__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_22__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U766/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U840/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U843/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_22__mem8_u/A[7] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_22__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_23__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U794/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U875/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U879/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_23__mem8_u/A[0] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_23__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_23__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U790/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U870/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U873/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_23__mem8_u/A[1] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_23__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_23__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U786/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U865/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U866/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_23__mem8_u/A[2] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_23__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_23__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U782/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U860/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U863/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_23__mem8_u/A[3] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_23__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_23__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U778/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U855/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U858/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_23__mem8_u/A[4] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_23__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_23__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U774/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U850/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U852/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_23__mem8_u/A[5] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_23__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_23__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U770/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U845/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U849/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_23__mem8_u/A[6] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_23__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_23__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U766/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U840/Y (CLKBUFX2TS)                                     0.18       0.67 r
  U843/Y (CLKBUFX2TS)                                     0.40       1.06 r
  generate_mem_8_23__mem8_u/A[7] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_23__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.71


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_28__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U533/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U534/Y (CLKBUFX2TS)                                     0.65       1.17 f
  generate_mem_8_28__mem8_u/WEN (mem8)                    0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_28__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_29__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U533/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U534/Y (CLKBUFX2TS)                                     0.65       1.17 f
  generate_mem_8_29__mem8_u/WEN (mem8)                    0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_29__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_30__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U533/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U534/Y (CLKBUFX2TS)                                     0.65       1.17 f
  generate_mem_8_30__mem8_u/WEN (mem8)                    0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_30__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_31__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U533/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U534/Y (CLKBUFX2TS)                                     0.65       1.17 f
  generate_mem_8_31__mem8_u/WEN (mem8)                    0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_31__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_60__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U533/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U536/Y (CLKBUFX2TS)                                     0.65       1.17 f
  generate_mem_8_60__mem8_u/WEN (mem8)                    0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_60__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_61__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U533/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U536/Y (CLKBUFX2TS)                                     0.65       1.17 f
  generate_mem_8_61__mem8_u/WEN (mem8)                    0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_61__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_62__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U533/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U536/Y (CLKBUFX2TS)                                     0.65       1.17 f
  generate_mem_8_62__mem8_u/WEN (mem8)                    0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_62__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_63__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U533/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U536/Y (CLKBUFX2TS)                                     0.65       1.17 f
  generate_mem_8_63__mem8_u/WEN (mem8)                    0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_63__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_64__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U533/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U537/Y (CLKBUFX2TS)                                     0.65       1.17 f
  generate_mem_8_64__mem8_u/WEN (mem8)                    0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_64__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_65__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U533/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U537/Y (CLKBUFX2TS)                                     0.65       1.17 f
  generate_mem_8_65__mem8_u/WEN (mem8)                    0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_65__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_66__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U533/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U537/Y (CLKBUFX2TS)                                     0.65       1.17 f
  generate_mem_8_66__mem8_u/WEN (mem8)                    0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_66__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_67__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U533/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U537/Y (CLKBUFX2TS)                                     0.65       1.17 f
  generate_mem_8_67__mem8_u/WEN (mem8)                    0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_67__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_68__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U533/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U535/Y (CLKBUFX2TS)                                     0.65       1.17 f
  generate_mem_8_68__mem8_u/WEN (mem8)                    0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_68__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_69__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U533/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U535/Y (CLKBUFX2TS)                                     0.65       1.17 f
  generate_mem_8_69__mem8_u/WEN (mem8)                    0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_69__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_70__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U533/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U535/Y (CLKBUFX2TS)                                     0.65       1.17 f
  generate_mem_8_70__mem8_u/WEN (mem8)                    0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_70__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_71__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U533/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U535/Y (CLKBUFX2TS)                                     0.65       1.17 f
  generate_mem_8_71__mem8_u/WEN (mem8)                    0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_71__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_108__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U529/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U531/Y (CLKBUFX2TS)                                     0.65       1.17 f
  generate_mem_8_108__mem8_u/WEN (mem8)                   0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_108__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_109__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U529/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U531/Y (CLKBUFX2TS)                                     0.65       1.17 f
  generate_mem_8_109__mem8_u/WEN (mem8)                   0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_109__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_110__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U529/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U531/Y (CLKBUFX2TS)                                     0.65       1.17 f
  generate_mem_8_110__mem8_u/WEN (mem8)                   0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_110__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_111__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U529/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U531/Y (CLKBUFX2TS)                                     0.65       1.17 f
  generate_mem_8_111__mem8_u/WEN (mem8)                   0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_111__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_112__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U529/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U530/Y (CLKBUFX2TS)                                     0.65       1.17 f
  generate_mem_8_112__mem8_u/WEN (mem8)                   0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_112__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_113__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U529/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U530/Y (CLKBUFX2TS)                                     0.65       1.17 f
  generate_mem_8_113__mem8_u/WEN (mem8)                   0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_113__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_114__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U529/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U530/Y (CLKBUFX2TS)                                     0.65       1.17 f
  generate_mem_8_114__mem8_u/WEN (mem8)                   0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_114__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_115__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U529/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U530/Y (CLKBUFX2TS)                                     0.65       1.17 f
  generate_mem_8_115__mem8_u/WEN (mem8)                   0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_115__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_120__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U529/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U532/Y (CLKBUFX2TS)                                     0.65       1.17 f
  generate_mem_8_120__mem8_u/WEN (mem8)                   0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_120__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_121__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U529/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U532/Y (CLKBUFX2TS)                                     0.65       1.17 f
  generate_mem_8_121__mem8_u/WEN (mem8)                   0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_121__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_122__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U529/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U532/Y (CLKBUFX2TS)                                     0.65       1.17 f
  generate_mem_8_122__mem8_u/WEN (mem8)                   0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_122__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_123__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U529/Y (CLKBUFX2TS)                                     0.23       0.52 f
  U532/Y (CLKBUFX2TS)                                     0.65       1.17 f
  generate_mem_8_123__mem8_u/WEN (mem8)                   0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_123__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_24__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U553/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U645/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U648/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_24__mem8_u/A[5] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_24__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_24__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U549/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U613/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U623/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_24__mem8_u/A[6] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_24__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_24__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U545/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U586/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U594/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_24__mem8_u/A[7] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_24__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_25__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U553/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U645/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U648/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_25__mem8_u/A[5] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_25__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_25__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U549/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U613/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U623/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_25__mem8_u/A[6] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_25__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_25__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U545/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U586/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U594/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_25__mem8_u/A[7] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_25__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_26__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U553/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U645/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U648/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_26__mem8_u/A[5] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_26__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_26__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U549/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U613/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U623/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_26__mem8_u/A[6] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_26__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_26__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U545/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U586/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U594/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_26__mem8_u/A[7] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_26__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_27__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U553/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U645/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U648/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_27__mem8_u/A[5] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_27__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_27__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U549/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U613/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U623/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_27__mem8_u/A[6] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_27__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_27__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U545/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U586/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U594/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_27__mem8_u/A[7] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_27__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_28__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U561/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U685/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U695/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_28__mem8_u/A[3] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_28__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_28__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U553/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U645/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U650/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_28__mem8_u/A[5] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_28__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_28__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U549/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U613/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U626/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_28__mem8_u/A[6] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_28__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_28__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U545/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U586/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U603/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_28__mem8_u/A[7] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_28__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_29__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U561/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U685/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U695/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_29__mem8_u/A[3] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_29__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_29__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U553/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U645/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U650/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_29__mem8_u/A[5] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_29__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_29__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U549/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U613/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U626/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_29__mem8_u/A[6] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_29__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_29__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U545/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U586/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U603/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_29__mem8_u/A[7] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_29__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_30__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U561/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U685/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U695/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_30__mem8_u/A[3] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_30__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_30__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U553/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U645/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U650/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_30__mem8_u/A[5] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_30__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_30__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U549/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U613/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U626/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_30__mem8_u/A[6] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_30__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_30__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U545/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U586/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U603/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_30__mem8_u/A[7] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_30__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_31__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U561/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U685/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U695/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_31__mem8_u/A[3] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_31__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_31__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U553/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U645/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U650/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_31__mem8_u/A[5] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_31__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_31__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U549/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U613/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U626/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_31__mem8_u/A[6] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_31__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_31__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U545/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U586/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U603/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_31__mem8_u/A[7] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_31__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_32__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U561/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U685/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U691/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_32__mem8_u/A[3] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_32__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_32__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U545/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U586/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U587/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_32__mem8_u/A[7] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_32__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_33__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U561/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U685/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U691/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_33__mem8_u/A[3] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_33__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_33__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U545/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U586/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U587/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_33__mem8_u/A[7] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_33__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_34__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U561/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U685/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U691/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_34__mem8_u/A[3] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_34__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_34__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U545/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U586/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U587/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_34__mem8_u/A[7] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_34__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_35__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U561/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U685/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U691/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_35__mem8_u/A[3] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_35__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_35__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U545/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U586/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U587/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_35__mem8_u/A[7] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_35__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_40__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U569/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U722/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U739/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_40__mem8_u/A[1] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_40__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_41__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U569/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U722/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U739/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_41__mem8_u/A[1] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_41__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_42__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U569/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U722/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U739/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_42__mem8_u/A[1] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_42__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_43__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U569/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U722/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U739/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_43__mem8_u/A[1] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_43__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_44__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U569/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U722/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U723/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_44__mem8_u/A[1] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_44__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_45__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U569/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U722/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U723/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_45__mem8_u/A[1] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_45__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_46__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U569/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U722/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U723/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_46__mem8_u/A[1] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_46__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_47__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U569/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U722/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U723/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_47__mem8_u/A[1] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_47__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_52__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U569/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U722/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U735/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_52__mem8_u/A[1] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_52__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_53__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U569/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U722/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U735/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_53__mem8_u/A[1] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_53__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_54__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U569/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U722/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U735/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_54__mem8_u/A[1] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_54__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_55__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U569/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U722/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U735/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_55__mem8_u/A[1] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_55__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_56__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U561/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U685/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U686/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_56__mem8_u/A[3] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_56__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_56__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U553/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U645/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U646/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_56__mem8_u/A[5] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_56__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_56__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U549/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U613/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U614/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_56__mem8_u/A[6] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_56__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_57__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U561/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U685/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U686/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_57__mem8_u/A[3] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_57__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_57__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U553/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U645/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U646/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_57__mem8_u/A[5] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_57__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_57__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U549/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U613/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U614/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_57__mem8_u/A[6] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_57__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_58__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U561/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U685/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U686/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_58__mem8_u/A[3] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_58__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_58__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U553/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U645/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U646/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_58__mem8_u/A[5] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_58__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_58__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U549/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U613/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U614/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_58__mem8_u/A[6] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_58__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_59__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U561/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U685/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U686/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_59__mem8_u/A[3] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_59__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_59__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U553/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U645/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U646/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_59__mem8_u/A[5] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_59__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_59__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U549/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U613/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U614/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_59__mem8_u/A[6] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_59__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_72__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U573/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U745/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U754/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_72__mem8_u/A[0] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_72__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_72__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U565/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U713/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U718/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_72__mem8_u/A[2] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_72__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_72__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U557/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U660/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U673/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_72__mem8_u/A[4] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_72__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_73__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U573/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U745/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U754/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_73__mem8_u/A[0] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_73__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_73__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U565/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U713/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U718/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_73__mem8_u/A[2] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_73__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_73__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U557/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U660/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U673/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_73__mem8_u/A[4] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_73__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_74__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U573/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U745/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U754/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_74__mem8_u/A[0] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_74__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_74__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U565/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U713/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U718/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_74__mem8_u/A[2] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_74__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_74__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U557/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U660/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U673/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_74__mem8_u/A[4] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_74__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_75__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U573/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U745/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U754/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_75__mem8_u/A[0] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_75__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_75__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U565/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U713/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U718/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_75__mem8_u/A[2] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_75__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_75__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U557/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U660/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U673/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_75__mem8_u/A[4] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_75__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_76__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U573/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U745/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U746/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_76__mem8_u/A[0] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_76__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_76__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U565/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U713/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U719/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_76__mem8_u/A[2] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_76__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_76__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U557/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U660/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U667/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_76__mem8_u/A[4] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_76__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_77__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U573/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U745/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U746/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_77__mem8_u/A[0] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_77__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_77__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U565/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U713/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U719/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_77__mem8_u/A[2] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_77__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_77__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U557/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U660/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U667/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_77__mem8_u/A[4] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_77__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_78__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U573/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U745/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U746/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_78__mem8_u/A[0] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_78__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_78__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U565/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U713/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U719/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_78__mem8_u/A[2] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_78__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_78__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U557/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U660/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U667/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_78__mem8_u/A[4] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_78__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_79__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U573/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U745/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U746/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_79__mem8_u/A[0] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_79__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_79__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U565/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U713/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U719/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_79__mem8_u/A[2] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_79__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_79__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U557/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U660/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U667/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_79__mem8_u/A[4] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_79__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_80__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U565/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U713/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U714/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_80__mem8_u/A[2] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_80__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_81__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U565/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U713/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U714/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_81__mem8_u/A[2] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_81__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_82__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U565/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U713/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U714/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_82__mem8_u/A[2] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_82__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_83__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U565/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U713/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U714/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_83__mem8_u/A[2] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_83__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_88__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U573/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U745/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U753/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_88__mem8_u/A[0] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_88__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_88__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U557/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U660/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U661/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_88__mem8_u/A[4] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_88__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_89__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U573/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U745/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U753/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_89__mem8_u/A[0] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_89__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_89__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U557/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U660/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U661/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_89__mem8_u/A[4] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_89__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_90__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U573/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U745/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U753/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_90__mem8_u/A[0] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_90__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_90__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U557/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U660/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U661/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_90__mem8_u/A[4] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_90__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_91__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U573/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U745/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U753/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_91__mem8_u/A[0] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_91__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_91__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U557/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U660/Y (CLKBUFX2TS)                                     0.27       0.63 r
  U661/Y (CLKBUFX2TS)                                     0.43       1.06 r
  generate_mem_8_91__mem8_u/A[4] (mem8)                   0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_91__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: A[10] (input port clocked by clk)
  Endpoint: generate_mem_8_120__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[10] (in)                                              0.02       0.07 f
  U517/Y (CLKBUFX2TS)                                     0.21       0.28 f
  U171/Y (CLKBUFX2TS)                                     0.26       0.54 f
  U353/Y (OR4X2TS)                                        0.58       1.12 f
  U443/Y (INVX2TS)                                        0.14       1.26 r
  U2108/Y (NAND2X1TS)                                     0.17       1.43 f
  generate_mem_8_120__mem8_u/CEN (mem8)                   0.00       1.43 f
  data arrival time                                                  1.43

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_120__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                        1.78


  Startpoint: A[10] (input port clocked by clk)
  Endpoint: generate_mem_8_56__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[10] (in)                                              0.02       0.07 f
  U517/Y (CLKBUFX2TS)                                     0.21       0.28 f
  U171/Y (CLKBUFX2TS)                                     0.26       0.54 f
  U353/Y (OR4X2TS)                                        0.58       1.12 f
  U443/Y (INVX2TS)                                        0.14       1.26 r
  U2174/Y (NAND2X1TS)                                     0.16       1.42 f
  generate_mem_8_56__mem8_u/CEN (mem8)                    0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_56__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.79


  Startpoint: A[10] (input port clocked by clk)
  Endpoint: generate_mem_8_80__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[10] (in)                                              0.02       0.07 f
  U517/Y (CLKBUFX2TS)                                     0.21       0.28 f
  U171/Y (CLKBUFX2TS)                                     0.26       0.54 f
  U353/Y (OR4X2TS)                                        0.58       1.12 f
  U443/Y (INVX2TS)                                        0.14       1.26 r
  U2150/Y (NAND2X1TS)                                     0.16       1.42 f
  generate_mem_8_80__mem8_u/CEN (mem8)                    0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_80__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.79


  Startpoint: A[10] (input port clocked by clk)
  Endpoint: generate_mem_8_32__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[10] (in)                                              0.02       0.07 f
  U517/Y (CLKBUFX2TS)                                     0.21       0.28 f
  U171/Y (CLKBUFX2TS)                                     0.26       0.54 f
  U353/Y (OR4X2TS)                                        0.58       1.12 f
  U443/Y (INVX2TS)                                        0.14       1.26 r
  U2198/Y (NAND2X1TS)                                     0.16       1.42 f
  generate_mem_8_32__mem8_u/CEN (mem8)                    0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_32__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.79


  Startpoint: A[10] (input port clocked by clk)
  Endpoint: generate_mem_8_16__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[10] (in)                                              0.02       0.07 f
  U517/Y (CLKBUFX2TS)                                     0.21       0.28 f
  U171/Y (CLKBUFX2TS)                                     0.26       0.54 f
  U353/Y (OR4X2TS)                                        0.58       1.12 f
  U444/Y (INVX2TS)                                        0.14       1.26 r
  U2214/Y (NAND2X1TS)                                     0.16       1.42 f
  generate_mem_8_16__mem8_u/CEN (mem8)                    0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_16__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.80


  Startpoint: A[10] (input port clocked by clk)
  Endpoint: generate_mem_8_24__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[10] (in)                                              0.02       0.07 f
  U517/Y (CLKBUFX2TS)                                     0.21       0.28 f
  U171/Y (CLKBUFX2TS)                                     0.26       0.54 f
  U353/Y (OR4X2TS)                                        0.58       1.12 f
  U445/Y (INVX2TS)                                        0.14       1.26 r
  U2206/Y (NAND2X1TS)                                     0.16       1.42 f
  generate_mem_8_24__mem8_u/CEN (mem8)                    0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_24__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.80


  Startpoint: A[10] (input port clocked by clk)
  Endpoint: generate_mem_8_48__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[10] (in)                                              0.02       0.07 f
  U517/Y (CLKBUFX2TS)                                     0.21       0.28 f
  U171/Y (CLKBUFX2TS)                                     0.26       0.54 f
  U353/Y (OR4X2TS)                                        0.58       1.12 f
  U445/Y (INVX2TS)                                        0.14       1.26 r
  U2182/Y (NAND2X1TS)                                     0.16       1.42 f
  generate_mem_8_48__mem8_u/CEN (mem8)                    0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_48__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.80


  Startpoint: A[10] (input port clocked by clk)
  Endpoint: generate_mem_8_64__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[10] (in)                                              0.02       0.07 f
  U517/Y (CLKBUFX2TS)                                     0.21       0.28 f
  U171/Y (CLKBUFX2TS)                                     0.26       0.54 f
  U353/Y (OR4X2TS)                                        0.58       1.12 f
  U444/Y (INVX2TS)                                        0.14       1.26 r
  U2166/Y (NAND2X1TS)                                     0.16       1.42 f
  generate_mem_8_64__mem8_u/CEN (mem8)                    0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_64__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.80


  Startpoint: A[10] (input port clocked by clk)
  Endpoint: generate_mem_8_72__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[10] (in)                                              0.02       0.07 f
  U517/Y (CLKBUFX2TS)                                     0.21       0.28 f
  U171/Y (CLKBUFX2TS)                                     0.26       0.54 f
  U353/Y (OR4X2TS)                                        0.58       1.12 f
  U445/Y (INVX2TS)                                        0.14       1.26 r
  U2158/Y (NAND2X1TS)                                     0.16       1.42 f
  generate_mem_8_72__mem8_u/CEN (mem8)                    0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_72__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.80


  Startpoint: A[10] (input port clocked by clk)
  Endpoint: generate_mem_8_96__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[10] (in)                                              0.02       0.07 f
  U517/Y (CLKBUFX2TS)                                     0.21       0.28 f
  U171/Y (CLKBUFX2TS)                                     0.26       0.54 f
  U353/Y (OR4X2TS)                                        0.58       1.12 f
  U442/Y (INVX2TS)                                        0.14       1.26 r
  U2133/Y (NAND2X1TS)                                     0.16       1.42 f
  generate_mem_8_96__mem8_u/CEN (mem8)                    0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_96__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.80


  Startpoint: A[10] (input port clocked by clk)
  Endpoint: generate_mem_8_104__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[10] (in)                                              0.02       0.07 f
  U517/Y (CLKBUFX2TS)                                     0.21       0.28 f
  U171/Y (CLKBUFX2TS)                                     0.26       0.54 f
  U353/Y (OR4X2TS)                                        0.58       1.12 f
  U442/Y (INVX2TS)                                        0.14       1.26 r
  U2125/Y (NAND2X1TS)                                     0.16       1.42 f
  generate_mem_8_104__mem8_u/CEN (mem8)                   0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_104__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.80


  Startpoint: A[10] (input port clocked by clk)
  Endpoint: generate_mem_8_88__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[10] (in)                                              0.02       0.07 f
  U517/Y (CLKBUFX2TS)                                     0.21       0.28 f
  U171/Y (CLKBUFX2TS)                                     0.26       0.54 f
  U353/Y (OR4X2TS)                                        0.58       1.12 f
  U442/Y (INVX2TS)                                        0.14       1.26 r
  U2142/Y (NAND2X1TS)                                     0.16       1.42 f
  generate_mem_8_88__mem8_u/CEN (mem8)                    0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_88__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.80


  Startpoint: A[10] (input port clocked by clk)
  Endpoint: generate_mem_8_112__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[10] (in)                                              0.02       0.07 f
  U517/Y (CLKBUFX2TS)                                     0.21       0.28 f
  U171/Y (CLKBUFX2TS)                                     0.26       0.54 f
  U353/Y (OR4X2TS)                                        0.58       1.12 f
  U442/Y (INVX2TS)                                        0.14       1.26 r
  U2117/Y (NAND2X1TS)                                     0.16       1.42 f
  generate_mem_8_112__mem8_u/CEN (mem8)                   0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_112__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.80


  Startpoint: A[10] (input port clocked by clk)
  Endpoint: generate_mem_8_0__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  A[10] (in)                               0.02       0.07 f
  U517/Y (CLKBUFX2TS)                      0.21       0.28 f
  U171/Y (CLKBUFX2TS)                      0.26       0.54 f
  U353/Y (OR4X2TS)                         0.58       1.12 f
  U444/Y (INVX2TS)                         0.14       1.26 r
  U2230/Y (NAND2X1TS)                      0.16       1.42 f
  generate_mem_8_0__mem8_u/CEN (mem8)      0.00       1.42 f
  data arrival time                                   1.42

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  generate_mem_8_0__mem8_u/CLK (mem8)      0.00       4.00 r
  library setup time                      -0.78       3.22
  data required time                                  3.22
  -----------------------------------------------------------
  data required time                                  3.22
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (MET)                                         1.80


  Startpoint: A[10] (input port clocked by clk)
  Endpoint: generate_mem_8_8__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  A[10] (in)                               0.02       0.07 f
  U517/Y (CLKBUFX2TS)                      0.21       0.28 f
  U171/Y (CLKBUFX2TS)                      0.26       0.54 f
  U353/Y (OR4X2TS)                         0.58       1.12 f
  U445/Y (INVX2TS)                         0.14       1.26 r
  U2222/Y (NAND2X1TS)                      0.16       1.42 f
  generate_mem_8_8__mem8_u/CEN (mem8)      0.00       1.42 f
  data arrival time                                   1.42

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  generate_mem_8_8__mem8_u/CLK (mem8)      0.00       4.00 r
  library setup time                      -0.78       3.22
  data required time                                  3.22
  -----------------------------------------------------------
  data required time                                  3.22
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (MET)                                         1.80


  Startpoint: A[10] (input port clocked by clk)
  Endpoint: generate_mem_8_40__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[10] (in)                                              0.02       0.07 f
  U517/Y (CLKBUFX2TS)                                     0.21       0.28 f
  U171/Y (CLKBUFX2TS)                                     0.26       0.54 f
  U353/Y (OR4X2TS)                                        0.58       1.12 f
  U444/Y (INVX2TS)                                        0.14       1.26 r
  U2190/Y (NAND2X1TS)                                     0.16       1.42 f
  generate_mem_8_40__mem8_u/CEN (mem8)                    0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_40__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.80


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_120__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U756/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U758/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_120__mem8_u/A[0] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_120__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_120__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U728/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U729/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_120__mem8_u/A[1] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_120__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_120__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U710/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U711/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_120__mem8_u/A[2] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_120__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_120__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U682/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U683/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_120__mem8_u/A[3] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_120__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_120__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U654/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U655/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_120__mem8_u/A[4] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_120__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_120__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U642/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U647/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_120__mem8_u/A[5] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_120__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_120__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U618/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U619/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_120__mem8_u/A[6] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_120__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_120__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U590/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U591/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_120__mem8_u/A[7] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_120__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_121__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U756/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U758/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_121__mem8_u/A[0] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_121__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_121__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U728/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U729/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_121__mem8_u/A[1] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_121__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_121__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U710/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U711/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_121__mem8_u/A[2] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_121__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_121__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U682/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U683/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_121__mem8_u/A[3] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_121__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_121__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U654/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U655/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_121__mem8_u/A[4] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_121__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_121__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U642/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U647/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_121__mem8_u/A[5] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_121__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_121__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U618/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U619/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_121__mem8_u/A[6] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_121__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_121__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U590/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U591/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_121__mem8_u/A[7] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_121__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_122__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U756/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U758/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_122__mem8_u/A[0] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_122__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_122__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U728/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U729/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_122__mem8_u/A[1] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_122__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_122__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U710/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U711/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_122__mem8_u/A[2] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_122__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_122__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U682/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U683/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_122__mem8_u/A[3] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_122__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_122__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U654/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U655/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_122__mem8_u/A[4] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_122__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_122__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U642/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U647/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_122__mem8_u/A[5] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_122__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_122__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U618/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U619/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_122__mem8_u/A[6] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_122__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_122__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U590/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U591/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_122__mem8_u/A[7] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_122__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_123__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U756/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U758/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_123__mem8_u/A[0] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_123__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_123__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U728/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U729/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_123__mem8_u/A[1] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_123__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_123__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U710/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U711/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_123__mem8_u/A[2] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_123__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_123__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U682/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U683/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_123__mem8_u/A[3] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_123__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_123__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U654/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U655/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_123__mem8_u/A[4] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_123__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_123__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U642/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U647/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_123__mem8_u/A[5] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_123__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_123__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U618/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U619/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_123__mem8_u/A[6] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_123__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_123__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U590/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U591/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_123__mem8_u/A[7] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_123__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_124__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U756/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U757/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_124__mem8_u/A[0] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_124__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_124__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U728/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U732/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_124__mem8_u/A[1] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_124__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_124__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U710/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U716/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_124__mem8_u/A[2] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_124__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_124__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U682/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U694/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_124__mem8_u/A[3] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_124__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_124__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U654/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U668/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_124__mem8_u/A[4] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_124__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_124__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U642/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U643/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_124__mem8_u/A[5] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_124__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_124__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U618/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U625/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_124__mem8_u/A[6] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_124__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_124__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U590/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U595/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_124__mem8_u/A[7] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_124__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_125__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U756/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U757/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_125__mem8_u/A[0] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_125__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_125__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U728/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U732/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_125__mem8_u/A[1] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_125__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_125__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U710/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U716/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_125__mem8_u/A[2] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_125__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_125__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U682/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U694/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_125__mem8_u/A[3] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_125__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_125__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U654/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U668/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_125__mem8_u/A[4] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_125__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_125__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U642/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U643/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_125__mem8_u/A[5] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_125__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_125__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U618/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U625/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_125__mem8_u/A[6] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_125__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_125__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U590/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U595/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_125__mem8_u/A[7] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_125__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_126__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U756/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U757/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_126__mem8_u/A[0] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_126__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_126__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U728/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U732/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_126__mem8_u/A[1] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_126__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_126__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U710/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U716/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_126__mem8_u/A[2] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_126__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_126__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U682/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U694/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_126__mem8_u/A[3] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_126__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_126__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U654/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U668/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_126__mem8_u/A[4] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_126__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_126__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U642/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U643/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_126__mem8_u/A[5] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_126__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_126__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U618/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U625/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_126__mem8_u/A[6] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_126__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_126__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U590/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U595/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_126__mem8_u/A[7] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_126__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_127__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U756/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U757/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_127__mem8_u/A[0] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_127__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_127__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U728/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U732/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_127__mem8_u/A[1] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_127__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_127__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U710/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U716/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_127__mem8_u/A[2] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_127__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_127__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U682/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U694/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_127__mem8_u/A[3] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_127__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_127__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U654/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U668/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_127__mem8_u/A[4] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_127__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_127__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U642/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U643/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_127__mem8_u/A[5] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_127__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_127__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U618/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U625/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_127__mem8_u/A[6] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_127__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_127__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U590/Y (CLKBUFX2TS)                                     0.24       0.54 r
  U595/Y (CLKBUFX2TS)                                     0.43       0.97 r
  generate_mem_8_127__mem8_u/A[7] (mem8)                  0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_127__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_24__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U575/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U747/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U749/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_24__mem8_u/A[0] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_24__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_24__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U569/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U720/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U726/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_24__mem8_u/A[1] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_24__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_24__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U567/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U699/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U700/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_24__mem8_u/A[2] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_24__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_24__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U559/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U656/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U657/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_24__mem8_u/A[4] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_24__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_25__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U575/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U747/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U749/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_25__mem8_u/A[0] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_25__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_25__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U569/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U720/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U726/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_25__mem8_u/A[1] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_25__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_25__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U567/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U699/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U700/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_25__mem8_u/A[2] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_25__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_25__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U559/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U656/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U657/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_25__mem8_u/A[4] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_25__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_26__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U575/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U747/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U749/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_26__mem8_u/A[0] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_26__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_26__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U569/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U720/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U726/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_26__mem8_u/A[1] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_26__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_26__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U567/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U699/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U700/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_26__mem8_u/A[2] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_26__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_26__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U559/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U656/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U657/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_26__mem8_u/A[4] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_26__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_27__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U575/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U747/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U749/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_27__mem8_u/A[0] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_27__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_27__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U569/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U720/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U726/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_27__mem8_u/A[1] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_27__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_27__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U567/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U699/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U700/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_27__mem8_u/A[2] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_27__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_27__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U559/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U656/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U657/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_27__mem8_u/A[4] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_27__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_28__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U575/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U747/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U748/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_28__mem8_u/A[0] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_28__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_28__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U569/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U720/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U742/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_28__mem8_u/A[1] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_28__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_28__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U567/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U699/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U708/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_28__mem8_u/A[2] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_28__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_28__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U559/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U656/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U665/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_28__mem8_u/A[4] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_28__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_29__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U575/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U747/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U748/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_29__mem8_u/A[0] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_29__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_29__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U569/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U720/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U742/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_29__mem8_u/A[1] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_29__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_29__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U567/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U699/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U708/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_29__mem8_u/A[2] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_29__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_29__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U559/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U656/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U665/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_29__mem8_u/A[4] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_29__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_30__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U575/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U747/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U748/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_30__mem8_u/A[0] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_30__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_30__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U569/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U720/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U742/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_30__mem8_u/A[1] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_30__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_30__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U567/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U699/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U708/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_30__mem8_u/A[2] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_30__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_30__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U559/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U656/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U665/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_30__mem8_u/A[4] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_30__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_31__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U575/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U747/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U748/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_31__mem8_u/A[0] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_31__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_31__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U569/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U720/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U742/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_31__mem8_u/A[1] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_31__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_31__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U567/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U699/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U708/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_31__mem8_u/A[2] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_31__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_31__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U559/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U656/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U665/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_31__mem8_u/A[4] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_31__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_32__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U575/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U747/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U750/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_32__mem8_u/A[0] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_32__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_32__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U569/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U720/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U721/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_32__mem8_u/A[1] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_32__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_32__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U567/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U699/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U702/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_32__mem8_u/A[2] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_32__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_32__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U559/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U656/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U664/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_32__mem8_u/A[4] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_32__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_33__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U575/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U747/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U750/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_33__mem8_u/A[0] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_33__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_33__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U569/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U720/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U721/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_33__mem8_u/A[1] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_33__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_33__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U567/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U699/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U702/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_33__mem8_u/A[2] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_33__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_33__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U559/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U656/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U664/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_33__mem8_u/A[4] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_33__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_34__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U575/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U747/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U750/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_34__mem8_u/A[0] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_34__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_34__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U569/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U720/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U721/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_34__mem8_u/A[1] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_34__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_34__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U567/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U699/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U702/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_34__mem8_u/A[2] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_34__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_34__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U559/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U656/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U664/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_34__mem8_u/A[4] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_34__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_35__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U575/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U747/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U750/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_35__mem8_u/A[0] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_35__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_35__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U569/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U720/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U721/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_35__mem8_u/A[1] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_35__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_35__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U567/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U699/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U702/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_35__mem8_u/A[2] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_35__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_35__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U559/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U656/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U664/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_35__mem8_u/A[4] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_35__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_36__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U575/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U759/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U764/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_36__mem8_u/A[0] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_36__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_36__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U567/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U697/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U698/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_36__mem8_u/A[2] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_36__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_36__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U561/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U674/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U676/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_36__mem8_u/A[3] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_36__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_36__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U559/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U651/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U663/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_36__mem8_u/A[4] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_36__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_36__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U553/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U630/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U640/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_36__mem8_u/A[5] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_36__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_36__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U549/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U609/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U612/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_36__mem8_u/A[6] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_36__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_36__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U545/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U582/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U583/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_36__mem8_u/A[7] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_36__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_37__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U575/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U759/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U764/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_37__mem8_u/A[0] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_37__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_37__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U567/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U697/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U698/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_37__mem8_u/A[2] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_37__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_37__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U561/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U674/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U676/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_37__mem8_u/A[3] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_37__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_37__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U559/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U651/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U663/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_37__mem8_u/A[4] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_37__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_37__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U553/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U630/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U640/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_37__mem8_u/A[5] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_37__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_37__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U549/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U609/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U612/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_37__mem8_u/A[6] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_37__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_37__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U545/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U582/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U583/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_37__mem8_u/A[7] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_37__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_38__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U575/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U759/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U764/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_38__mem8_u/A[0] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_38__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_38__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U567/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U697/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U698/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_38__mem8_u/A[2] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_38__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_38__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U561/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U674/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U676/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_38__mem8_u/A[3] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_38__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_38__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U559/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U651/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U663/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_38__mem8_u/A[4] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_38__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_38__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U553/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U630/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U640/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_38__mem8_u/A[5] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_38__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_38__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U549/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U609/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U612/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_38__mem8_u/A[6] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_38__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_38__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U545/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U582/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U583/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_38__mem8_u/A[7] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_38__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_39__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U575/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U759/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U764/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_39__mem8_u/A[0] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_39__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_39__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U567/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U697/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U698/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_39__mem8_u/A[2] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_39__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_39__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U561/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U674/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U676/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_39__mem8_u/A[3] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_39__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_39__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U559/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U651/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U663/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_39__mem8_u/A[4] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_39__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_39__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U553/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U630/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U640/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_39__mem8_u/A[5] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_39__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_39__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U549/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U609/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U612/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_39__mem8_u/A[6] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_39__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_39__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U545/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U582/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U583/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_39__mem8_u/A[7] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_39__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_40__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U575/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U759/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U762/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_40__mem8_u/A[0] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_40__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_40__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U567/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U697/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U712/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_40__mem8_u/A[2] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_40__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_40__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U561/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U674/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U675/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_40__mem8_u/A[3] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_40__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_40__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U559/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U651/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U652/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_40__mem8_u/A[4] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_40__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_40__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U553/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U630/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U636/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_40__mem8_u/A[5] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_40__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_40__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U549/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U609/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U610/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_40__mem8_u/A[6] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_40__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_40__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U545/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U582/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U592/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_40__mem8_u/A[7] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_40__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_41__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U575/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U759/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U762/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_41__mem8_u/A[0] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_41__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_41__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U567/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U697/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U712/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_41__mem8_u/A[2] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_41__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_41__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U561/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U674/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U675/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_41__mem8_u/A[3] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_41__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_41__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U559/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U651/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U652/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_41__mem8_u/A[4] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_41__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_41__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U553/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U630/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U636/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_41__mem8_u/A[5] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_41__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_41__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U549/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U609/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U610/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_41__mem8_u/A[6] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_41__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_41__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U545/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U582/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U592/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_41__mem8_u/A[7] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_41__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_42__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U575/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U759/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U762/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_42__mem8_u/A[0] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_42__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_42__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U567/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U697/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U712/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_42__mem8_u/A[2] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_42__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_42__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U561/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U674/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U675/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_42__mem8_u/A[3] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_42__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_42__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U559/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U651/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U652/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_42__mem8_u/A[4] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_42__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_42__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U553/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U630/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U636/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_42__mem8_u/A[5] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_42__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_42__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U549/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U609/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U610/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_42__mem8_u/A[6] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_42__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_42__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U545/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U582/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U592/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_42__mem8_u/A[7] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_42__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_43__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U575/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U759/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U762/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_43__mem8_u/A[0] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_43__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_43__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U567/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U697/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U712/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_43__mem8_u/A[2] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_43__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_43__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U561/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U674/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U675/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_43__mem8_u/A[3] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_43__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_43__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U559/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U651/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U652/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_43__mem8_u/A[4] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_43__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_43__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U553/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U630/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U636/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_43__mem8_u/A[5] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_43__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_43__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U549/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U609/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U610/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_43__mem8_u/A[6] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_43__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_43__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U545/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U582/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U592/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_43__mem8_u/A[7] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_43__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_44__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U575/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U759/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U761/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_44__mem8_u/A[0] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_44__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_44__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U567/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U697/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U715/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_44__mem8_u/A[2] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_44__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_44__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U561/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U674/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U692/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_44__mem8_u/A[3] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_44__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_44__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U559/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U651/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U662/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_44__mem8_u/A[4] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_44__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_44__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U553/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U630/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U631/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_44__mem8_u/A[5] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_44__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_44__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U549/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U609/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U616/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_44__mem8_u/A[6] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_44__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_44__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U545/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U582/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U588/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_44__mem8_u/A[7] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_44__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_45__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U575/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U759/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U761/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_45__mem8_u/A[0] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_45__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_45__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U567/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U697/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U715/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_45__mem8_u/A[2] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_45__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_45__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U561/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U674/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U692/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_45__mem8_u/A[3] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_45__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_45__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U559/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U651/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U662/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_45__mem8_u/A[4] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_45__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_45__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U553/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U630/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U631/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_45__mem8_u/A[5] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_45__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_45__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U549/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U609/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U616/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_45__mem8_u/A[6] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_45__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_45__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U545/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U582/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U588/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_45__mem8_u/A[7] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_45__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_46__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U575/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U759/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U761/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_46__mem8_u/A[0] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_46__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_46__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U567/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U697/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U715/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_46__mem8_u/A[2] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_46__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_46__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U561/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U674/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U692/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_46__mem8_u/A[3] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_46__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_46__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U559/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U651/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U662/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_46__mem8_u/A[4] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_46__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_46__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U553/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U630/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U631/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_46__mem8_u/A[5] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_46__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_46__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U549/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U609/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U616/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_46__mem8_u/A[6] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_46__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_46__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U545/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U582/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U588/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_46__mem8_u/A[7] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_46__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_47__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U575/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U759/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U761/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_47__mem8_u/A[0] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_47__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_47__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U567/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U697/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U715/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_47__mem8_u/A[2] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_47__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_47__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U561/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U674/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U692/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_47__mem8_u/A[3] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_47__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_47__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U559/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U651/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U662/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_47__mem8_u/A[4] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_47__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_47__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U553/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U630/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U631/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_47__mem8_u/A[5] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_47__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_47__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U549/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U609/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U616/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_47__mem8_u/A[6] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_47__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_47__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U545/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U582/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U588/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_47__mem8_u/A[7] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_47__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_52__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U575/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U759/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U760/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_52__mem8_u/A[0] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_52__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_52__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U567/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U697/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U717/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_52__mem8_u/A[2] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_52__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_52__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U561/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U674/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U688/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_52__mem8_u/A[3] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_52__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_52__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U559/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U651/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U666/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_52__mem8_u/A[4] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_52__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_52__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U553/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U630/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U634/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_52__mem8_u/A[5] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_52__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_52__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U549/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U609/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U611/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_52__mem8_u/A[6] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_52__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_52__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U545/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U582/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U596/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_52__mem8_u/A[7] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_52__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_53__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U575/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U759/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U760/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_53__mem8_u/A[0] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_53__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_53__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U567/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U697/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U717/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_53__mem8_u/A[2] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_53__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_53__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U561/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U674/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U688/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_53__mem8_u/A[3] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_53__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_53__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U559/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U651/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U666/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_53__mem8_u/A[4] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_53__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_53__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U553/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U630/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U634/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_53__mem8_u/A[5] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_53__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_53__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U549/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U609/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U611/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_53__mem8_u/A[6] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_53__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_53__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U545/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U582/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U596/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_53__mem8_u/A[7] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_53__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_54__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U575/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U759/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U760/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_54__mem8_u/A[0] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_54__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_54__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U567/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U697/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U717/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_54__mem8_u/A[2] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_54__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_54__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U561/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U674/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U688/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_54__mem8_u/A[3] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_54__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_54__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U559/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U651/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U666/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_54__mem8_u/A[4] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_54__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_54__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U553/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U630/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U634/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_54__mem8_u/A[5] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_54__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_54__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U549/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U609/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U611/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_54__mem8_u/A[6] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_54__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_54__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U545/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U582/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U596/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_54__mem8_u/A[7] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_54__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_55__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U575/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U759/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U760/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_55__mem8_u/A[0] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_55__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_55__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U567/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U697/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U717/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_55__mem8_u/A[2] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_55__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_55__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U561/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U674/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U688/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_55__mem8_u/A[3] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_55__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_55__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U559/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U651/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U666/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_55__mem8_u/A[4] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_55__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_55__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U553/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U630/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U634/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_55__mem8_u/A[5] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_55__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_55__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U549/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U609/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U611/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_55__mem8_u/A[6] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_55__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_55__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U545/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U582/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U596/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_55__mem8_u/A[7] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_55__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_56__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U575/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U747/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U763/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_56__mem8_u/A[0] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_56__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_56__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U569/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U720/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U741/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_56__mem8_u/A[1] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_56__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_56__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U567/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U699/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U701/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_56__mem8_u/A[2] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_56__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_56__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U559/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U656/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U671/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_56__mem8_u/A[4] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_56__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_57__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U575/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U747/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U763/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_57__mem8_u/A[0] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_57__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_57__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U569/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U720/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U741/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_57__mem8_u/A[1] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_57__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_57__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U567/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U699/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U701/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_57__mem8_u/A[2] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_57__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_57__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U559/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U656/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U671/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_57__mem8_u/A[4] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_57__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_58__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U575/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U747/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U763/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_58__mem8_u/A[0] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_58__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_58__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U569/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U720/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U741/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_58__mem8_u/A[1] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_58__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_58__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U567/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U699/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U701/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_58__mem8_u/A[2] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_58__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_58__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U559/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U656/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U671/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_58__mem8_u/A[4] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_58__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_59__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U575/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U747/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U763/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_59__mem8_u/A[0] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_59__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_59__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U569/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U720/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U741/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_59__mem8_u/A[1] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_59__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_59__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U567/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U699/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U701/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_59__mem8_u/A[2] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_59__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_59__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U559/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U656/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U671/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_59__mem8_u/A[4] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_59__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_60__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U573/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U743/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U751/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_60__mem8_u/A[0] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_60__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_60__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U571/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U724/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U738/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_60__mem8_u/A[1] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_60__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_60__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U565/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U703/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U704/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_60__mem8_u/A[2] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_60__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_60__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U563/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U677/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U690/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_60__mem8_u/A[3] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_60__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_60__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U557/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U658/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U672/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_60__mem8_u/A[4] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_60__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_60__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U555/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U637/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U644/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_60__mem8_u/A[5] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_60__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_60__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U551/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U607/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U624/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_60__mem8_u/A[6] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_60__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_60__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U547/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U584/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U604/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_60__mem8_u/A[7] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_60__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_61__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U573/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U743/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U751/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_61__mem8_u/A[0] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_61__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_61__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U571/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U724/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U738/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_61__mem8_u/A[1] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_61__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_61__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U565/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U703/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U704/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_61__mem8_u/A[2] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_61__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_61__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U563/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U677/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U690/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_61__mem8_u/A[3] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_61__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_61__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U557/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U658/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U672/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_61__mem8_u/A[4] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_61__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_61__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U555/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U637/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U644/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_61__mem8_u/A[5] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_61__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_61__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U551/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U607/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U624/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_61__mem8_u/A[6] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_61__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_61__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U547/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U584/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U604/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_61__mem8_u/A[7] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_61__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_62__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U573/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U743/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U751/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_62__mem8_u/A[0] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_62__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_62__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U571/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U724/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U738/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_62__mem8_u/A[1] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_62__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_62__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U565/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U703/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U704/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_62__mem8_u/A[2] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_62__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_62__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U563/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U677/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U690/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_62__mem8_u/A[3] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_62__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_62__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U557/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U658/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U672/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_62__mem8_u/A[4] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_62__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_62__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U555/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U637/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U644/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_62__mem8_u/A[5] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_62__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_62__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U551/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U607/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U624/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_62__mem8_u/A[6] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_62__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_62__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U547/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U584/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U604/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_62__mem8_u/A[7] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_62__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_63__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U573/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U743/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U751/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_63__mem8_u/A[0] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_63__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_63__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U571/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U724/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U738/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_63__mem8_u/A[1] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_63__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_63__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U565/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U703/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U704/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_63__mem8_u/A[2] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_63__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_63__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U563/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U677/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U690/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_63__mem8_u/A[3] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_63__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_63__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U557/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U658/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U672/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_63__mem8_u/A[4] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_63__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_63__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U555/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U637/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U644/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_63__mem8_u/A[5] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_63__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_63__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U551/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U607/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U624/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_63__mem8_u/A[6] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_63__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_63__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U547/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U584/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U604/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_63__mem8_u/A[7] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_63__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_64__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U573/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U743/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U744/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_64__mem8_u/A[0] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_64__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_64__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U571/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U724/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U736/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_64__mem8_u/A[1] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_64__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_64__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U565/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U703/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U706/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_64__mem8_u/A[2] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_64__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_64__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U563/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U677/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U689/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_64__mem8_u/A[3] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_64__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_64__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U557/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U658/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U670/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_64__mem8_u/A[4] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_64__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_64__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U555/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U637/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U649/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_64__mem8_u/A[5] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_64__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_64__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U551/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U607/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U622/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_64__mem8_u/A[6] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_64__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_64__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U547/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U584/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U599/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_64__mem8_u/A[7] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_64__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_65__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U573/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U743/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U744/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_65__mem8_u/A[0] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_65__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_65__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U571/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U724/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U736/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_65__mem8_u/A[1] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_65__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_65__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U565/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U703/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U706/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_65__mem8_u/A[2] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_65__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_65__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U563/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U677/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U689/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_65__mem8_u/A[3] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_65__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_65__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U557/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U658/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U670/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_65__mem8_u/A[4] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_65__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_65__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U555/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U637/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U649/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_65__mem8_u/A[5] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_65__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_65__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U551/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U607/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U622/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_65__mem8_u/A[6] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_65__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_65__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U547/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U584/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U599/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_65__mem8_u/A[7] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_65__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_66__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U573/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U743/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U744/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_66__mem8_u/A[0] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_66__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_66__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U571/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U724/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U736/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_66__mem8_u/A[1] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_66__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_66__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U565/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U703/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U706/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_66__mem8_u/A[2] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_66__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_66__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U563/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U677/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U689/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_66__mem8_u/A[3] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_66__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_66__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U557/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U658/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U670/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_66__mem8_u/A[4] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_66__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_66__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U555/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U637/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U649/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_66__mem8_u/A[5] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_66__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_66__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U551/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U607/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U622/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_66__mem8_u/A[6] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_66__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_66__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U547/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U584/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U599/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_66__mem8_u/A[7] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_66__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_67__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U573/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U743/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U744/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_67__mem8_u/A[0] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_67__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_67__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U571/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U724/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U736/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_67__mem8_u/A[1] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_67__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_67__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U565/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U703/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U706/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_67__mem8_u/A[2] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_67__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_67__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U563/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U677/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U689/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_67__mem8_u/A[3] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_67__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_67__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U557/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U658/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U670/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_67__mem8_u/A[4] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_67__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_67__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U555/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U637/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U649/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_67__mem8_u/A[5] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_67__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_67__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U551/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U607/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U622/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_67__mem8_u/A[6] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_67__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_67__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U547/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U584/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U599/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_67__mem8_u/A[7] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_67__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_68__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U573/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U743/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U765/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_68__mem8_u/A[0] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_68__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_68__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U571/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U724/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U725/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_68__mem8_u/A[1] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_68__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_68__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U565/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U703/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U705/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_68__mem8_u/A[2] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_68__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_68__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U563/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U677/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U678/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_68__mem8_u/A[3] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_68__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_68__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U557/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U658/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U669/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_68__mem8_u/A[4] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_68__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_68__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U555/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U637/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U639/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_68__mem8_u/A[5] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_68__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_68__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U551/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U607/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U615/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_68__mem8_u/A[6] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_68__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_68__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U547/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U584/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U585/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_68__mem8_u/A[7] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_68__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_69__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U573/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U743/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U765/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_69__mem8_u/A[0] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_69__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_69__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U571/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U724/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U725/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_69__mem8_u/A[1] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_69__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_69__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U565/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U703/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U705/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_69__mem8_u/A[2] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_69__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_69__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U563/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U677/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U678/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_69__mem8_u/A[3] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_69__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_69__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U557/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U658/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U669/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_69__mem8_u/A[4] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_69__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_69__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U555/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U637/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U639/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_69__mem8_u/A[5] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_69__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_69__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U551/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U607/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U615/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_69__mem8_u/A[6] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_69__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_69__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U547/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U584/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U585/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_69__mem8_u/A[7] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_69__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_70__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U573/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U743/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U765/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_70__mem8_u/A[0] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_70__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_70__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U571/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U724/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U725/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_70__mem8_u/A[1] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_70__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_70__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U565/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U703/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U705/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_70__mem8_u/A[2] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_70__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_70__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U563/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U677/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U678/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_70__mem8_u/A[3] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_70__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_70__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U557/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U658/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U669/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_70__mem8_u/A[4] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_70__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_70__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U555/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U637/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U639/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_70__mem8_u/A[5] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_70__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_70__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U551/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U607/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U615/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_70__mem8_u/A[6] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_70__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_70__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U547/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U584/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U585/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_70__mem8_u/A[7] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_70__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_71__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U573/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U743/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U765/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_71__mem8_u/A[0] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_71__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_71__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U571/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U724/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U725/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_71__mem8_u/A[1] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_71__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_71__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U565/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U703/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U705/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_71__mem8_u/A[2] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_71__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_71__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U563/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U677/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U678/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_71__mem8_u/A[3] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_71__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_71__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U557/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U658/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U669/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_71__mem8_u/A[4] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_71__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_71__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U555/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U637/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U639/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_71__mem8_u/A[5] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_71__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_71__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U551/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U607/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U615/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_71__mem8_u/A[6] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_71__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_71__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U547/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U584/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U585/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_71__mem8_u/A[7] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_71__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_72__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U571/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U730/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U737/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_72__mem8_u/A[1] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_72__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_72__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U563/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U679/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U684/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_72__mem8_u/A[3] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_72__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_72__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U555/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U628/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U635/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_72__mem8_u/A[5] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_72__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_72__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U551/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U605/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U620/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_72__mem8_u/A[6] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_72__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_72__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U547/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U597/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U600/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_72__mem8_u/A[7] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_72__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_73__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U571/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U730/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U737/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_73__mem8_u/A[1] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_73__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_73__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U563/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U679/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U684/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_73__mem8_u/A[3] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_73__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_73__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U555/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U628/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U635/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_73__mem8_u/A[5] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_73__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_73__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U551/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U605/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U620/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_73__mem8_u/A[6] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_73__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_73__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U547/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U597/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U600/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_73__mem8_u/A[7] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_73__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_74__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U571/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U730/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U737/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_74__mem8_u/A[1] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_74__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_74__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U563/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U679/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U684/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_74__mem8_u/A[3] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_74__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_74__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U555/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U628/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U635/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_74__mem8_u/A[5] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_74__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_74__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U551/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U605/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U620/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_74__mem8_u/A[6] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_74__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_74__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U547/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U597/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U600/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_74__mem8_u/A[7] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_74__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_75__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U571/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U730/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U737/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_75__mem8_u/A[1] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_75__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_75__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U563/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U679/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U684/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_75__mem8_u/A[3] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_75__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_75__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U555/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U628/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U635/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_75__mem8_u/A[5] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_75__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_75__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U551/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U605/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U620/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_75__mem8_u/A[6] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_75__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_75__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U547/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U597/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U600/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_75__mem8_u/A[7] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_75__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_76__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U571/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U730/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U731/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_76__mem8_u/A[1] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_76__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_76__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U563/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U679/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U693/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_76__mem8_u/A[3] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_76__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_76__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U555/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U628/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U632/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_76__mem8_u/A[5] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_76__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_76__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U551/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U605/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U627/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_76__mem8_u/A[6] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_76__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_76__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U547/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U597/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U602/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_76__mem8_u/A[7] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_76__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_77__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U571/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U730/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U731/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_77__mem8_u/A[1] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_77__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_77__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U563/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U679/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U693/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_77__mem8_u/A[3] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_77__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_77__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U555/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U628/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U632/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_77__mem8_u/A[5] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_77__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_77__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U551/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U605/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U627/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_77__mem8_u/A[6] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_77__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_77__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U547/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U597/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U602/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_77__mem8_u/A[7] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_77__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_78__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U571/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U730/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U731/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_78__mem8_u/A[1] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_78__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_78__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U563/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U679/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U693/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_78__mem8_u/A[3] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_78__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_78__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U555/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U628/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U632/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_78__mem8_u/A[5] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_78__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_78__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U551/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U605/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U627/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_78__mem8_u/A[6] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_78__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_78__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U547/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U597/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U602/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_78__mem8_u/A[7] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_78__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_79__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U571/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U730/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U731/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_79__mem8_u/A[1] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_79__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_79__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U563/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U679/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U693/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_79__mem8_u/A[3] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_79__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_79__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U555/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U628/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U632/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_79__mem8_u/A[5] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_79__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_79__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U551/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U605/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U627/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_79__mem8_u/A[6] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_79__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_79__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U547/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U597/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U602/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_79__mem8_u/A[7] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_79__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_80__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U571/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U730/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U733/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_80__mem8_u/A[1] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_80__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_80__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U563/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U679/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U696/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_80__mem8_u/A[3] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_80__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_80__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U555/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U628/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U629/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_80__mem8_u/A[5] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_80__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_80__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U551/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U605/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U621/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_80__mem8_u/A[6] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_80__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_80__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U547/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U597/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U598/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_80__mem8_u/A[7] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_80__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_81__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U571/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U730/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U733/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_81__mem8_u/A[1] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_81__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_81__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U563/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U679/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U696/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_81__mem8_u/A[3] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_81__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_81__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U555/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U628/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U629/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_81__mem8_u/A[5] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_81__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_81__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U551/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U605/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U621/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_81__mem8_u/A[6] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_81__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_81__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U547/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U597/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U598/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_81__mem8_u/A[7] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_81__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_82__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U571/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U730/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U733/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_82__mem8_u/A[1] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_82__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_82__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U563/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U679/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U696/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_82__mem8_u/A[3] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_82__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_82__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U555/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U628/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U629/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_82__mem8_u/A[5] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_82__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_82__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U551/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U605/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U621/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_82__mem8_u/A[6] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_82__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_82__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U547/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U597/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U598/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_82__mem8_u/A[7] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_82__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_83__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U571/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U730/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U733/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_83__mem8_u/A[1] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_83__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_83__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U563/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U679/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U696/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_83__mem8_u/A[3] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_83__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_83__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U555/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U628/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U629/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_83__mem8_u/A[5] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_83__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_83__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U551/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U605/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U621/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_83__mem8_u/A[6] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_83__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_83__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U547/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U597/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U598/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_83__mem8_u/A[7] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_83__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_88__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U571/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U730/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U740/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_88__mem8_u/A[1] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_88__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_88__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U563/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U679/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U680/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_88__mem8_u/A[3] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_88__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_88__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U555/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U628/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U633/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_88__mem8_u/A[5] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_88__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_88__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U551/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U605/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U606/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_88__mem8_u/A[6] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_88__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_88__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U547/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U597/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U601/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_88__mem8_u/A[7] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_88__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_89__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U571/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U730/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U740/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_89__mem8_u/A[1] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_89__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_89__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U563/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U679/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U680/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_89__mem8_u/A[3] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_89__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_89__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U555/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U628/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U633/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_89__mem8_u/A[5] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_89__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_89__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U551/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U605/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U606/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_89__mem8_u/A[6] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_89__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_89__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U547/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U597/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U601/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_89__mem8_u/A[7] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_89__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_90__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U571/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U730/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U740/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_90__mem8_u/A[1] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_90__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_90__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U563/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U679/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U680/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_90__mem8_u/A[3] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_90__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_90__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U555/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U628/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U633/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_90__mem8_u/A[5] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_90__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_90__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U551/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U605/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U606/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_90__mem8_u/A[6] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_90__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_90__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U547/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U597/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U601/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_90__mem8_u/A[7] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_90__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_91__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U571/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U730/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U740/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_91__mem8_u/A[1] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_91__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_91__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U563/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U679/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U680/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_91__mem8_u/A[3] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_91__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_91__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U555/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U628/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U633/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_91__mem8_u/A[5] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_91__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_91__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U551/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U605/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U606/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_91__mem8_u/A[6] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_91__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_91__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U547/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U597/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U601/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_91__mem8_u/A[7] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_91__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_92__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U573/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U743/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U752/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_92__mem8_u/A[0] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_92__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_92__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U571/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U724/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U734/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_92__mem8_u/A[1] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_92__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_92__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U565/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U703/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U707/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_92__mem8_u/A[2] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_92__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_92__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U563/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U677/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U687/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_92__mem8_u/A[3] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_92__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_92__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U557/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U658/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U659/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_92__mem8_u/A[4] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_92__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_92__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U555/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U637/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U638/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_92__mem8_u/A[5] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_92__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_92__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U551/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U607/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U608/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_92__mem8_u/A[6] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_92__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_92__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U547/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U584/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U593/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_92__mem8_u/A[7] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_92__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_93__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U573/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U743/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U752/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_93__mem8_u/A[0] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_93__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_93__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U571/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U724/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U734/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_93__mem8_u/A[1] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_93__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_93__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U565/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U703/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U707/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_93__mem8_u/A[2] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_93__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_93__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U563/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U677/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U687/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_93__mem8_u/A[3] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_93__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_93__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U557/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U658/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U659/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_93__mem8_u/A[4] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_93__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_93__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U555/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U637/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U638/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_93__mem8_u/A[5] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_93__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_93__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U551/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U607/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U608/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_93__mem8_u/A[6] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_93__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_93__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U547/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U584/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U593/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_93__mem8_u/A[7] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_93__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_94__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U573/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U743/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U752/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_94__mem8_u/A[0] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_94__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_94__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U571/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U724/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U734/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_94__mem8_u/A[1] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_94__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_94__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U565/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U703/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U707/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_94__mem8_u/A[2] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_94__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_94__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U563/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U677/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U687/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_94__mem8_u/A[3] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_94__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_94__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U557/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U658/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U659/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_94__mem8_u/A[4] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_94__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_94__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U555/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U637/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U638/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_94__mem8_u/A[5] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_94__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_94__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U551/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U607/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U608/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_94__mem8_u/A[6] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_94__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_94__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U547/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U584/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U593/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_94__mem8_u/A[7] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_94__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_95__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U573/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U743/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U752/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_95__mem8_u/A[0] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_95__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_95__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U571/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U724/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U734/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_95__mem8_u/A[1] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_95__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_95__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U565/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U703/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U707/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_95__mem8_u/A[2] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_95__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_95__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U563/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U677/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U687/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_95__mem8_u/A[3] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_95__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_95__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U557/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U658/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U659/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_95__mem8_u/A[4] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_95__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_95__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U555/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U637/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U638/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_95__mem8_u/A[5] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_95__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_95__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U551/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U607/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U608/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_95__mem8_u/A[6] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_95__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_95__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U547/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U584/Y (CLKBUFX2TS)                                     0.22       0.57 r
  U593/Y (CLKBUFX2TS)                                     0.40       0.97 r
  generate_mem_8_95__mem8_u/A[7] (mem8)                   0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_95__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: generate_mem_8_17__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[11] (in)                                              0.03       0.08 f
  U454/Y (INVX2TS)                                        0.11       0.18 r
  U455/Y (INVX2TS)                                        0.10       0.28 f
  U362/Y (INVX2TS)                                        0.08       0.36 r
  U2109/Y (NAND2X1TS)                                     0.13       0.49 f
  U357/Y (OR3X1TS)                                        0.60       1.09 f
  U409/Y (INVX2TS)                                        0.15       1.23 r
  U2213/Y (NAND2X1TS)                                     0.17       1.40 f
  generate_mem_8_17__mem8_u/CEN (mem8)                    0.00       1.40 f
  data arrival time                                                  1.40

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_17__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: generate_mem_8_18__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[11] (in)                                              0.03       0.08 f
  U454/Y (INVX2TS)                                        0.11       0.18 r
  U455/Y (INVX2TS)                                        0.10       0.28 f
  U362/Y (INVX2TS)                                        0.08       0.36 r
  U2109/Y (NAND2X1TS)                                     0.13       0.49 f
  U357/Y (OR3X1TS)                                        0.60       1.09 f
  U409/Y (INVX2TS)                                        0.15       1.23 r
  U2212/Y (NAND2X1TS)                                     0.17       1.40 f
  generate_mem_8_18__mem8_u/CEN (mem8)                    0.00       1.40 f
  data arrival time                                                  1.40

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_18__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: generate_mem_8_19__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[11] (in)                                              0.03       0.08 f
  U454/Y (INVX2TS)                                        0.11       0.18 r
  U455/Y (INVX2TS)                                        0.10       0.28 f
  U362/Y (INVX2TS)                                        0.08       0.36 r
  U2109/Y (NAND2X1TS)                                     0.13       0.49 f
  U357/Y (OR3X1TS)                                        0.60       1.09 f
  U409/Y (INVX2TS)                                        0.15       1.23 r
  U2211/Y (NAND2X1TS)                                     0.17       1.40 f
  generate_mem_8_19__mem8_u/CEN (mem8)                    0.00       1.40 f
  data arrival time                                                  1.40

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_19__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: generate_mem_8_23__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[11] (in)                                              0.03       0.08 f
  U454/Y (INVX2TS)                                        0.11       0.18 r
  U455/Y (INVX2TS)                                        0.10       0.28 f
  U362/Y (INVX2TS)                                        0.08       0.36 r
  U2109/Y (NAND2X1TS)                                     0.13       0.49 f
  U357/Y (OR3X1TS)                                        0.60       1.09 f
  U408/Y (INVX2TS)                                        0.15       1.23 r
  U2207/Y (NAND2X1TS)                                     0.17       1.40 f
  generate_mem_8_23__mem8_u/CEN (mem8)                    0.00       1.40 f
  data arrival time                                                  1.40

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_23__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: generate_mem_8_49__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[11] (in)                                              0.03       0.08 f
  U454/Y (INVX2TS)                                        0.11       0.18 r
  U455/Y (INVX2TS)                                        0.10       0.28 f
  U362/Y (INVX2TS)                                        0.08       0.36 r
  U2109/Y (NAND2X1TS)                                     0.13       0.49 f
  U356/Y (OR3X1TS)                                        0.60       1.09 f
  U405/Y (INVX2TS)                                        0.15       1.23 r
  U2181/Y (NAND2X1TS)                                     0.17       1.40 f
  generate_mem_8_49__mem8_u/CEN (mem8)                    0.00       1.40 f
  data arrival time                                                  1.40

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_49__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: generate_mem_8_50__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[11] (in)                                              0.03       0.08 f
  U454/Y (INVX2TS)                                        0.11       0.18 r
  U455/Y (INVX2TS)                                        0.10       0.28 f
  U362/Y (INVX2TS)                                        0.08       0.36 r
  U2109/Y (NAND2X1TS)                                     0.13       0.49 f
  U356/Y (OR3X1TS)                                        0.60       1.09 f
  U405/Y (INVX2TS)                                        0.15       1.23 r
  U2180/Y (NAND2X1TS)                                     0.17       1.40 f
  generate_mem_8_50__mem8_u/CEN (mem8)                    0.00       1.40 f
  data arrival time                                                  1.40

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_50__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: generate_mem_8_51__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[11] (in)                                              0.03       0.08 f
  U454/Y (INVX2TS)                                        0.11       0.18 r
  U455/Y (INVX2TS)                                        0.10       0.28 f
  U362/Y (INVX2TS)                                        0.08       0.36 r
  U2109/Y (NAND2X1TS)                                     0.13       0.49 f
  U356/Y (OR3X1TS)                                        0.60       1.09 f
  U405/Y (INVX2TS)                                        0.15       1.23 r
  U2179/Y (NAND2X1TS)                                     0.17       1.40 f
  generate_mem_8_51__mem8_u/CEN (mem8)                    0.00       1.40 f
  data arrival time                                                  1.40

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_51__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: generate_mem_8_55__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[11] (in)                                              0.03       0.08 f
  U454/Y (INVX2TS)                                        0.11       0.18 r
  U455/Y (INVX2TS)                                        0.10       0.28 f
  U362/Y (INVX2TS)                                        0.08       0.36 r
  U2109/Y (NAND2X1TS)                                     0.13       0.49 f
  U356/Y (OR3X1TS)                                        0.60       1.09 f
  U404/Y (INVX2TS)                                        0.15       1.23 r
  U2175/Y (NAND2X1TS)                                     0.17       1.40 f
  generate_mem_8_55__mem8_u/CEN (mem8)                    0.00       1.40 f
  data arrival time                                                  1.40

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_55__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[13] (input port clocked by clk)
  Endpoint: generate_mem_8_65__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[13] (in)                                              0.03       0.08 f
  U457/Y (INVX2TS)                                        0.10       0.18 r
  U458/Y (INVX2TS)                                        0.09       0.27 f
  U468/Y (INVX2TS)                                        0.09       0.35 r
  U2134/Y (NAND2X1TS)                                     0.14       0.49 f
  U355/Y (OR3X1TS)                                        0.59       1.09 f
  U401/Y (INVX2TS)                                        0.15       1.23 r
  U2165/Y (NAND2X1TS)                                     0.17       1.40 f
  generate_mem_8_65__mem8_u/CEN (mem8)                    0.00       1.40 f
  data arrival time                                                  1.40

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_65__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[13] (input port clocked by clk)
  Endpoint: generate_mem_8_66__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[13] (in)                                              0.03       0.08 f
  U457/Y (INVX2TS)                                        0.10       0.18 r
  U458/Y (INVX2TS)                                        0.09       0.27 f
  U468/Y (INVX2TS)                                        0.09       0.35 r
  U2134/Y (NAND2X1TS)                                     0.14       0.49 f
  U355/Y (OR3X1TS)                                        0.59       1.09 f
  U401/Y (INVX2TS)                                        0.15       1.23 r
  U2164/Y (NAND2X1TS)                                     0.17       1.40 f
  generate_mem_8_66__mem8_u/CEN (mem8)                    0.00       1.40 f
  data arrival time                                                  1.40

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_66__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[13] (input port clocked by clk)
  Endpoint: generate_mem_8_67__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[13] (in)                                              0.03       0.08 f
  U457/Y (INVX2TS)                                        0.10       0.18 r
  U458/Y (INVX2TS)                                        0.09       0.27 f
  U468/Y (INVX2TS)                                        0.09       0.35 r
  U2134/Y (NAND2X1TS)                                     0.14       0.49 f
  U355/Y (OR3X1TS)                                        0.59       1.09 f
  U401/Y (INVX2TS)                                        0.15       1.23 r
  U2163/Y (NAND2X1TS)                                     0.17       1.40 f
  generate_mem_8_67__mem8_u/CEN (mem8)                    0.00       1.40 f
  data arrival time                                                  1.40

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_67__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[13] (input port clocked by clk)
  Endpoint: generate_mem_8_71__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[13] (in)                                              0.03       0.08 f
  U457/Y (INVX2TS)                                        0.10       0.18 r
  U458/Y (INVX2TS)                                        0.09       0.27 f
  U468/Y (INVX2TS)                                        0.09       0.35 r
  U2134/Y (NAND2X1TS)                                     0.14       0.49 f
  U355/Y (OR3X1TS)                                        0.59       1.09 f
  U400/Y (INVX2TS)                                        0.15       1.23 r
  U2159/Y (NAND2X1TS)                                     0.17       1.40 f
  generate_mem_8_71__mem8_u/CEN (mem8)                    0.00       1.40 f
  data arrival time                                                  1.40

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_71__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[13] (input port clocked by clk)
  Endpoint: generate_mem_8_73__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[13] (in)                                              0.03       0.08 f
  U457/Y (INVX2TS)                                        0.10       0.18 r
  U458/Y (INVX2TS)                                        0.09       0.27 f
  U468/Y (INVX2TS)                                        0.09       0.35 r
  U2134/Y (NAND2X1TS)                                     0.14       0.49 f
  U349/Y (OR3X1TS)                                        0.59       1.09 f
  U399/Y (INVX2TS)                                        0.15       1.23 r
  U2157/Y (NAND2X1TS)                                     0.17       1.40 f
  generate_mem_8_73__mem8_u/CEN (mem8)                    0.00       1.40 f
  data arrival time                                                  1.40

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_73__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[13] (input port clocked by clk)
  Endpoint: generate_mem_8_74__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[13] (in)                                              0.03       0.08 f
  U457/Y (INVX2TS)                                        0.10       0.18 r
  U458/Y (INVX2TS)                                        0.09       0.27 f
  U468/Y (INVX2TS)                                        0.09       0.35 r
  U2134/Y (NAND2X1TS)                                     0.14       0.49 f
  U349/Y (OR3X1TS)                                        0.59       1.09 f
  U399/Y (INVX2TS)                                        0.15       1.23 r
  U2156/Y (NAND2X1TS)                                     0.17       1.40 f
  generate_mem_8_74__mem8_u/CEN (mem8)                    0.00       1.40 f
  data arrival time                                                  1.40

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_74__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[13] (input port clocked by clk)
  Endpoint: generate_mem_8_75__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[13] (in)                                              0.03       0.08 f
  U457/Y (INVX2TS)                                        0.10       0.18 r
  U458/Y (INVX2TS)                                        0.09       0.27 f
  U468/Y (INVX2TS)                                        0.09       0.35 r
  U2134/Y (NAND2X1TS)                                     0.14       0.49 f
  U349/Y (OR3X1TS)                                        0.59       1.09 f
  U399/Y (INVX2TS)                                        0.15       1.23 r
  U2155/Y (NAND2X1TS)                                     0.17       1.40 f
  generate_mem_8_75__mem8_u/CEN (mem8)                    0.00       1.40 f
  data arrival time                                                  1.40

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_75__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[13] (input port clocked by clk)
  Endpoint: generate_mem_8_79__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[13] (in)                                              0.03       0.08 f
  U457/Y (INVX2TS)                                        0.10       0.18 r
  U458/Y (INVX2TS)                                        0.09       0.27 f
  U468/Y (INVX2TS)                                        0.09       0.35 r
  U2134/Y (NAND2X1TS)                                     0.14       0.49 f
  U349/Y (OR3X1TS)                                        0.59       1.09 f
  U398/Y (INVX2TS)                                        0.15       1.23 r
  U2151/Y (NAND2X1TS)                                     0.17       1.40 f
  generate_mem_8_79__mem8_u/CEN (mem8)                    0.00       1.40 f
  data arrival time                                                  1.40

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_79__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.81


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: generate_mem_8_63__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[11] (in)                                              0.04       0.09 r
  U454/Y (INVX2TS)                                        0.10       0.19 f
  U455/Y (INVX2TS)                                        0.10       0.29 r
  U2096/Y (NAND2X1TS)                                     0.14       0.43 f
  U366/Y (OR3X1TS)                                        0.60       1.03 f
  U402/Y (INVX2TS)                                        0.15       1.18 r
  U2167/Y (NAND2X1TS)                                     0.17       1.35 f
  generate_mem_8_63__mem8_u/CEN (mem8)                    0.00       1.35 f
  data arrival time                                                  1.35

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_63__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.79       3.21
  data required time                                                 3.21
  --------------------------------------------------------------------------
  data required time                                                 3.21
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.87


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: generate_mem_8_25__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[11] (in)                                              0.04       0.09 r
  U454/Y (INVX2TS)                                        0.10       0.19 f
  U455/Y (INVX2TS)                                        0.10       0.29 r
  U2096/Y (NAND2X1TS)                                     0.14       0.43 f
  U367/Y (OR3X1TS)                                        0.60       1.03 f
  U407/Y (INVX2TS)                                        0.15       1.18 r
  U2205/Y (NAND2X1TS)                                     0.17       1.35 f
  generate_mem_8_25__mem8_u/CEN (mem8)                    0.00       1.35 f
  data arrival time                                                  1.35

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_25__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.87


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: generate_mem_8_26__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[11] (in)                                              0.04       0.09 r
  U454/Y (INVX2TS)                                        0.10       0.19 f
  U455/Y (INVX2TS)                                        0.10       0.29 r
  U2096/Y (NAND2X1TS)                                     0.14       0.43 f
  U367/Y (OR3X1TS)                                        0.60       1.03 f
  U407/Y (INVX2TS)                                        0.15       1.18 r
  U2204/Y (NAND2X1TS)                                     0.17       1.35 f
  generate_mem_8_26__mem8_u/CEN (mem8)                    0.00       1.35 f
  data arrival time                                                  1.35

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_26__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.87


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: generate_mem_8_27__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[11] (in)                                              0.04       0.09 r
  U454/Y (INVX2TS)                                        0.10       0.19 f
  U455/Y (INVX2TS)                                        0.10       0.29 r
  U2096/Y (NAND2X1TS)                                     0.14       0.43 f
  U367/Y (OR3X1TS)                                        0.60       1.03 f
  U407/Y (INVX2TS)                                        0.15       1.18 r
  U2203/Y (NAND2X1TS)                                     0.17       1.35 f
  generate_mem_8_27__mem8_u/CEN (mem8)                    0.00       1.35 f
  data arrival time                                                  1.35

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_27__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.87


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: generate_mem_8_31__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[11] (in)                                              0.04       0.09 r
  U454/Y (INVX2TS)                                        0.10       0.19 f
  U455/Y (INVX2TS)                                        0.10       0.29 r
  U2096/Y (NAND2X1TS)                                     0.14       0.43 f
  U367/Y (OR3X1TS)                                        0.60       1.03 f
  U406/Y (INVX2TS)                                        0.15       1.18 r
  U2199/Y (NAND2X1TS)                                     0.17       1.35 f
  generate_mem_8_31__mem8_u/CEN (mem8)                    0.00       1.35 f
  data arrival time                                                  1.35

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_31__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.87


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: generate_mem_8_57__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[11] (in)                                              0.04       0.09 r
  U454/Y (INVX2TS)                                        0.10       0.19 f
  U455/Y (INVX2TS)                                        0.10       0.29 r
  U2096/Y (NAND2X1TS)                                     0.14       0.43 f
  U366/Y (OR3X1TS)                                        0.60       1.03 f
  U403/Y (INVX2TS)                                        0.15       1.18 r
  U2173/Y (NAND2X1TS)                                     0.17       1.35 f
  generate_mem_8_57__mem8_u/CEN (mem8)                    0.00       1.35 f
  data arrival time                                                  1.35

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_57__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.87


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: generate_mem_8_58__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[11] (in)                                              0.04       0.09 r
  U454/Y (INVX2TS)                                        0.10       0.19 f
  U455/Y (INVX2TS)                                        0.10       0.29 r
  U2096/Y (NAND2X1TS)                                     0.14       0.43 f
  U366/Y (OR3X1TS)                                        0.60       1.03 f
  U403/Y (INVX2TS)                                        0.15       1.18 r
  U2172/Y (NAND2X1TS)                                     0.17       1.35 f
  generate_mem_8_58__mem8_u/CEN (mem8)                    0.00       1.35 f
  data arrival time                                                  1.35

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_58__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.87


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: generate_mem_8_59__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[11] (in)                                              0.04       0.09 r
  U454/Y (INVX2TS)                                        0.10       0.19 f
  U455/Y (INVX2TS)                                        0.10       0.29 r
  U2096/Y (NAND2X1TS)                                     0.14       0.43 f
  U366/Y (OR3X1TS)                                        0.60       1.03 f
  U403/Y (INVX2TS)                                        0.15       1.18 r
  U2171/Y (NAND2X1TS)                                     0.17       1.35 f
  generate_mem_8_59__mem8_u/CEN (mem8)                    0.00       1.35 f
  data arrival time                                                  1.35

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_59__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.87


  Startpoint: A[14] (input port clocked by clk)
  Endpoint: generate_mem_8_97__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[14] (in)                                              0.04       0.09 r
  U460/Y (INVX2TS)                                        0.10       0.19 f
  U461/Y (INVX2TS)                                        0.09       0.28 r
  U2097/Y (NAND2X1TS)                                     0.14       0.42 f
  U365/Y (OR3X1TS)                                        0.60       1.02 f
  U397/Y (INVX2TS)                                        0.15       1.16 r
  U2132/Y (NAND2X1TS)                                     0.17       1.33 f
  generate_mem_8_97__mem8_u/CEN (mem8)                    0.00       1.33 f
  data arrival time                                                  1.33

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_97__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.88


  Startpoint: A[14] (input port clocked by clk)
  Endpoint: generate_mem_8_98__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[14] (in)                                              0.04       0.09 r
  U460/Y (INVX2TS)                                        0.10       0.19 f
  U461/Y (INVX2TS)                                        0.09       0.28 r
  U2097/Y (NAND2X1TS)                                     0.14       0.42 f
  U365/Y (OR3X1TS)                                        0.60       1.02 f
  U397/Y (INVX2TS)                                        0.15       1.16 r
  U2131/Y (NAND2X1TS)                                     0.17       1.33 f
  generate_mem_8_98__mem8_u/CEN (mem8)                    0.00       1.33 f
  data arrival time                                                  1.33

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_98__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.88


  Startpoint: A[14] (input port clocked by clk)
  Endpoint: generate_mem_8_99__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[14] (in)                                              0.04       0.09 r
  U460/Y (INVX2TS)                                        0.10       0.19 f
  U461/Y (INVX2TS)                                        0.09       0.28 r
  U2097/Y (NAND2X1TS)                                     0.14       0.42 f
  U365/Y (OR3X1TS)                                        0.60       1.02 f
  U397/Y (INVX2TS)                                        0.15       1.16 r
  U2130/Y (NAND2X1TS)                                     0.17       1.33 f
  generate_mem_8_99__mem8_u/CEN (mem8)                    0.00       1.33 f
  data arrival time                                                  1.33

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_99__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.88


  Startpoint: A[14] (input port clocked by clk)
  Endpoint: generate_mem_8_103__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[14] (in)                                              0.04       0.09 r
  U460/Y (INVX2TS)                                        0.10       0.19 f
  U461/Y (INVX2TS)                                        0.09       0.28 r
  U2097/Y (NAND2X1TS)                                     0.14       0.42 f
  U365/Y (OR3X1TS)                                        0.60       1.02 f
  U396/Y (INVX2TS)                                        0.15       1.16 r
  U2126/Y (NAND2X1TS)                                     0.17       1.33 f
  generate_mem_8_103__mem8_u/CEN (mem8)                   0.00       1.33 f
  data arrival time                                                  1.33

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_103__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.88


  Startpoint: A[14] (input port clocked by clk)
  Endpoint: generate_mem_8_105__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[14] (in)                                              0.04       0.09 r
  U460/Y (INVX2TS)                                        0.10       0.19 f
  U461/Y (INVX2TS)                                        0.09       0.28 r
  U2097/Y (NAND2X1TS)                                     0.14       0.42 f
  U364/Y (OR3X1TS)                                        0.60       1.02 f
  U395/Y (INVX2TS)                                        0.15       1.16 r
  U2124/Y (NAND2X1TS)                                     0.17       1.33 f
  generate_mem_8_105__mem8_u/CEN (mem8)                   0.00       1.33 f
  data arrival time                                                  1.33

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_105__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.88


  Startpoint: A[14] (input port clocked by clk)
  Endpoint: generate_mem_8_106__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[14] (in)                                              0.04       0.09 r
  U460/Y (INVX2TS)                                        0.10       0.19 f
  U461/Y (INVX2TS)                                        0.09       0.28 r
  U2097/Y (NAND2X1TS)                                     0.14       0.42 f
  U364/Y (OR3X1TS)                                        0.60       1.02 f
  U395/Y (INVX2TS)                                        0.15       1.16 r
  U2123/Y (NAND2X1TS)                                     0.17       1.33 f
  generate_mem_8_106__mem8_u/CEN (mem8)                   0.00       1.33 f
  data arrival time                                                  1.33

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_106__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.88


  Startpoint: A[14] (input port clocked by clk)
  Endpoint: generate_mem_8_107__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[14] (in)                                              0.04       0.09 r
  U460/Y (INVX2TS)                                        0.10       0.19 f
  U461/Y (INVX2TS)                                        0.09       0.28 r
  U2097/Y (NAND2X1TS)                                     0.14       0.42 f
  U364/Y (OR3X1TS)                                        0.60       1.02 f
  U395/Y (INVX2TS)                                        0.15       1.16 r
  U2122/Y (NAND2X1TS)                                     0.17       1.33 f
  generate_mem_8_107__mem8_u/CEN (mem8)                   0.00       1.33 f
  data arrival time                                                  1.33

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_107__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.88


  Startpoint: A[14] (input port clocked by clk)
  Endpoint: generate_mem_8_111__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[14] (in)                                              0.04       0.09 r
  U460/Y (INVX2TS)                                        0.10       0.19 f
  U461/Y (INVX2TS)                                        0.09       0.28 r
  U2097/Y (NAND2X1TS)                                     0.14       0.42 f
  U364/Y (OR3X1TS)                                        0.60       1.02 f
  U394/Y (INVX2TS)                                        0.15       1.16 r
  U2118/Y (NAND2X1TS)                                     0.17       1.33 f
  generate_mem_8_111__mem8_u/CEN (mem8)                   0.00       1.33 f
  data arrival time                                                  1.33

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_111__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.88


  Startpoint: A[10] (input port clocked by clk)
  Endpoint: generate_mem_8_123__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[10] (in)                                              0.02       0.07 f
  U517/Y (CLKBUFX2TS)                                     0.21       0.28 f
  U171/Y (CLKBUFX2TS)                                     0.26       0.54 f
  U494/Y (OR4X2TS)                                        0.48       1.02 f
  U498/Y (INVX2TS)                                        0.14       1.16 r
  U2105/Y (NAND2X1TS)                                     0.17       1.33 f
  generate_mem_8_123__mem8_u/CEN (mem8)                   0.00       1.33 f
  data arrival time                                                  1.33

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_123__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_12__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U794/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U795/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_12__mem8_u/A[0] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_12__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_12__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U790/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U791/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_12__mem8_u/A[1] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_12__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_12__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U786/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U789/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_12__mem8_u/A[2] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_12__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_12__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U782/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U783/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_12__mem8_u/A[3] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_12__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_12__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U778/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U780/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_12__mem8_u/A[4] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_12__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_12__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U774/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U775/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_12__mem8_u/A[5] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_12__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_12__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U770/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U771/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_12__mem8_u/A[6] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_12__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_12__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U766/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U767/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_12__mem8_u/A[7] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_12__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_13__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U794/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U795/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_13__mem8_u/A[0] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_13__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_13__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U790/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U791/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_13__mem8_u/A[1] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_13__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_13__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U786/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U789/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_13__mem8_u/A[2] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_13__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_13__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U782/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U783/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_13__mem8_u/A[3] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_13__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_13__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U778/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U780/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_13__mem8_u/A[4] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_13__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_13__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U774/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U775/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_13__mem8_u/A[5] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_13__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_13__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U770/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U771/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_13__mem8_u/A[6] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_13__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_13__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U766/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U767/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_13__mem8_u/A[7] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_13__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_14__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U794/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U795/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_14__mem8_u/A[0] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_14__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_14__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U790/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U791/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_14__mem8_u/A[1] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_14__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_14__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U786/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U789/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_14__mem8_u/A[2] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_14__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_14__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U782/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U783/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_14__mem8_u/A[3] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_14__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_14__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U778/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U780/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_14__mem8_u/A[4] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_14__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_14__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U774/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U775/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_14__mem8_u/A[5] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_14__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_14__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U770/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U771/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_14__mem8_u/A[6] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_14__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_14__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U766/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U767/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_14__mem8_u/A[7] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_14__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_15__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U794/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U795/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_15__mem8_u/A[0] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_15__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_15__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U790/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U791/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_15__mem8_u/A[1] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_15__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_15__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U786/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U789/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_15__mem8_u/A[2] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_15__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_15__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U782/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U783/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_15__mem8_u/A[3] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_15__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_15__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U778/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U780/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_15__mem8_u/A[4] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_15__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_15__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U774/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U775/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_15__mem8_u/A[5] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_15__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_15__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U770/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U771/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_15__mem8_u/A[6] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_15__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_15__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U766/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U767/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_15__mem8_u/A[7] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_15__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_16__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U794/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U796/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_16__mem8_u/A[0] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_16__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_16__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U790/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U793/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_16__mem8_u/A[1] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_16__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_16__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U786/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U788/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_16__mem8_u/A[2] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_16__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_16__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U782/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U784/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_16__mem8_u/A[3] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_16__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_16__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U778/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U781/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_16__mem8_u/A[4] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_16__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_16__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U774/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U777/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_16__mem8_u/A[5] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_16__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_16__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U770/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U772/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_16__mem8_u/A[6] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_16__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_16__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U766/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U769/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_16__mem8_u/A[7] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_16__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_17__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U794/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U796/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_17__mem8_u/A[0] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_17__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_17__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U790/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U793/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_17__mem8_u/A[1] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_17__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_17__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U786/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U788/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_17__mem8_u/A[2] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_17__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_17__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U782/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U784/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_17__mem8_u/A[3] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_17__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_17__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U778/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U781/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_17__mem8_u/A[4] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_17__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_17__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U774/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U777/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_17__mem8_u/A[5] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_17__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_17__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U770/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U772/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_17__mem8_u/A[6] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_17__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_17__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U766/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U769/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_17__mem8_u/A[7] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_17__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_18__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U794/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U796/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_18__mem8_u/A[0] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_18__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_18__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U790/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U793/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_18__mem8_u/A[1] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_18__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_18__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U786/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U788/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_18__mem8_u/A[2] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_18__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_18__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U782/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U784/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_18__mem8_u/A[3] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_18__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_18__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U778/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U781/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_18__mem8_u/A[4] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_18__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_18__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U774/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U777/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_18__mem8_u/A[5] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_18__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_18__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U770/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U772/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_18__mem8_u/A[6] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_18__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_18__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U766/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U769/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_18__mem8_u/A[7] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_18__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_19__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U794/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U796/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_19__mem8_u/A[0] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_19__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_19__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U790/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U793/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_19__mem8_u/A[1] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_19__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_19__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U786/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U788/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_19__mem8_u/A[2] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_19__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_19__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U782/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U784/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_19__mem8_u/A[3] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_19__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_19__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U778/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U781/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_19__mem8_u/A[4] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_19__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_19__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U774/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U777/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_19__mem8_u/A[5] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_19__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_19__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U770/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U772/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_19__mem8_u/A[6] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_19__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_19__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U766/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U769/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_19__mem8_u/A[7] (mem8)                   0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_19__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_104__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U794/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U797/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_104__mem8_u/A[0] (mem8)                  0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_104__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_104__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U790/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U792/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_104__mem8_u/A[1] (mem8)                  0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_104__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_104__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U786/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U787/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_104__mem8_u/A[2] (mem8)                  0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_104__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_104__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U782/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U785/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_104__mem8_u/A[3] (mem8)                  0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_104__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_104__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U778/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U779/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_104__mem8_u/A[4] (mem8)                  0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_104__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_104__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U774/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U776/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_104__mem8_u/A[5] (mem8)                  0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_104__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_104__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U770/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U773/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_104__mem8_u/A[6] (mem8)                  0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_104__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_104__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U766/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U768/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_104__mem8_u/A[7] (mem8)                  0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_104__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_105__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U794/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U797/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_105__mem8_u/A[0] (mem8)                  0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_105__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_105__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U790/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U792/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_105__mem8_u/A[1] (mem8)                  0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_105__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_105__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U786/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U787/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_105__mem8_u/A[2] (mem8)                  0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_105__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_105__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U782/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U785/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_105__mem8_u/A[3] (mem8)                  0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_105__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_105__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U778/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U779/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_105__mem8_u/A[4] (mem8)                  0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_105__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_105__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U774/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U776/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_105__mem8_u/A[5] (mem8)                  0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_105__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_105__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U770/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U773/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_105__mem8_u/A[6] (mem8)                  0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_105__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_105__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U766/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U768/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_105__mem8_u/A[7] (mem8)                  0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_105__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_106__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U794/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U797/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_106__mem8_u/A[0] (mem8)                  0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_106__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_106__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U790/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U792/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_106__mem8_u/A[1] (mem8)                  0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_106__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_106__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U786/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U787/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_106__mem8_u/A[2] (mem8)                  0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_106__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_106__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U782/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U785/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_106__mem8_u/A[3] (mem8)                  0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_106__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_106__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U778/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U779/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_106__mem8_u/A[4] (mem8)                  0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_106__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_106__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U774/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U776/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_106__mem8_u/A[5] (mem8)                  0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_106__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_106__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U770/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U773/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_106__mem8_u/A[6] (mem8)                  0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_106__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_106__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U766/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U768/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_106__mem8_u/A[7] (mem8)                  0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_106__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_107__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U794/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U797/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_107__mem8_u/A[0] (mem8)                  0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_107__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_107__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U790/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U792/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_107__mem8_u/A[1] (mem8)                  0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_107__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_107__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U786/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U787/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_107__mem8_u/A[2] (mem8)                  0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_107__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_107__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U782/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U785/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_107__mem8_u/A[3] (mem8)                  0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_107__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_107__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U778/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U779/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_107__mem8_u/A[4] (mem8)                  0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_107__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_107__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U774/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U776/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_107__mem8_u/A[5] (mem8)                  0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_107__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_107__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U770/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U773/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_107__mem8_u/A[6] (mem8)                  0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_107__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_107__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U766/Y (CLKBUFX2TS)                                     0.18       0.48 r
  U768/Y (CLKBUFX2TS)                                     0.40       0.88 r
  generate_mem_8_107__mem8_u/A[7] (mem8)                  0.00       0.88 r
  data arrival time                                                  0.88

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_107__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[10] (input port clocked by clk)
  Endpoint: generate_mem_8_91__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[10] (in)                                              0.02       0.07 f
  U517/Y (CLKBUFX2TS)                                     0.21       0.28 f
  U171/Y (CLKBUFX2TS)                                     0.26       0.54 f
  U494/Y (OR4X2TS)                                        0.48       1.02 f
  U498/Y (INVX2TS)                                        0.14       1.16 r
  U2139/Y (NAND2X1TS)                                     0.16       1.32 f
  generate_mem_8_91__mem8_u/CEN (mem8)                    0.00       1.32 f
  data arrival time                                                  1.32

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_91__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[10] (input port clocked by clk)
  Endpoint: generate_mem_8_83__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[10] (in)                                              0.02       0.07 f
  U517/Y (CLKBUFX2TS)                                     0.21       0.28 f
  U171/Y (CLKBUFX2TS)                                     0.26       0.54 f
  U494/Y (OR4X2TS)                                        0.48       1.02 f
  U495/Y (INVX2TS)                                        0.14       1.16 r
  U2147/Y (NAND2X1TS)                                     0.16       1.32 f
  generate_mem_8_83__mem8_u/CEN (mem8)                    0.00       1.32 f
  data arrival time                                                  1.32

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_83__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[10] (input port clocked by clk)
  Endpoint: generate_mem_8_115__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[10] (in)                                              0.02       0.07 f
  U517/Y (CLKBUFX2TS)                                     0.21       0.28 f
  U171/Y (CLKBUFX2TS)                                     0.26       0.54 f
  U494/Y (OR4X2TS)                                        0.48       1.02 f
  U495/Y (INVX2TS)                                        0.14       1.16 r
  U2114/Y (NAND2X1TS)                                     0.16       1.32 f
  generate_mem_8_115__mem8_u/CEN (mem8)                   0.00       1.32 f
  data arrival time                                                  1.32

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_115__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[10] (input port clocked by clk)
  Endpoint: generate_mem_8_3__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  A[10] (in)                               0.02       0.07 f
  U517/Y (CLKBUFX2TS)                      0.21       0.28 f
  U171/Y (CLKBUFX2TS)                      0.26       0.54 f
  U494/Y (OR4X2TS)                         0.48       1.02 f
  U497/Y (INVX2TS)                         0.14       1.16 r
  U2227/Y (NAND2X1TS)                      0.16       1.32 f
  generate_mem_8_3__mem8_u/CEN (mem8)      0.00       1.32 f
  data arrival time                                   1.32

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  generate_mem_8_3__mem8_u/CLK (mem8)      0.00       4.00 r
  library setup time                      -0.78       3.22
  data required time                                  3.22
  -----------------------------------------------------------
  data required time                                  3.22
  data arrival time                                  -1.32
  -----------------------------------------------------------
  slack (MET)                                         1.90


  Startpoint: A[10] (input port clocked by clk)
  Endpoint: generate_mem_8_11__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[10] (in)                                              0.02       0.07 f
  U517/Y (CLKBUFX2TS)                                     0.21       0.28 f
  U171/Y (CLKBUFX2TS)                                     0.26       0.54 f
  U494/Y (OR4X2TS)                                        0.48       1.02 f
  U496/Y (INVX2TS)                                        0.14       1.16 r
  U2219/Y (NAND2X1TS)                                     0.16       1.32 f
  generate_mem_8_11__mem8_u/CEN (mem8)                    0.00       1.32 f
  data arrival time                                                  1.32

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_11__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[10] (input port clocked by clk)
  Endpoint: generate_mem_8_35__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[10] (in)                                              0.02       0.07 f
  U517/Y (CLKBUFX2TS)                                     0.21       0.28 f
  U171/Y (CLKBUFX2TS)                                     0.26       0.54 f
  U494/Y (OR4X2TS)                                        0.48       1.02 f
  U497/Y (INVX2TS)                                        0.14       1.16 r
  U2195/Y (NAND2X1TS)                                     0.16       1.32 f
  generate_mem_8_35__mem8_u/CEN (mem8)                    0.00       1.32 f
  data arrival time                                                  1.32

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_35__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: A[10] (input port clocked by clk)
  Endpoint: generate_mem_8_43__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[10] (in)                                              0.02       0.07 f
  U517/Y (CLKBUFX2TS)                                     0.21       0.28 f
  U171/Y (CLKBUFX2TS)                                     0.26       0.54 f
  U494/Y (OR4X2TS)                                        0.48       1.02 f
  U496/Y (INVX2TS)                                        0.14       1.16 r
  U2187/Y (NAND2X1TS)                                     0.16       1.32 f
  generate_mem_8_43__mem8_u/CEN (mem8)                    0.00       1.32 f
  data arrival time                                                  1.32

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_43__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_12__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U523/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U525/Y (CLKBUFX2TS)                                     0.65       0.95 f
  generate_mem_8_12__mem8_u/WEN (mem8)                    0.00       0.95 f
  data arrival time                                                  0.95

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_12__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.93


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_13__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U523/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U525/Y (CLKBUFX2TS)                                     0.65       0.95 f
  generate_mem_8_13__mem8_u/WEN (mem8)                    0.00       0.95 f
  data arrival time                                                  0.95

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_13__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.93


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_14__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U523/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U525/Y (CLKBUFX2TS)                                     0.65       0.95 f
  generate_mem_8_14__mem8_u/WEN (mem8)                    0.00       0.95 f
  data arrival time                                                  0.95

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_14__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.93


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_15__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U523/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U525/Y (CLKBUFX2TS)                                     0.65       0.95 f
  generate_mem_8_15__mem8_u/WEN (mem8)                    0.00       0.95 f
  data arrival time                                                  0.95

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_15__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.93


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_16__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U523/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U526/Y (CLKBUFX2TS)                                     0.65       0.95 f
  generate_mem_8_16__mem8_u/WEN (mem8)                    0.00       0.95 f
  data arrival time                                                  0.95

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_16__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.93


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_17__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U523/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U526/Y (CLKBUFX2TS)                                     0.65       0.95 f
  generate_mem_8_17__mem8_u/WEN (mem8)                    0.00       0.95 f
  data arrival time                                                  0.95

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_17__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.93


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_18__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U523/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U526/Y (CLKBUFX2TS)                                     0.65       0.95 f
  generate_mem_8_18__mem8_u/WEN (mem8)                    0.00       0.95 f
  data arrival time                                                  0.95

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_18__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.93


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_19__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U523/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U526/Y (CLKBUFX2TS)                                     0.65       0.95 f
  generate_mem_8_19__mem8_u/WEN (mem8)                    0.00       0.95 f
  data arrival time                                                  0.95

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_19__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.93


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_20__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U523/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U527/Y (CLKBUFX2TS)                                     0.65       0.95 f
  generate_mem_8_20__mem8_u/WEN (mem8)                    0.00       0.95 f
  data arrival time                                                  0.95

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_20__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.93


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_21__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U523/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U527/Y (CLKBUFX2TS)                                     0.65       0.95 f
  generate_mem_8_21__mem8_u/WEN (mem8)                    0.00       0.95 f
  data arrival time                                                  0.95

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_21__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.93


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_22__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U523/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U527/Y (CLKBUFX2TS)                                     0.65       0.95 f
  generate_mem_8_22__mem8_u/WEN (mem8)                    0.00       0.95 f
  data arrival time                                                  0.95

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_22__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.93


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_23__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U523/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U527/Y (CLKBUFX2TS)                                     0.65       0.95 f
  generate_mem_8_23__mem8_u/WEN (mem8)                    0.00       0.95 f
  data arrival time                                                  0.95

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_23__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.93


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_32__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U523/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U524/Y (CLKBUFX2TS)                                     0.65       0.95 f
  generate_mem_8_32__mem8_u/WEN (mem8)                    0.00       0.95 f
  data arrival time                                                  0.95

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_32__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.93


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_33__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U523/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U524/Y (CLKBUFX2TS)                                     0.65       0.95 f
  generate_mem_8_33__mem8_u/WEN (mem8)                    0.00       0.95 f
  data arrival time                                                  0.95

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_33__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.93


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_34__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U523/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U524/Y (CLKBUFX2TS)                                     0.65       0.95 f
  generate_mem_8_34__mem8_u/WEN (mem8)                    0.00       0.95 f
  data arrival time                                                  0.95

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_34__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.93


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_35__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U523/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U524/Y (CLKBUFX2TS)                                     0.65       0.95 f
  generate_mem_8_35__mem8_u/WEN (mem8)                    0.00       0.95 f
  data arrival time                                                  0.95

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_35__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.93


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_48__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U519/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U520/Y (CLKBUFX2TS)                                     0.65       0.95 f
  generate_mem_8_48__mem8_u/WEN (mem8)                    0.00       0.95 f
  data arrival time                                                  0.95

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_48__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.93


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_49__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U519/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U520/Y (CLKBUFX2TS)                                     0.65       0.95 f
  generate_mem_8_49__mem8_u/WEN (mem8)                    0.00       0.95 f
  data arrival time                                                  0.95

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_49__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.93


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_50__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U519/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U520/Y (CLKBUFX2TS)                                     0.65       0.95 f
  generate_mem_8_50__mem8_u/WEN (mem8)                    0.00       0.95 f
  data arrival time                                                  0.95

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_50__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.93


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_51__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U519/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U520/Y (CLKBUFX2TS)                                     0.65       0.95 f
  generate_mem_8_51__mem8_u/WEN (mem8)                    0.00       0.95 f
  data arrival time                                                  0.95

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_51__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.93


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_52__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U519/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U522/Y (CLKBUFX2TS)                                     0.65       0.95 f
  generate_mem_8_52__mem8_u/WEN (mem8)                    0.00       0.95 f
  data arrival time                                                  0.95

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_52__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.93


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_53__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U519/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U522/Y (CLKBUFX2TS)                                     0.65       0.95 f
  generate_mem_8_53__mem8_u/WEN (mem8)                    0.00       0.95 f
  data arrival time                                                  0.95

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_53__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.93


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_54__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U519/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U522/Y (CLKBUFX2TS)                                     0.65       0.95 f
  generate_mem_8_54__mem8_u/WEN (mem8)                    0.00       0.95 f
  data arrival time                                                  0.95

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_54__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.93


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_55__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U519/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U522/Y (CLKBUFX2TS)                                     0.65       0.95 f
  generate_mem_8_55__mem8_u/WEN (mem8)                    0.00       0.95 f
  data arrival time                                                  0.95

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_55__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.93


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_56__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U519/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U521/Y (CLKBUFX2TS)                                     0.65       0.95 f
  generate_mem_8_56__mem8_u/WEN (mem8)                    0.00       0.95 f
  data arrival time                                                  0.95

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_56__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.93


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_57__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U519/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U521/Y (CLKBUFX2TS)                                     0.65       0.95 f
  generate_mem_8_57__mem8_u/WEN (mem8)                    0.00       0.95 f
  data arrival time                                                  0.95

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_57__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.93


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_58__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U519/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U521/Y (CLKBUFX2TS)                                     0.65       0.95 f
  generate_mem_8_58__mem8_u/WEN (mem8)                    0.00       0.95 f
  data arrival time                                                  0.95

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_58__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.93


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_59__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U519/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U521/Y (CLKBUFX2TS)                                     0.65       0.95 f
  generate_mem_8_59__mem8_u/WEN (mem8)                    0.00       0.95 f
  data arrival time                                                  0.95

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_59__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.93


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_36__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U968/Y (CLKBUFX2TS)                                     0.64       0.93 f
  generate_mem_8_36__mem8_u/WEN (mem8)                    0.00       0.93 f
  data arrival time                                                  0.93

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_36__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        1.95


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_37__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U968/Y (CLKBUFX2TS)                                     0.64       0.93 f
  generate_mem_8_37__mem8_u/WEN (mem8)                    0.00       0.93 f
  data arrival time                                                  0.93

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_37__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        1.95


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_38__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U968/Y (CLKBUFX2TS)                                     0.64       0.93 f
  generate_mem_8_38__mem8_u/WEN (mem8)                    0.00       0.93 f
  data arrival time                                                  0.93

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_38__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        1.95


  Startpoint: WEN (input port clocked by clk)
  Endpoint: generate_mem_8_39__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  WEN (in)                                                0.04       0.09 f
  U528/Y (CLKBUFX2TS)                                     0.21       0.29 f
  U968/Y (CLKBUFX2TS)                                     0.64       0.93 f
  generate_mem_8_39__mem8_u/WEN (mem8)                    0.00       0.93 f
  data arrival time                                                  0.93

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_39__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.12       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        1.95


  Startpoint: A[10] (input port clocked by clk)
  Endpoint: generate_mem_8_15__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[10] (in)                                              0.03       0.08 r
  U517/Y (CLKBUFX2TS)                                     0.18       0.27 r
  U171/Y (CLKBUFX2TS)                                     0.20       0.47 r
  U180/Y (NAND4X1TS)                                      0.29       0.76 f
  U179/Y (INVX1TS)                                        0.29       1.04 r
  U2215/Y (NAND2X1TS)                                     0.20       1.25 f
  generate_mem_8_15__mem8_u/CEN (mem8)                    0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_15__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.79       3.21
  data required time                                                 3.21
  --------------------------------------------------------------------------
  data required time                                                 3.21
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: A[10] (input port clocked by clk)
  Endpoint: generate_mem_8_39__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[10] (in)                                              0.03       0.08 r
  U517/Y (CLKBUFX2TS)                                     0.18       0.27 r
  U171/Y (CLKBUFX2TS)                                     0.20       0.47 r
  U180/Y (NAND4X1TS)                                      0.29       0.76 f
  U179/Y (INVX1TS)                                        0.29       1.04 r
  U2191/Y (NAND2X1TS)                                     0.20       1.25 f
  generate_mem_8_39__mem8_u/CEN (mem8)                    0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_39__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.79       3.21
  data required time                                                 3.21
  --------------------------------------------------------------------------
  data required time                                                 3.21
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: A[10] (input port clocked by clk)
  Endpoint: generate_mem_8_87__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[10] (in)                                              0.03       0.08 r
  U517/Y (CLKBUFX2TS)                                     0.18       0.27 r
  U171/Y (CLKBUFX2TS)                                     0.20       0.47 r
  U180/Y (NAND4X1TS)                                      0.29       0.76 f
  U179/Y (INVX1TS)                                        0.29       1.04 r
  U2143/Y (NAND2X1TS)                                     0.20       1.25 f
  generate_mem_8_87__mem8_u/CEN (mem8)                    0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_87__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.79       3.21
  data required time                                                 3.21
  --------------------------------------------------------------------------
  data required time                                                 3.21
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: generate_mem_8_113__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[11] (in)                                              0.03       0.08 f
  U454/Y (INVX2TS)                                        0.11       0.18 r
  U455/Y (INVX2TS)                                        0.10       0.28 f
  U362/Y (INVX2TS)                                        0.08       0.36 r
  U2109/Y (NAND2X1TS)                                     0.13       0.49 f
  U358/Y (OR2X1TS)                                        0.44       0.94 f
  U427/Y (INVX2TS)                                        0.14       1.07 r
  U2116/Y (NAND2X1TS)                                     0.17       1.24 f
  generate_mem_8_113__mem8_u/CEN (mem8)                   0.00       1.24 f
  data arrival time                                                  1.24

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_113__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: generate_mem_8_114__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[11] (in)                                              0.03       0.08 f
  U454/Y (INVX2TS)                                        0.11       0.18 r
  U455/Y (INVX2TS)                                        0.10       0.28 f
  U362/Y (INVX2TS)                                        0.08       0.36 r
  U2109/Y (NAND2X1TS)                                     0.13       0.49 f
  U358/Y (OR2X1TS)                                        0.44       0.94 f
  U427/Y (INVX2TS)                                        0.14       1.07 r
  U2115/Y (NAND2X1TS)                                     0.17       1.24 f
  generate_mem_8_114__mem8_u/CEN (mem8)                   0.00       1.24 f
  data arrival time                                                  1.24

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_114__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: generate_mem_8_119__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[11] (in)                                              0.03       0.08 f
  U454/Y (INVX2TS)                                        0.11       0.18 r
  U455/Y (INVX2TS)                                        0.10       0.28 f
  U362/Y (INVX2TS)                                        0.08       0.36 r
  U2109/Y (NAND2X1TS)                                     0.13       0.49 f
  U358/Y (OR2X1TS)                                        0.44       0.94 f
  U426/Y (INVX2TS)                                        0.14       1.07 r
  U2110/Y (NAND2X1TS)                                     0.17       1.24 f
  generate_mem_8_119__mem8_u/CEN (mem8)                   0.00       1.24 f
  data arrival time                                                  1.24

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_119__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: A[13] (input port clocked by clk)
  Endpoint: generate_mem_8_89__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[13] (in)                                              0.03       0.08 f
  U457/Y (INVX2TS)                                        0.10       0.18 r
  U458/Y (INVX2TS)                                        0.09       0.27 f
  U468/Y (INVX2TS)                                        0.09       0.35 r
  U2134/Y (NAND2X1TS)                                     0.14       0.49 f
  U359/Y (OR2X1TS)                                        0.44       0.93 f
  U429/Y (INVX2TS)                                        0.14       1.07 r
  U2141/Y (NAND2X1TS)                                     0.17       1.24 f
  generate_mem_8_89__mem8_u/CEN (mem8)                    0.00       1.24 f
  data arrival time                                                  1.24

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_89__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.98


  Startpoint: A[13] (input port clocked by clk)
  Endpoint: generate_mem_8_90__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[13] (in)                                              0.03       0.08 f
  U457/Y (INVX2TS)                                        0.10       0.18 r
  U458/Y (INVX2TS)                                        0.09       0.27 f
  U468/Y (INVX2TS)                                        0.09       0.35 r
  U2134/Y (NAND2X1TS)                                     0.14       0.49 f
  U359/Y (OR2X1TS)                                        0.44       0.93 f
  U429/Y (INVX2TS)                                        0.14       1.07 r
  U2140/Y (NAND2X1TS)                                     0.17       1.24 f
  generate_mem_8_90__mem8_u/CEN (mem8)                    0.00       1.24 f
  data arrival time                                                  1.24

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_90__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.98


  Startpoint: A[13] (input port clocked by clk)
  Endpoint: generate_mem_8_95__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[13] (in)                                              0.03       0.08 f
  U457/Y (INVX2TS)                                        0.10       0.18 r
  U458/Y (INVX2TS)                                        0.09       0.27 f
  U468/Y (INVX2TS)                                        0.09       0.35 r
  U2134/Y (NAND2X1TS)                                     0.14       0.49 f
  U359/Y (OR2X1TS)                                        0.44       0.93 f
  U428/Y (INVX2TS)                                        0.14       1.07 r
  U2135/Y (NAND2X1TS)                                     0.17       1.24 f
  generate_mem_8_95__mem8_u/CEN (mem8)                    0.00       1.24 f
  data arrival time                                                  1.24

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_95__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.98


  Startpoint: A[13] (input port clocked by clk)
  Endpoint: generate_mem_8_81__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[13] (in)                                              0.03       0.08 f
  U457/Y (INVX2TS)                                        0.10       0.18 r
  U458/Y (INVX2TS)                                        0.09       0.27 f
  U468/Y (INVX2TS)                                        0.09       0.35 r
  U2134/Y (NAND2X1TS)                                     0.14       0.49 f
  U360/Y (OR2X1TS)                                        0.44       0.93 f
  U431/Y (INVX2TS)                                        0.14       1.07 r
  U2149/Y (NAND2X1TS)                                     0.17       1.24 f
  generate_mem_8_81__mem8_u/CEN (mem8)                    0.00       1.24 f
  data arrival time                                                  1.24

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_81__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.98


  Startpoint: A[13] (input port clocked by clk)
  Endpoint: generate_mem_8_82__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  A[13] (in)                                              0.03       0.08 f
  U457/Y (INVX2TS)                                        0.10       0.18 r
  U458/Y (INVX2TS)                                        0.09       0.27 f
  U468/Y (INVX2TS)                                        0.09       0.35 r
  U2134/Y (NAND2X1TS)                                     0.14       0.49 f
  U360/Y (OR2X1TS)                                        0.44       0.93 f
  U431/Y (INVX2TS)                                        0.14       1.07 r
  U2148/Y (NAND2X1TS)                                     0.17       1.24 f
  generate_mem_8_82__mem8_u/CEN (mem8)                    0.00       1.24 f
  data arrival time                                                  1.24

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_82__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.98


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_48__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U575/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U576/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_48__mem8_u/A[0] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_48__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_48__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U569/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U570/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_48__mem8_u/A[1] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_48__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_48__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U567/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U568/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_48__mem8_u/A[2] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_48__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_48__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U561/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U562/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_48__mem8_u/A[3] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_48__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_48__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U559/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U560/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_48__mem8_u/A[4] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_48__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_48__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U553/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U554/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_48__mem8_u/A[5] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_48__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_48__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U549/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U550/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_48__mem8_u/A[6] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_48__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_48__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U545/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U546/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_48__mem8_u/A[7] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_48__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_49__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U575/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U576/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_49__mem8_u/A[0] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_49__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_49__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U569/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U570/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_49__mem8_u/A[1] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_49__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_49__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U567/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U568/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_49__mem8_u/A[2] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_49__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_49__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U561/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U562/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_49__mem8_u/A[3] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_49__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_49__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U559/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U560/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_49__mem8_u/A[4] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_49__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_49__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U553/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U554/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_49__mem8_u/A[5] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_49__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_49__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U549/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U550/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_49__mem8_u/A[6] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_49__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_49__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U545/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U546/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_49__mem8_u/A[7] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_49__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_50__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U575/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U576/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_50__mem8_u/A[0] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_50__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_50__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U569/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U570/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_50__mem8_u/A[1] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_50__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_50__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U567/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U568/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_50__mem8_u/A[2] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_50__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_50__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U561/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U562/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_50__mem8_u/A[3] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_50__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_50__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U559/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U560/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_50__mem8_u/A[4] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_50__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_50__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U553/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U554/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_50__mem8_u/A[5] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_50__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_50__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U549/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U550/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_50__mem8_u/A[6] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_50__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_50__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U545/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U546/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_50__mem8_u/A[7] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_50__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_51__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U575/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U576/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_51__mem8_u/A[0] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_51__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_51__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U569/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U570/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_51__mem8_u/A[1] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_51__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_51__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U567/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U568/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_51__mem8_u/A[2] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_51__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_51__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U561/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U562/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_51__mem8_u/A[3] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_51__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_51__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U559/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U560/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_51__mem8_u/A[4] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_51__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_51__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U553/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U554/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_51__mem8_u/A[5] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_51__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_51__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U549/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U550/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_51__mem8_u/A[6] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_51__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_51__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U545/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U546/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_51__mem8_u/A[7] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_51__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_84__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U573/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U574/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_84__mem8_u/A[0] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_84__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_84__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U571/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U572/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_84__mem8_u/A[1] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_84__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_84__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U565/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U566/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_84__mem8_u/A[2] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_84__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_84__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U563/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U564/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_84__mem8_u/A[3] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_84__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_84__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U557/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U558/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_84__mem8_u/A[4] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_84__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_84__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U555/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U556/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_84__mem8_u/A[5] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_84__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_84__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U551/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U552/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_84__mem8_u/A[6] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_84__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_84__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U547/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U548/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_84__mem8_u/A[7] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_84__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_85__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U573/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U574/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_85__mem8_u/A[0] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_85__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_85__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U571/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U572/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_85__mem8_u/A[1] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_85__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_85__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U565/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U566/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_85__mem8_u/A[2] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_85__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_85__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U563/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U564/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_85__mem8_u/A[3] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_85__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_85__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U557/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U558/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_85__mem8_u/A[4] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_85__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_85__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U555/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U556/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_85__mem8_u/A[5] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_85__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_85__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U551/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U552/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_85__mem8_u/A[6] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_85__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_85__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U547/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U548/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_85__mem8_u/A[7] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_85__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_86__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U573/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U574/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_86__mem8_u/A[0] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_86__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_86__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U571/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U572/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_86__mem8_u/A[1] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_86__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_86__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U565/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U566/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_86__mem8_u/A[2] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_86__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_86__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U563/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U564/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_86__mem8_u/A[3] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_86__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_86__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U557/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U558/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_86__mem8_u/A[4] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_86__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_86__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U555/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U556/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_86__mem8_u/A[5] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_86__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_86__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U551/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U552/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_86__mem8_u/A[6] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_86__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_86__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U547/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U548/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_86__mem8_u/A[7] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_86__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_87__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U573/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U574/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_87__mem8_u/A[0] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_87__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_87__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U571/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U572/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_87__mem8_u/A[1] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_87__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_87__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U565/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U566/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_87__mem8_u/A[2] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_87__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_87__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U563/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U564/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_87__mem8_u/A[3] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_87__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_87__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U557/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U558/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_87__mem8_u/A[4] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_87__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_87__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U555/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U556/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_87__mem8_u/A[5] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_87__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_87__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U551/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U552/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_87__mem8_u/A[6] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_87__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_87__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U547/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U548/Y (CLKBUFX2TS)                                     0.43       0.79 r
  generate_mem_8_87__mem8_u/A[7] (mem8)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_87__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: A[9] (input port clocked by clk)
  Endpoint: generate_mem_8_122__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[9] (in)                                               0.04       0.09 r
  U380/Y (INVX2TS)                                        0.09       0.18 f
  U381/Y (INVX2TS)                                        0.09       0.27 r
  U2099/Y (INVX2TS)                                       0.07       0.34 f
  U345/Y (OR4X2TS)                                        0.56       0.90 f
  U451/Y (INVX2TS)                                        0.14       1.04 r
  U2106/Y (NAND2X1TS)                                     0.17       1.21 f
  generate_mem_8_122__mem8_u/CEN (mem8)                   0.00       1.21 f
  data arrival time                                                  1.21

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_122__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        2.00


  Startpoint: A[8] (input port clocked by clk)
  Endpoint: generate_mem_8_121__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[8] (in)                                               0.04       0.09 r
  U383/Y (INVX2TS)                                        0.09       0.18 f
  U384/Y (INVX2TS)                                        0.09       0.27 r
  U2102/Y (INVX2TS)                                       0.07       0.34 f
  U346/Y (OR4X2TS)                                        0.56       0.90 f
  U447/Y (INVX2TS)                                        0.14       1.04 r
  U2107/Y (NAND2X1TS)                                     0.17       1.21 f
  generate_mem_8_121__mem8_u/CEN (mem8)                   0.00       1.21 f
  data arrival time                                                  1.21

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_121__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        2.00


  Startpoint: A[9] (input port clocked by clk)
  Endpoint: generate_mem_8_34__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[9] (in)                                               0.04       0.09 r
  U380/Y (INVX2TS)                                        0.09       0.18 f
  U381/Y (INVX2TS)                                        0.09       0.27 r
  U2099/Y (INVX2TS)                                       0.07       0.34 f
  U345/Y (OR4X2TS)                                        0.56       0.90 f
  U451/Y (INVX2TS)                                        0.14       1.04 r
  U2196/Y (NAND2X1TS)                                     0.16       1.20 f
  generate_mem_8_34__mem8_u/CEN (mem8)                    0.00       1.20 f
  data arrival time                                                  1.20

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_34__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        2.01


  Startpoint: A[8] (input port clocked by clk)
  Endpoint: generate_mem_8_33__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[8] (in)                                               0.04       0.09 r
  U383/Y (INVX2TS)                                        0.09       0.18 f
  U384/Y (INVX2TS)                                        0.09       0.27 r
  U2102/Y (INVX2TS)                                       0.07       0.34 f
  U346/Y (OR4X2TS)                                        0.56       0.90 f
  U447/Y (INVX2TS)                                        0.14       1.04 r
  U2197/Y (NAND2X1TS)                                     0.16       1.20 f
  generate_mem_8_33__mem8_u/CEN (mem8)                    0.00       1.20 f
  data arrival time                                                  1.20

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_33__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        2.01


  Startpoint: A[9] (input port clocked by clk)
  Endpoint: generate_mem_8_2__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  A[9] (in)                                0.04       0.09 r
  U380/Y (INVX2TS)                         0.09       0.18 f
  U381/Y (INVX2TS)                         0.09       0.27 r
  U2099/Y (INVX2TS)                        0.07       0.34 f
  U345/Y (OR4X2TS)                         0.56       0.90 f
  U452/Y (INVX2TS)                         0.14       1.04 r
  U2228/Y (NAND2X1TS)                      0.16       1.20 f
  generate_mem_8_2__mem8_u/CEN (mem8)      0.00       1.20 f
  data arrival time                                   1.20

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  generate_mem_8_2__mem8_u/CLK (mem8)      0.00       4.00 r
  library setup time                      -0.78       3.22
  data required time                                  3.22
  -----------------------------------------------------------
  data required time                                  3.22
  data arrival time                                  -1.20
  -----------------------------------------------------------
  slack (MET)                                         2.01


  Startpoint: A[9] (input port clocked by clk)
  Endpoint: generate_mem_8_10__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[9] (in)                                               0.04       0.09 r
  U380/Y (INVX2TS)                                        0.09       0.18 f
  U381/Y (INVX2TS)                                        0.09       0.27 r
  U2099/Y (INVX2TS)                                       0.07       0.34 f
  U345/Y (OR4X2TS)                                        0.56       0.90 f
  U453/Y (INVX2TS)                                        0.14       1.04 r
  U2220/Y (NAND2X1TS)                                     0.16       1.20 f
  generate_mem_8_10__mem8_u/CEN (mem8)                    0.00       1.20 f
  data arrival time                                                  1.20

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_10__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        2.01


  Startpoint: A[9] (input port clocked by clk)
  Endpoint: generate_mem_8_42__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[9] (in)                                               0.04       0.09 r
  U380/Y (INVX2TS)                                        0.09       0.18 f
  U381/Y (INVX2TS)                                        0.09       0.27 r
  U2099/Y (INVX2TS)                                       0.07       0.34 f
  U345/Y (OR4X2TS)                                        0.56       0.90 f
  U452/Y (INVX2TS)                                        0.14       1.04 r
  U2188/Y (NAND2X1TS)                                     0.16       1.20 f
  generate_mem_8_42__mem8_u/CEN (mem8)                    0.00       1.20 f
  data arrival time                                                  1.20

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_42__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        2.01


  Startpoint: A[8] (input port clocked by clk)
  Endpoint: generate_mem_8_1__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  A[8] (in)                                0.04       0.09 r
  U383/Y (INVX2TS)                         0.09       0.18 f
  U384/Y (INVX2TS)                         0.09       0.27 r
  U2102/Y (INVX2TS)                        0.07       0.34 f
  U346/Y (OR4X2TS)                         0.56       0.90 f
  U448/Y (INVX2TS)                         0.14       1.04 r
  U2229/Y (NAND2X1TS)                      0.16       1.20 f
  generate_mem_8_1__mem8_u/CEN (mem8)      0.00       1.20 f
  data arrival time                                   1.20

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  generate_mem_8_1__mem8_u/CLK (mem8)      0.00       4.00 r
  library setup time                      -0.78       3.22
  data required time                                  3.22
  -----------------------------------------------------------
  data required time                                  3.22
  data arrival time                                  -1.20
  -----------------------------------------------------------
  slack (MET)                                         2.01


  Startpoint: A[8] (input port clocked by clk)
  Endpoint: generate_mem_8_9__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  A[8] (in)                                0.04       0.09 r
  U383/Y (INVX2TS)                         0.09       0.18 f
  U384/Y (INVX2TS)                         0.09       0.27 r
  U2102/Y (INVX2TS)                        0.07       0.34 f
  U346/Y (OR4X2TS)                         0.56       0.90 f
  U449/Y (INVX2TS)                         0.14       1.04 r
  U2221/Y (NAND2X1TS)                      0.16       1.20 f
  generate_mem_8_9__mem8_u/CEN (mem8)      0.00       1.20 f
  data arrival time                                   1.20

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  generate_mem_8_9__mem8_u/CLK (mem8)      0.00       4.00 r
  library setup time                      -0.78       3.22
  data required time                                  3.22
  -----------------------------------------------------------
  data required time                                  3.22
  data arrival time                                  -1.20
  -----------------------------------------------------------
  slack (MET)                                         2.01


  Startpoint: A[8] (input port clocked by clk)
  Endpoint: generate_mem_8_41__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[8] (in)                                               0.04       0.09 r
  U383/Y (INVX2TS)                                        0.09       0.18 f
  U384/Y (INVX2TS)                                        0.09       0.27 r
  U2102/Y (INVX2TS)                                       0.07       0.34 f
  U346/Y (OR4X2TS)                                        0.56       0.90 f
  U448/Y (INVX2TS)                                        0.14       1.04 r
  U2189/Y (NAND2X1TS)                                     0.16       1.20 f
  generate_mem_8_41__mem8_u/CEN (mem8)                    0.00       1.20 f
  data arrival time                                                  1.20

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_41__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        2.01


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: generate_mem_8_47__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[11] (in)                                              0.04       0.09 r
  U454/Y (INVX2TS)                                        0.10       0.19 f
  U455/Y (INVX2TS)                                        0.10       0.29 r
  U362/Y (INVX2TS)                                        0.08       0.37 f
  U347/Y (OR4X2TS)                                        0.51       0.87 f
  U386/Y (INVX2TS)                                        0.13       1.00 r
  U2183/Y (NAND2X1TS)                                     0.17       1.17 f
  generate_mem_8_47__mem8_u/CEN (mem8)                    0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_47__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        2.05


  Startpoint: A[14] (input port clocked by clk)
  Endpoint: generate_mem_8_127__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[14] (in)                                              0.04       0.09 r
  U460/Y (INVX2TS)                                        0.10       0.19 f
  U461/Y (INVX2TS)                                        0.09       0.28 r
  U2097/Y (NAND2X1TS)                                     0.14       0.42 f
  U368/Y (OR2X1TS)                                        0.44       0.86 f
  U425/Y (INVX2TS)                                        0.13       1.00 r
  U2098/Y (NAND2X1TS)                                     0.17       1.17 f
  generate_mem_8_127__mem8_u/CEN (mem8)                   0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_127__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.78       3.22
  data required time                                                 3.22
  --------------------------------------------------------------------------
  data required time                                                 3.22
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        2.05


  Startpoint: A[10] (input port clocked by clk)
  Endpoint: generate_mem_8_7__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  A[10] (in)                               0.03       0.08 r
  U517/Y (CLKBUFX2TS)                      0.18       0.27 r
  U171/Y (CLKBUFX2TS)                      0.20       0.47 r
  U180/Y (NAND4X1TS)                       0.29       0.76 f
  U176/Y (INVX2TS)                         0.22       0.97 r
  U2223/Y (NAND2X1TS)                      0.17       1.15 f
  generate_mem_8_7__mem8_u/CEN (mem8)      0.00       1.15 f
  data arrival time                                   1.15

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  generate_mem_8_7__mem8_u/CLK (mem8)      0.00       4.00 r
  library setup time                      -0.78       3.22
  data required time                                  3.22
  -----------------------------------------------------------
  data required time                                  3.22
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                         2.07


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_96__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1208/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_96__mem8_u/A[0] (mem8)                   0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_96__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_96__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1206/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_96__mem8_u/A[1] (mem8)                   0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_96__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_96__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1204/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_96__mem8_u/A[2] (mem8)                   0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_96__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_96__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1202/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_96__mem8_u/A[3] (mem8)                   0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_96__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_96__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1199/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_96__mem8_u/A[4] (mem8)                   0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_96__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_96__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1198/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_96__mem8_u/A[5] (mem8)                   0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_96__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_96__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1195/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_96__mem8_u/A[6] (mem8)                   0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_96__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_96__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1193/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_96__mem8_u/A[7] (mem8)                   0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_96__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_97__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1208/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_97__mem8_u/A[0] (mem8)                   0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_97__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_97__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1206/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_97__mem8_u/A[1] (mem8)                   0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_97__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_97__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1204/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_97__mem8_u/A[2] (mem8)                   0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_97__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_97__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1202/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_97__mem8_u/A[3] (mem8)                   0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_97__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_97__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1199/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_97__mem8_u/A[4] (mem8)                   0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_97__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_97__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1198/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_97__mem8_u/A[5] (mem8)                   0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_97__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_97__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1195/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_97__mem8_u/A[6] (mem8)                   0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_97__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_97__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1193/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_97__mem8_u/A[7] (mem8)                   0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_97__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_98__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1208/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_98__mem8_u/A[0] (mem8)                   0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_98__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_98__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1206/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_98__mem8_u/A[1] (mem8)                   0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_98__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_98__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1204/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_98__mem8_u/A[2] (mem8)                   0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_98__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_98__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1202/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_98__mem8_u/A[3] (mem8)                   0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_98__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_98__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1199/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_98__mem8_u/A[4] (mem8)                   0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_98__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_98__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1198/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_98__mem8_u/A[5] (mem8)                   0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_98__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_98__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1195/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_98__mem8_u/A[6] (mem8)                   0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_98__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_98__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1193/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_98__mem8_u/A[7] (mem8)                   0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_98__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_99__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1208/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_99__mem8_u/A[0] (mem8)                   0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_99__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_99__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1206/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_99__mem8_u/A[1] (mem8)                   0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_99__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_99__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1204/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_99__mem8_u/A[2] (mem8)                   0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_99__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_99__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1202/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_99__mem8_u/A[3] (mem8)                   0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_99__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_99__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1199/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_99__mem8_u/A[4] (mem8)                   0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_99__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_99__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1198/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_99__mem8_u/A[5] (mem8)                   0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_99__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_99__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1195/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_99__mem8_u/A[6] (mem8)                   0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_99__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_99__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1193/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_99__mem8_u/A[7] (mem8)                   0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_99__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_100__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1207/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_100__mem8_u/A[0] (mem8)                  0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_100__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_100__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1205/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_100__mem8_u/A[1] (mem8)                  0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_100__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_100__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1203/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_100__mem8_u/A[2] (mem8)                  0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_100__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_100__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1201/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_100__mem8_u/A[3] (mem8)                  0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_100__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_100__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1200/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_100__mem8_u/A[4] (mem8)                  0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_100__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_100__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1197/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_100__mem8_u/A[5] (mem8)                  0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_100__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_100__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1196/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_100__mem8_u/A[6] (mem8)                  0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_100__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_100__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1194/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_100__mem8_u/A[7] (mem8)                  0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_100__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_101__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1207/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_101__mem8_u/A[0] (mem8)                  0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_101__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_101__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1205/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_101__mem8_u/A[1] (mem8)                  0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_101__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_101__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1203/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_101__mem8_u/A[2] (mem8)                  0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_101__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_101__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1201/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_101__mem8_u/A[3] (mem8)                  0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_101__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_101__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1200/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_101__mem8_u/A[4] (mem8)                  0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_101__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_101__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1197/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_101__mem8_u/A[5] (mem8)                  0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_101__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_101__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1196/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_101__mem8_u/A[6] (mem8)                  0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_101__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_101__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1194/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_101__mem8_u/A[7] (mem8)                  0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_101__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_102__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1207/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_102__mem8_u/A[0] (mem8)                  0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_102__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_102__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1205/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_102__mem8_u/A[1] (mem8)                  0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_102__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_102__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1203/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_102__mem8_u/A[2] (mem8)                  0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_102__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_102__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1201/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_102__mem8_u/A[3] (mem8)                  0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_102__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_102__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1200/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_102__mem8_u/A[4] (mem8)                  0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_102__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_102__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1197/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_102__mem8_u/A[5] (mem8)                  0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_102__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_102__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1196/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_102__mem8_u/A[6] (mem8)                  0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_102__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_102__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1194/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_102__mem8_u/A[7] (mem8)                  0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_102__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_103__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1207/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_103__mem8_u/A[0] (mem8)                  0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_103__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_103__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1205/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_103__mem8_u/A[1] (mem8)                  0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_103__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_103__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1203/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_103__mem8_u/A[2] (mem8)                  0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_103__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_103__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1201/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_103__mem8_u/A[3] (mem8)                  0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_103__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_103__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1200/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_103__mem8_u/A[4] (mem8)                  0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_103__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_103__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1197/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_103__mem8_u/A[5] (mem8)                  0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_103__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_103__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1196/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_103__mem8_u/A[6] (mem8)                  0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_103__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_103__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U1194/Y (CLKBUFX2TS)                                    0.40       0.70 r
  generate_mem_8_103__mem8_u/A[7] (mem8)                  0.00       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_103__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -1.22       2.78
  data required time                                                 2.78
  --------------------------------------------------------------------------
  data required time                                                 2.78
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        2.08


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_96__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U958/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U990/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1188/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1189/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_96__mem8_u/D[0] (mem8)                   0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_96__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_96__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U947/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U987/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1183/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1187/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_96__mem8_u/D[1] (mem8)                   0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_96__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_96__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U942/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U984/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1178/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1179/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_96__mem8_u/D[2] (mem8)                   0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_96__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_96__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U929/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U981/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1173/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1175/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_96__mem8_u/D[3] (mem8)                   0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_96__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_96__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U916/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U978/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1168/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1172/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_96__mem8_u/D[4] (mem8)                   0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_96__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_96__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U907/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U975/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1163/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1165/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_96__mem8_u/D[5] (mem8)                   0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_96__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_96__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U892/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U972/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1158/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1160/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_96__mem8_u/D[6] (mem8)                   0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_96__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_96__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U881/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U969/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1153/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1154/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_96__mem8_u/D[7] (mem8)                   0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_96__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_97__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U958/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U990/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1188/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1189/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_97__mem8_u/D[0] (mem8)                   0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_97__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_97__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U947/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U987/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1183/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1187/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_97__mem8_u/D[1] (mem8)                   0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_97__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_97__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U942/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U984/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1178/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1179/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_97__mem8_u/D[2] (mem8)                   0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_97__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_97__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U929/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U981/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1173/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1175/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_97__mem8_u/D[3] (mem8)                   0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_97__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_97__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U916/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U978/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1168/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1172/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_97__mem8_u/D[4] (mem8)                   0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_97__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_97__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U907/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U975/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1163/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1165/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_97__mem8_u/D[5] (mem8)                   0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_97__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_97__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U892/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U972/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1158/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1160/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_97__mem8_u/D[6] (mem8)                   0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_97__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_97__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U881/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U969/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1153/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1154/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_97__mem8_u/D[7] (mem8)                   0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_97__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_98__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U958/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U990/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1188/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1189/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_98__mem8_u/D[0] (mem8)                   0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_98__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_98__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U947/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U987/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1183/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1187/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_98__mem8_u/D[1] (mem8)                   0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_98__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_98__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U942/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U984/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1178/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1179/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_98__mem8_u/D[2] (mem8)                   0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_98__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_98__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U929/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U981/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1173/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1175/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_98__mem8_u/D[3] (mem8)                   0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_98__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_98__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U916/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U978/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1168/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1172/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_98__mem8_u/D[4] (mem8)                   0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_98__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_98__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U907/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U975/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1163/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1165/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_98__mem8_u/D[5] (mem8)                   0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_98__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_98__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U892/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U972/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1158/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1160/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_98__mem8_u/D[6] (mem8)                   0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_98__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_98__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U881/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U969/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1153/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1154/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_98__mem8_u/D[7] (mem8)                   0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_98__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_99__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U958/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U990/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1188/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1189/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_99__mem8_u/D[0] (mem8)                   0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_99__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_99__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U947/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U987/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1183/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1187/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_99__mem8_u/D[1] (mem8)                   0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_99__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_99__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U942/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U984/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1178/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1179/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_99__mem8_u/D[2] (mem8)                   0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_99__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_99__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U929/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U981/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1173/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1175/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_99__mem8_u/D[3] (mem8)                   0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_99__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_99__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U916/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U978/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1168/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1172/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_99__mem8_u/D[4] (mem8)                   0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_99__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_99__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U907/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U975/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1163/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1165/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_99__mem8_u/D[5] (mem8)                   0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_99__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_99__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U892/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U972/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1158/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1160/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_99__mem8_u/D[6] (mem8)                   0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_99__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_99__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U881/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U969/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1153/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1154/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_99__mem8_u/D[7] (mem8)                   0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_99__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_100__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U958/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U990/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1188/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1190/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_100__mem8_u/D[0] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_100__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_100__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U947/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U987/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1183/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1185/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_100__mem8_u/D[1] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_100__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_100__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U942/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U984/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1178/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1182/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_100__mem8_u/D[2] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_100__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_100__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U929/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U981/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1173/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1176/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_100__mem8_u/D[3] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_100__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_100__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U916/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U978/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1168/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1169/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_100__mem8_u/D[4] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_100__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_100__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U907/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U975/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1163/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1164/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_100__mem8_u/D[5] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_100__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_100__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U892/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U972/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1158/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1159/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_100__mem8_u/D[6] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_100__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_100__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U881/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U969/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1153/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1157/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_100__mem8_u/D[7] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_100__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_101__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U958/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U990/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1188/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1190/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_101__mem8_u/D[0] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_101__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_101__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U947/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U987/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1183/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1185/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_101__mem8_u/D[1] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_101__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_101__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U942/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U984/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1178/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1182/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_101__mem8_u/D[2] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_101__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_101__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U929/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U981/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1173/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1176/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_101__mem8_u/D[3] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_101__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_101__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U916/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U978/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1168/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1169/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_101__mem8_u/D[4] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_101__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_101__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U907/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U975/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1163/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1164/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_101__mem8_u/D[5] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_101__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_101__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U892/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U972/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1158/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1159/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_101__mem8_u/D[6] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_101__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_101__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U881/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U969/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1153/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1157/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_101__mem8_u/D[7] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_101__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_102__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U958/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U990/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1188/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1190/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_102__mem8_u/D[0] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_102__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_102__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U947/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U987/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1183/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1185/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_102__mem8_u/D[1] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_102__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_102__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U942/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U984/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1178/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1182/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_102__mem8_u/D[2] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_102__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_102__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U929/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U981/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1173/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1176/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_102__mem8_u/D[3] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_102__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_102__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U916/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U978/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1168/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1169/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_102__mem8_u/D[4] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_102__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_102__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U907/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U975/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1163/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1164/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_102__mem8_u/D[5] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_102__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_102__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U892/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U972/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1158/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1159/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_102__mem8_u/D[6] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_102__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_102__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U881/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U969/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1153/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1157/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_102__mem8_u/D[7] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_102__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_103__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U958/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U990/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1188/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1190/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_103__mem8_u/D[0] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_103__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_103__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U947/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U987/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1183/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1185/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_103__mem8_u/D[1] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_103__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_103__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U942/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U984/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1178/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1182/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_103__mem8_u/D[2] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_103__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_103__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U929/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U981/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1173/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1176/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_103__mem8_u/D[3] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_103__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_103__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U916/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U978/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1168/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1169/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_103__mem8_u/D[4] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_103__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_103__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U907/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U975/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1163/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1164/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_103__mem8_u/D[5] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_103__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_103__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U892/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U972/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1158/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1159/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_103__mem8_u/D[6] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_103__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_103__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U881/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U969/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1153/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1157/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_103__mem8_u/D[7] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_103__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_104__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U958/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U990/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1188/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1191/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_104__mem8_u/D[0] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_104__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_104__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U947/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U987/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1183/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1184/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_104__mem8_u/D[1] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_104__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_104__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U942/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U984/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1178/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1181/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_104__mem8_u/D[2] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_104__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_104__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U929/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U981/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1173/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1174/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_104__mem8_u/D[3] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_104__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_104__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U916/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U978/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1168/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1170/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_104__mem8_u/D[4] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_104__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_104__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U907/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U975/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1163/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1166/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_104__mem8_u/D[5] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_104__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_104__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U892/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U972/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1158/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1162/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_104__mem8_u/D[6] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_104__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_104__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U881/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U969/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1153/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1155/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_104__mem8_u/D[7] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_104__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_105__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U958/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U990/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1188/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1191/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_105__mem8_u/D[0] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_105__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_105__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U947/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U987/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1183/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1184/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_105__mem8_u/D[1] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_105__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_105__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U942/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U984/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1178/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1181/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_105__mem8_u/D[2] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_105__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_105__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U929/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U981/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1173/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1174/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_105__mem8_u/D[3] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_105__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_105__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U916/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U978/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1168/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1170/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_105__mem8_u/D[4] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_105__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_105__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U907/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U975/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1163/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1166/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_105__mem8_u/D[5] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_105__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_105__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U892/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U972/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1158/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1162/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_105__mem8_u/D[6] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_105__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_105__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U881/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U969/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1153/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1155/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_105__mem8_u/D[7] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_105__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_106__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U958/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U990/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1188/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1191/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_106__mem8_u/D[0] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_106__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_106__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U947/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U987/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1183/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1184/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_106__mem8_u/D[1] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_106__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_106__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U942/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U984/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1178/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1181/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_106__mem8_u/D[2] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_106__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_106__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U929/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U981/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1173/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1174/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_106__mem8_u/D[3] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_106__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_106__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U916/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U978/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1168/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1170/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_106__mem8_u/D[4] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_106__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_106__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U907/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U975/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1163/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1166/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_106__mem8_u/D[5] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_106__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_106__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U892/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U972/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1158/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1162/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_106__mem8_u/D[6] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_106__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_106__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U881/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U969/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1153/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1155/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_106__mem8_u/D[7] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_106__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_107__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U958/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U990/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1188/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1191/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_107__mem8_u/D[0] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_107__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_107__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U947/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U987/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1183/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1184/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_107__mem8_u/D[1] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_107__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_107__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U942/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U984/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1178/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1181/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_107__mem8_u/D[2] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_107__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_107__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U929/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U981/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1173/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1174/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_107__mem8_u/D[3] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_107__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_107__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U916/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U978/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1168/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1170/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_107__mem8_u/D[4] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_107__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_107__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U907/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U975/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1163/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1166/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_107__mem8_u/D[5] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_107__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_107__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U892/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U972/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1158/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1162/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_107__mem8_u/D[6] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_107__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_107__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U881/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U969/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1153/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1155/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_107__mem8_u/D[7] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_107__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_124__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U958/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U990/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1188/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1192/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_124__mem8_u/D[0] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_124__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_124__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U947/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U987/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1183/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1186/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_124__mem8_u/D[1] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_124__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_124__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U942/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U984/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1178/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1180/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_124__mem8_u/D[2] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_124__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_124__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U929/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U981/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1173/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1177/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_124__mem8_u/D[3] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_124__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_124__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U916/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U978/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1168/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1171/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_124__mem8_u/D[4] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_124__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_124__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U907/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U975/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1163/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1167/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_124__mem8_u/D[5] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_124__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_124__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U892/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U972/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1158/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1161/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_124__mem8_u/D[6] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_124__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_124__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U881/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U969/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1153/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1156/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_124__mem8_u/D[7] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_124__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_125__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U958/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U990/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1188/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1192/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_125__mem8_u/D[0] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_125__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_125__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U947/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U987/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1183/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1186/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_125__mem8_u/D[1] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_125__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_125__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U942/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U984/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1178/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1180/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_125__mem8_u/D[2] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_125__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_125__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U929/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U981/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1173/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1177/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_125__mem8_u/D[3] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_125__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_125__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U916/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U978/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1168/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1171/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_125__mem8_u/D[4] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_125__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_125__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U907/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U975/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1163/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1167/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_125__mem8_u/D[5] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_125__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_125__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U892/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U972/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1158/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1161/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_125__mem8_u/D[6] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_125__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_125__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U881/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U969/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1153/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1156/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_125__mem8_u/D[7] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_125__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_126__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U958/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U990/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1188/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1192/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_126__mem8_u/D[0] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_126__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_126__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U947/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U987/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1183/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1186/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_126__mem8_u/D[1] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_126__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_126__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U942/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U984/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1178/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1180/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_126__mem8_u/D[2] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_126__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_126__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U929/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U981/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1173/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1177/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_126__mem8_u/D[3] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_126__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_126__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U916/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U978/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1168/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1171/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_126__mem8_u/D[4] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_126__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_126__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U907/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U975/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1163/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1167/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_126__mem8_u/D[5] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_126__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_126__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U892/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U972/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1158/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1161/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_126__mem8_u/D[6] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_126__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_126__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U881/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U969/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1153/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1156/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_126__mem8_u/D[7] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_126__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_127__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U958/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U990/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1188/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1192/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_127__mem8_u/D[0] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_127__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_127__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U947/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U987/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1183/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1186/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_127__mem8_u/D[1] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_127__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_127__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U942/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U984/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1178/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1180/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_127__mem8_u/D[2] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_127__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_127__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U929/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U981/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1173/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1177/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_127__mem8_u/D[3] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_127__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_127__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U916/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U978/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1168/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1171/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_127__mem8_u/D[4] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_127__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_127__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U907/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U975/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1163/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1167/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_127__mem8_u/D[5] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_127__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_127__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U892/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U972/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1158/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1161/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_127__mem8_u/D[6] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_127__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_127__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U881/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U969/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U1153/Y (CLKBUFX2TS)                                    0.23       0.98 f
  U1156/Y (CLKBUFX2TS)                                    0.27       1.25 f
  generate_mem_8_127__mem8_u/D[7] (mem8)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_127__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.24


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_24__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U561/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U685/Y (CLKBUFX2TS)                                     0.27       0.63 r
  generate_mem_8_24__mem8_u/A[3] (mem8)                   0.00       0.63 r
  data arrival time                                                  0.63

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_24__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.98       3.02
  data required time                                                 3.02
  --------------------------------------------------------------------------
  data required time                                                 3.02
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        2.39


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_32__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U553/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U645/Y (CLKBUFX2TS)                                     0.27       0.63 r
  generate_mem_8_32__mem8_u/A[5] (mem8)                   0.00       0.63 r
  data arrival time                                                  0.63

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_32__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.98       3.02
  data required time                                                 3.02
  --------------------------------------------------------------------------
  data required time                                                 3.02
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        2.39


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_32__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U549/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U613/Y (CLKBUFX2TS)                                     0.27       0.63 r
  generate_mem_8_32__mem8_u/A[6] (mem8)                   0.00       0.63 r
  data arrival time                                                  0.63

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_32__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.98       3.02
  data required time                                                 3.02
  --------------------------------------------------------------------------
  data required time                                                 3.02
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        2.39


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_36__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U569/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U722/Y (CLKBUFX2TS)                                     0.27       0.63 r
  generate_mem_8_36__mem8_u/A[1] (mem8)                   0.00       0.63 r
  data arrival time                                                  0.63

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_36__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.98       3.02
  data required time                                                 3.02
  --------------------------------------------------------------------------
  data required time                                                 3.02
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        2.39


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_56__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U545/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U586/Y (CLKBUFX2TS)                                     0.27       0.63 r
  generate_mem_8_56__mem8_u/A[7] (mem8)                   0.00       0.63 r
  data arrival time                                                  0.63

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_56__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.98       3.02
  data required time                                                 3.02
  --------------------------------------------------------------------------
  data required time                                                 3.02
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        2.39


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_80__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U573/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U745/Y (CLKBUFX2TS)                                     0.27       0.63 r
  generate_mem_8_80__mem8_u/A[0] (mem8)                   0.00       0.63 r
  data arrival time                                                  0.63

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_80__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.98       3.02
  data required time                                                 3.02
  --------------------------------------------------------------------------
  data required time                                                 3.02
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        2.39


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_80__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U557/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U660/Y (CLKBUFX2TS)                                     0.27       0.63 r
  generate_mem_8_80__mem8_u/A[4] (mem8)                   0.00       0.63 r
  data arrival time                                                  0.63

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_80__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.98       3.02
  data required time                                                 3.02
  --------------------------------------------------------------------------
  data required time                                                 3.02
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        2.39


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_88__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U565/Y (CLKBUFX2TS)                                     0.25       0.36 r
  U713/Y (CLKBUFX2TS)                                     0.27       0.63 r
  generate_mem_8_88__mem8_u/A[2] (mem8)                   0.00       0.63 r
  data arrival time                                                  0.63

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_88__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.98       3.02
  data required time                                                 3.02
  --------------------------------------------------------------------------
  data required time                                                 3.02
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        2.39


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_0__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U965/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1145/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1146/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_0__mem8_u/D[0] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_0__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_0__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U955/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1116/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1117/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_0__mem8_u/D[1] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_0__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_0__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U936/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1093/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1098/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_0__mem8_u/D[2] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_0__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_0__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U927/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1084/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1085/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_0__mem8_u/D[3] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_0__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_0__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U920/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1053/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1068/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_0__mem8_u/D[4] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_0__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_0__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U903/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1041/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1042/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_0__mem8_u/D[5] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_0__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_0__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U894/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1015/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1016/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_0__mem8_u/D[6] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_0__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_0__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U886/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U995/Y (CLKBUFX2TS)                                     0.23       0.77 f
  U1000/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_0__mem8_u/D[7] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_0__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_1__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U965/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1145/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1146/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_1__mem8_u/D[0] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_1__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_1__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U955/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1116/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1117/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_1__mem8_u/D[1] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_1__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_1__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U936/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1093/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1098/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_1__mem8_u/D[2] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_1__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_1__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U927/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1084/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1085/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_1__mem8_u/D[3] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_1__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_1__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U920/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1053/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1068/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_1__mem8_u/D[4] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_1__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_1__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U903/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1041/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1042/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_1__mem8_u/D[5] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_1__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_1__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U894/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1015/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1016/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_1__mem8_u/D[6] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_1__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_1__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U886/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U995/Y (CLKBUFX2TS)                                     0.23       0.77 f
  U1000/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_1__mem8_u/D[7] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_1__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_2__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U965/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1145/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1146/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_2__mem8_u/D[0] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_2__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_2__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U955/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1116/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1117/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_2__mem8_u/D[1] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_2__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_2__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U936/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1093/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1098/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_2__mem8_u/D[2] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_2__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_2__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U927/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1084/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1085/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_2__mem8_u/D[3] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_2__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_2__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U920/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1053/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1068/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_2__mem8_u/D[4] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_2__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_2__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U903/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1041/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1042/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_2__mem8_u/D[5] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_2__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_2__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U894/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1015/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1016/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_2__mem8_u/D[6] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_2__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_2__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U886/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U995/Y (CLKBUFX2TS)                                     0.23       0.77 f
  U1000/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_2__mem8_u/D[7] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_2__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_3__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U965/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1145/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1146/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_3__mem8_u/D[0] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_3__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_3__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U955/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1116/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1117/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_3__mem8_u/D[1] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_3__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_3__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U936/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1093/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1098/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_3__mem8_u/D[2] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_3__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_3__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U927/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1084/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1085/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_3__mem8_u/D[3] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_3__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_3__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U920/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1053/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1068/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_3__mem8_u/D[4] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_3__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_3__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U903/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1041/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1042/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_3__mem8_u/D[5] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_3__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_3__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U894/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1015/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1016/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_3__mem8_u/D[6] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_3__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_3__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U886/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U995/Y (CLKBUFX2TS)                                     0.23       0.77 f
  U1000/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_3__mem8_u/D[7] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_3__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_4__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U965/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1145/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1147/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_4__mem8_u/D[0] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_4__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_4__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U955/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1116/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1120/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_4__mem8_u/D[1] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_4__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_4__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U936/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1093/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1094/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_4__mem8_u/D[2] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_4__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_4__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U927/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1084/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1091/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_4__mem8_u/D[3] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_4__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_4__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U920/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1053/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1066/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_4__mem8_u/D[4] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_4__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_4__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U903/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1041/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1043/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_4__mem8_u/D[5] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_4__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_4__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U894/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1015/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1031/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_4__mem8_u/D[6] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_4__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_4__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U886/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U995/Y (CLKBUFX2TS)                                     0.23       0.77 f
  U996/Y (CLKBUFX2TS)                                     0.27       1.04 f
  generate_mem_8_4__mem8_u/D[7] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_4__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_5__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U965/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1145/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1147/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_5__mem8_u/D[0] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_5__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_5__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U955/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1116/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1120/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_5__mem8_u/D[1] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_5__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_5__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U936/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1093/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1094/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_5__mem8_u/D[2] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_5__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_5__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U927/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1084/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1091/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_5__mem8_u/D[3] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_5__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_5__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U920/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1053/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1066/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_5__mem8_u/D[4] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_5__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_5__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U903/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1041/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1043/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_5__mem8_u/D[5] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_5__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_5__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U894/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1015/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1031/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_5__mem8_u/D[6] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_5__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_5__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U886/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U995/Y (CLKBUFX2TS)                                     0.23       0.77 f
  U996/Y (CLKBUFX2TS)                                     0.27       1.04 f
  generate_mem_8_5__mem8_u/D[7] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_5__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_6__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U965/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1145/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1147/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_6__mem8_u/D[0] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_6__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_6__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U955/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1116/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1120/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_6__mem8_u/D[1] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_6__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_6__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U936/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1093/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1094/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_6__mem8_u/D[2] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_6__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_6__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U927/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1084/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1091/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_6__mem8_u/D[3] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_6__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_6__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U920/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1053/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1066/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_6__mem8_u/D[4] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_6__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_6__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U903/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1041/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1043/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_6__mem8_u/D[5] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_6__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_6__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U894/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1015/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1031/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_6__mem8_u/D[6] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_6__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_6__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U886/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U995/Y (CLKBUFX2TS)                                     0.23       0.77 f
  U996/Y (CLKBUFX2TS)                                     0.27       1.04 f
  generate_mem_8_6__mem8_u/D[7] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_6__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_7__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U965/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1145/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1147/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_7__mem8_u/D[0] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_7__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_7__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U955/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1116/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1120/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_7__mem8_u/D[1] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_7__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_7__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U936/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1093/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1094/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_7__mem8_u/D[2] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_7__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_7__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U927/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1084/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1091/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_7__mem8_u/D[3] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_7__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_7__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U920/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1053/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1066/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_7__mem8_u/D[4] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_7__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_7__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U903/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1041/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1043/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_7__mem8_u/D[5] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_7__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_7__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U894/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1015/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1031/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_7__mem8_u/D[6] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_7__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_7__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U886/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U995/Y (CLKBUFX2TS)                                     0.23       0.77 f
  U996/Y (CLKBUFX2TS)                                     0.27       1.04 f
  generate_mem_8_7__mem8_u/D[7] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_7__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_8__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U965/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1145/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1149/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_8__mem8_u/D[0] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_8__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_8__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U955/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1116/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1128/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_8__mem8_u/D[1] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_8__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_8__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U936/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1093/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1097/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_8__mem8_u/D[2] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_8__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_8__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U927/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1084/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1089/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_8__mem8_u/D[3] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_8__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_8__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U920/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1053/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1055/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_8__mem8_u/D[4] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_8__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_8__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U903/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1041/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1049/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_8__mem8_u/D[5] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_8__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_8__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U894/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1015/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1027/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_8__mem8_u/D[6] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_8__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_8__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U886/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U995/Y (CLKBUFX2TS)                                     0.23       0.77 f
  U1009/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_8__mem8_u/D[7] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_8__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_9__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U965/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1145/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1149/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_9__mem8_u/D[0] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_9__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_9__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U955/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1116/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1128/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_9__mem8_u/D[1] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_9__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_9__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U936/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1093/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1097/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_9__mem8_u/D[2] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_9__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_9__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U927/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1084/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1089/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_9__mem8_u/D[3] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_9__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_9__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U920/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1053/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1055/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_9__mem8_u/D[4] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_9__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_9__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U903/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1041/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1049/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_9__mem8_u/D[5] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_9__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_9__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U894/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1015/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1027/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_9__mem8_u/D[6] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_9__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_9__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U886/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U995/Y (CLKBUFX2TS)                                     0.23       0.77 f
  U1009/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_9__mem8_u/D[7] (mem8)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_9__mem8_u/CLK (mem8)                     0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_10__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U965/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1145/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1149/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_10__mem8_u/D[0] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_10__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_10__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U955/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1116/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1128/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_10__mem8_u/D[1] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_10__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_10__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U936/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1093/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1097/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_10__mem8_u/D[2] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_10__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_10__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U927/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1084/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1089/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_10__mem8_u/D[3] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_10__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_10__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U920/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1053/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1055/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_10__mem8_u/D[4] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_10__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_10__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U903/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1041/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1049/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_10__mem8_u/D[5] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_10__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_10__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U894/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1015/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1027/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_10__mem8_u/D[6] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_10__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_10__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U886/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U995/Y (CLKBUFX2TS)                                     0.23       0.77 f
  U1009/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_10__mem8_u/D[7] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_10__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_11__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U965/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1145/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1149/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_11__mem8_u/D[0] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_11__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_11__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U955/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1116/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1128/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_11__mem8_u/D[1] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_11__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_11__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U936/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1093/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1097/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_11__mem8_u/D[2] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_11__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_11__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U927/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1084/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1089/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_11__mem8_u/D[3] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_11__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_11__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U920/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1053/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1055/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_11__mem8_u/D[4] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_11__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_11__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U903/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1041/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1049/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_11__mem8_u/D[5] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_11__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_11__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U894/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1015/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1027/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_11__mem8_u/D[6] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_11__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_11__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U886/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U995/Y (CLKBUFX2TS)                                     0.23       0.77 f
  U1009/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_11__mem8_u/D[7] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_11__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_12__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U965/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1135/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1152/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_12__mem8_u/D[0] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_12__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_12__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U955/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1125/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1129/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_12__mem8_u/D[1] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_12__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_12__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U936/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1100/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1101/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_12__mem8_u/D[2] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_12__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_12__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U927/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1075/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1076/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_12__mem8_u/D[3] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_12__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_12__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U920/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1056/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1057/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_12__mem8_u/D[4] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_12__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_12__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U903/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1045/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1046/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_12__mem8_u/D[5] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_12__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_12__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U894/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1020/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1021/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_12__mem8_u/D[6] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_12__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_12__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U886/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1002/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1010/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_12__mem8_u/D[7] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_12__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_13__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U965/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1135/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1152/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_13__mem8_u/D[0] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_13__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_13__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U955/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1125/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1129/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_13__mem8_u/D[1] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_13__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_13__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U936/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1100/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1101/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_13__mem8_u/D[2] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_13__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_13__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U927/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1075/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1076/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_13__mem8_u/D[3] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_13__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_13__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U920/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1056/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1057/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_13__mem8_u/D[4] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_13__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_13__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U903/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1045/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1046/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_13__mem8_u/D[5] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_13__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_13__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U894/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1020/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1021/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_13__mem8_u/D[6] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_13__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_13__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U886/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1002/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1010/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_13__mem8_u/D[7] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_13__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_14__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U965/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1135/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1152/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_14__mem8_u/D[0] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_14__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_14__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U955/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1125/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1129/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_14__mem8_u/D[1] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_14__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_14__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U936/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1100/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1101/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_14__mem8_u/D[2] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_14__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_14__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U927/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1075/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1076/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_14__mem8_u/D[3] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_14__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_14__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U920/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1056/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1057/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_14__mem8_u/D[4] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_14__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_14__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U903/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1045/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1046/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_14__mem8_u/D[5] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_14__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_14__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U894/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1020/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1021/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_14__mem8_u/D[6] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_14__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_14__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U886/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1002/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1010/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_14__mem8_u/D[7] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_14__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_15__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U965/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1135/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1152/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_15__mem8_u/D[0] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_15__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_15__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U955/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1125/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1129/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_15__mem8_u/D[1] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_15__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_15__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U936/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1100/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1101/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_15__mem8_u/D[2] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_15__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_15__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U927/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1075/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1076/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_15__mem8_u/D[3] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_15__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_15__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U920/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1056/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1057/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_15__mem8_u/D[4] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_15__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_15__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U903/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1045/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1046/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_15__mem8_u/D[5] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_15__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_15__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U894/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1020/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1021/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_15__mem8_u/D[6] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_15__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_15__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U886/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1002/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1010/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_15__mem8_u/D[7] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_15__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_16__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U965/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1145/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1150/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_16__mem8_u/D[0] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_16__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_16__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U955/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1116/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1127/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_16__mem8_u/D[1] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_16__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_16__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U936/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1093/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1111/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_16__mem8_u/D[2] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_16__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_16__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U927/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1084/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1087/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_16__mem8_u/D[3] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_16__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_16__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U920/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1053/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1054/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_16__mem8_u/D[4] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_16__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_16__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U903/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1041/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1047/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_16__mem8_u/D[5] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_16__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_16__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U894/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1015/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1019/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_16__mem8_u/D[6] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_16__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_16__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U886/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U995/Y (CLKBUFX2TS)                                     0.23       0.77 f
  U1007/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_16__mem8_u/D[7] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_16__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_17__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U965/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1145/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1150/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_17__mem8_u/D[0] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_17__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_17__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U955/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1116/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1127/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_17__mem8_u/D[1] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_17__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_17__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U936/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1093/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1111/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_17__mem8_u/D[2] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_17__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_17__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U927/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1084/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1087/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_17__mem8_u/D[3] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_17__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_17__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U920/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1053/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1054/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_17__mem8_u/D[4] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_17__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_17__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U903/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1041/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1047/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_17__mem8_u/D[5] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_17__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_17__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U894/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1015/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1019/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_17__mem8_u/D[6] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_17__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_17__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U886/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U995/Y (CLKBUFX2TS)                                     0.23       0.77 f
  U1007/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_17__mem8_u/D[7] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_17__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_18__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U965/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1145/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1150/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_18__mem8_u/D[0] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_18__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_18__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U955/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1116/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1127/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_18__mem8_u/D[1] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_18__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_18__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U936/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1093/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1111/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_18__mem8_u/D[2] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_18__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_18__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U927/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1084/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1087/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_18__mem8_u/D[3] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_18__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_18__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U920/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1053/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1054/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_18__mem8_u/D[4] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_18__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_18__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U903/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1041/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1047/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_18__mem8_u/D[5] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_18__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_18__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U894/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1015/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1019/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_18__mem8_u/D[6] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_18__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_18__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U886/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U995/Y (CLKBUFX2TS)                                     0.23       0.77 f
  U1007/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_18__mem8_u/D[7] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_18__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_19__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U965/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1145/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1150/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_19__mem8_u/D[0] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_19__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_19__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U955/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1116/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1127/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_19__mem8_u/D[1] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_19__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_19__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U936/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1093/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1111/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_19__mem8_u/D[2] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_19__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_19__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U927/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1084/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1087/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_19__mem8_u/D[3] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_19__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_19__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U920/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1053/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1054/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_19__mem8_u/D[4] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_19__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_19__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U903/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1041/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1047/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_19__mem8_u/D[5] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_19__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_19__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U894/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1015/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1019/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_19__mem8_u/D[6] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_19__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_19__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U886/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U995/Y (CLKBUFX2TS)                                     0.23       0.77 f
  U1007/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_19__mem8_u/D[7] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_19__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_40__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U965/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1133/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1151/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_40__mem8_u/D[0] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_40__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_40__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U955/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1118/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1131/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_40__mem8_u/D[1] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_40__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_40__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U936/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1104/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1105/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_40__mem8_u/D[2] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_40__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_40__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U927/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1073/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1078/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_40__mem8_u/D[3] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_40__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_40__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U920/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1058/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1059/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_40__mem8_u/D[4] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_40__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_40__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U903/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1035/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1036/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_40__mem8_u/D[5] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_40__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_40__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U894/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1017/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1028/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_40__mem8_u/D[6] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_40__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_40__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U886/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U997/Y (CLKBUFX2TS)                                     0.23       0.77 f
  U1012/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_40__mem8_u/D[7] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_40__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_41__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U965/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1133/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1151/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_41__mem8_u/D[0] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_41__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_41__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U955/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1118/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1131/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_41__mem8_u/D[1] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_41__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_41__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U936/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1104/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1105/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_41__mem8_u/D[2] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_41__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_41__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U927/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1073/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1078/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_41__mem8_u/D[3] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_41__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_41__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U920/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1058/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1059/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_41__mem8_u/D[4] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_41__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_41__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U903/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1035/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1036/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_41__mem8_u/D[5] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_41__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_41__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U894/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1017/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1028/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_41__mem8_u/D[6] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_41__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_41__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U886/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U997/Y (CLKBUFX2TS)                                     0.23       0.77 f
  U1012/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_41__mem8_u/D[7] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_41__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_42__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U965/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1133/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1151/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_42__mem8_u/D[0] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_42__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_42__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U955/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1118/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1131/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_42__mem8_u/D[1] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_42__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_42__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U936/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1104/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1105/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_42__mem8_u/D[2] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_42__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_42__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U927/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1073/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1078/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_42__mem8_u/D[3] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_42__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_42__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U920/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1058/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1059/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_42__mem8_u/D[4] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_42__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_42__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U903/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1035/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1036/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_42__mem8_u/D[5] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_42__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_42__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U894/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1017/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1028/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_42__mem8_u/D[6] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_42__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_42__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U886/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U997/Y (CLKBUFX2TS)                                     0.23       0.77 f
  U1012/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_42__mem8_u/D[7] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_42__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_43__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U965/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1133/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1151/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_43__mem8_u/D[0] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_43__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_43__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U955/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1118/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1131/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_43__mem8_u/D[1] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_43__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_43__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U936/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1104/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1105/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_43__mem8_u/D[2] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_43__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_43__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U927/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1073/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1078/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_43__mem8_u/D[3] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_43__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_43__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U920/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1058/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1059/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_43__mem8_u/D[4] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_43__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_43__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U903/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1035/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1036/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_43__mem8_u/D[5] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_43__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_43__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U894/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1017/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1028/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_43__mem8_u/D[6] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_43__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_43__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U886/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U997/Y (CLKBUFX2TS)                                     0.23       0.77 f
  U1012/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_43__mem8_u/D[7] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_43__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_44__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U961/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1137/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1148/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_44__mem8_u/D[0] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_44__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_44__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U951/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1113/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1122/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_44__mem8_u/D[1] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_44__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_44__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U938/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1095/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1096/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_44__mem8_u/D[2] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_44__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_44__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U925/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1079/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1081/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_44__mem8_u/D[3] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_44__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_44__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U914/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1061/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1067/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_44__mem8_u/D[4] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_44__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_44__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U905/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1033/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1037/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_44__mem8_u/D[5] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_44__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_44__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U897/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1013/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1032/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_44__mem8_u/D[6] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_44__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_44__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U883/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U993/Y (CLKBUFX2TS)                                     0.23       0.77 f
  U994/Y (CLKBUFX2TS)                                     0.27       1.04 f
  generate_mem_8_44__mem8_u/D[7] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_44__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_45__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U961/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1137/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1148/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_45__mem8_u/D[0] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_45__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_45__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U951/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1113/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1122/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_45__mem8_u/D[1] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_45__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_45__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U938/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1095/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1096/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_45__mem8_u/D[2] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_45__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_45__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U925/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1079/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1081/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_45__mem8_u/D[3] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_45__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_45__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U914/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1061/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1067/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_45__mem8_u/D[4] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_45__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_45__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U905/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1033/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1037/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_45__mem8_u/D[5] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_45__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_45__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U897/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1013/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1032/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_45__mem8_u/D[6] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_45__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_45__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U883/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U993/Y (CLKBUFX2TS)                                     0.23       0.77 f
  U994/Y (CLKBUFX2TS)                                     0.27       1.04 f
  generate_mem_8_45__mem8_u/D[7] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_45__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_46__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U961/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1137/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1148/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_46__mem8_u/D[0] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_46__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_46__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U951/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1113/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1122/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_46__mem8_u/D[1] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_46__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_46__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U938/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1095/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1096/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_46__mem8_u/D[2] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_46__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_46__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U925/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1079/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1081/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_46__mem8_u/D[3] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_46__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_46__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U914/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1061/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1067/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_46__mem8_u/D[4] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_46__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_46__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U905/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1033/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1037/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_46__mem8_u/D[5] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_46__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_46__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U897/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1013/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1032/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_46__mem8_u/D[6] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_46__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_46__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U883/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U993/Y (CLKBUFX2TS)                                     0.23       0.77 f
  U994/Y (CLKBUFX2TS)                                     0.27       1.04 f
  generate_mem_8_46__mem8_u/D[7] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_46__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_47__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U961/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1137/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1148/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_47__mem8_u/D[0] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_47__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_47__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U951/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1113/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1122/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_47__mem8_u/D[1] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_47__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_47__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U938/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1095/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1096/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_47__mem8_u/D[2] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_47__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_47__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U925/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1079/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1081/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_47__mem8_u/D[3] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_47__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_47__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U914/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1061/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1067/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_47__mem8_u/D[4] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_47__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_47__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U905/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1033/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1037/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_47__mem8_u/D[5] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_47__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_47__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U897/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1013/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1032/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_47__mem8_u/D[6] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_47__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_47__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U883/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U993/Y (CLKBUFX2TS)                                     0.23       0.77 f
  U994/Y (CLKBUFX2TS)                                     0.27       1.04 f
  generate_mem_8_47__mem8_u/D[7] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_47__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_48__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U965/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1133/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1141/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_48__mem8_u/D[0] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_48__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_48__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U955/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1118/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1121/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_48__mem8_u/D[1] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_48__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_48__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U936/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1104/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1108/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_48__mem8_u/D[2] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_48__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_48__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U927/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1073/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1088/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_48__mem8_u/D[3] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_48__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_48__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U920/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1058/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1063/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_48__mem8_u/D[4] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_48__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_48__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U903/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1035/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1038/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_48__mem8_u/D[5] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_48__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_48__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U894/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1017/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1030/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_48__mem8_u/D[6] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_48__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_48__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U886/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U997/Y (CLKBUFX2TS)                                     0.23       0.77 f
  U1004/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_48__mem8_u/D[7] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_48__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_49__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U965/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1133/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1141/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_49__mem8_u/D[0] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_49__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_49__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U955/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1118/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1121/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_49__mem8_u/D[1] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_49__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_49__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U936/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1104/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1108/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_49__mem8_u/D[2] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_49__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_49__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U927/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1073/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1088/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_49__mem8_u/D[3] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_49__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_49__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U920/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1058/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1063/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_49__mem8_u/D[4] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_49__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_49__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U903/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1035/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1038/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_49__mem8_u/D[5] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_49__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_49__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U894/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1017/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1030/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_49__mem8_u/D[6] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_49__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_49__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U886/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U997/Y (CLKBUFX2TS)                                     0.23       0.77 f
  U1004/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_49__mem8_u/D[7] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_49__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_50__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U965/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1133/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1141/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_50__mem8_u/D[0] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_50__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_50__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U955/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1118/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1121/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_50__mem8_u/D[1] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_50__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_50__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U936/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1104/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1108/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_50__mem8_u/D[2] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_50__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_50__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U927/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1073/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1088/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_50__mem8_u/D[3] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_50__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_50__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U920/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1058/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1063/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_50__mem8_u/D[4] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_50__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_50__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U903/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1035/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1038/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_50__mem8_u/D[5] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_50__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_50__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U894/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1017/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1030/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_50__mem8_u/D[6] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_50__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_50__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U886/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U997/Y (CLKBUFX2TS)                                     0.23       0.77 f
  U1004/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_50__mem8_u/D[7] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_50__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_51__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U965/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1133/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1141/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_51__mem8_u/D[0] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_51__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_51__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U955/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1118/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1121/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_51__mem8_u/D[1] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_51__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_51__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U936/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1104/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1108/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_51__mem8_u/D[2] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_51__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_51__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U927/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1073/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1088/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_51__mem8_u/D[3] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_51__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_51__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U920/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1058/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1063/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_51__mem8_u/D[4] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_51__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_51__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U903/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1035/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1038/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_51__mem8_u/D[5] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_51__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_51__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U894/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1017/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1030/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_51__mem8_u/D[6] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_51__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_51__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U886/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U997/Y (CLKBUFX2TS)                                     0.23       0.77 f
  U1004/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_51__mem8_u/D[7] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_51__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_52__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U965/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1133/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1140/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_52__mem8_u/D[0] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_52__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_52__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U955/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1118/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1119/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_52__mem8_u/D[1] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_52__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_52__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U936/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1104/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1106/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_52__mem8_u/D[2] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_52__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_52__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U927/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1073/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1074/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_52__mem8_u/D[3] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_52__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_52__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U920/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1058/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1072/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_52__mem8_u/D[4] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_52__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_52__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U903/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1035/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1044/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_52__mem8_u/D[5] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_52__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_52__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U894/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1017/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1018/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_52__mem8_u/D[6] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_52__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_52__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U886/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U997/Y (CLKBUFX2TS)                                     0.23       0.77 f
  U998/Y (CLKBUFX2TS)                                     0.27       1.04 f
  generate_mem_8_52__mem8_u/D[7] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_52__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_53__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U965/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1133/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1140/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_53__mem8_u/D[0] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_53__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_53__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U955/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1118/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1119/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_53__mem8_u/D[1] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_53__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_53__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U936/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1104/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1106/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_53__mem8_u/D[2] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_53__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_53__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U927/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1073/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1074/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_53__mem8_u/D[3] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_53__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_53__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U920/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1058/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1072/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_53__mem8_u/D[4] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_53__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_53__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U903/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1035/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1044/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_53__mem8_u/D[5] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_53__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_53__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U894/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1017/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1018/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_53__mem8_u/D[6] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_53__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_53__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U886/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U997/Y (CLKBUFX2TS)                                     0.23       0.77 f
  U998/Y (CLKBUFX2TS)                                     0.27       1.04 f
  generate_mem_8_53__mem8_u/D[7] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_53__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_54__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U965/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1133/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1140/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_54__mem8_u/D[0] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_54__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_54__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U955/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1118/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1119/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_54__mem8_u/D[1] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_54__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_54__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U936/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1104/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1106/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_54__mem8_u/D[2] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_54__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_54__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U927/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1073/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1074/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_54__mem8_u/D[3] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_54__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_54__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U920/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1058/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1072/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_54__mem8_u/D[4] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_54__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_54__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U903/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1035/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1044/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_54__mem8_u/D[5] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_54__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_54__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U894/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1017/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1018/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_54__mem8_u/D[6] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_54__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_54__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U886/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U997/Y (CLKBUFX2TS)                                     0.23       0.77 f
  U998/Y (CLKBUFX2TS)                                     0.27       1.04 f
  generate_mem_8_54__mem8_u/D[7] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_54__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_55__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U965/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1133/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1140/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_55__mem8_u/D[0] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_55__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_55__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U955/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1118/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1119/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_55__mem8_u/D[1] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_55__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_55__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U936/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1104/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1106/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_55__mem8_u/D[2] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_55__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_55__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U927/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1073/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1074/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_55__mem8_u/D[3] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_55__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_55__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U920/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1058/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1072/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_55__mem8_u/D[4] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_55__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_55__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U903/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1035/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1044/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_55__mem8_u/D[5] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_55__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_55__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U894/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1017/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1018/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_55__mem8_u/D[6] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_55__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_55__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U886/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U997/Y (CLKBUFX2TS)                                     0.23       0.77 f
  U998/Y (CLKBUFX2TS)                                     0.27       1.04 f
  generate_mem_8_55__mem8_u/D[7] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_55__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_56__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U965/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1133/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1134/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_56__mem8_u/D[0] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_56__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_56__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U955/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1118/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1124/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_56__mem8_u/D[1] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_56__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_56__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U936/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1104/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1112/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_56__mem8_u/D[2] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_56__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_56__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U927/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1073/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1082/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_56__mem8_u/D[3] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_56__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_56__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U920/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1058/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1064/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_56__mem8_u/D[4] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_56__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_56__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U903/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1035/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1051/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_56__mem8_u/D[5] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_56__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_56__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U894/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1017/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1023/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_56__mem8_u/D[6] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_56__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_56__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U886/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U997/Y (CLKBUFX2TS)                                     0.23       0.77 f
  U1008/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_56__mem8_u/D[7] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_56__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_57__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U965/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1133/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1134/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_57__mem8_u/D[0] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_57__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_57__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U955/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1118/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1124/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_57__mem8_u/D[1] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_57__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_57__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U936/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1104/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1112/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_57__mem8_u/D[2] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_57__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_57__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U927/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1073/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1082/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_57__mem8_u/D[3] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_57__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_57__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U920/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1058/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1064/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_57__mem8_u/D[4] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_57__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_57__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U903/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1035/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1051/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_57__mem8_u/D[5] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_57__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_57__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U894/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1017/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1023/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_57__mem8_u/D[6] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_57__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_57__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U886/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U997/Y (CLKBUFX2TS)                                     0.23       0.77 f
  U1008/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_57__mem8_u/D[7] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_57__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_58__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U965/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1133/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1134/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_58__mem8_u/D[0] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_58__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_58__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U955/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1118/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1124/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_58__mem8_u/D[1] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_58__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_58__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U936/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1104/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1112/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_58__mem8_u/D[2] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_58__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_58__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U927/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1073/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1082/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_58__mem8_u/D[3] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_58__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_58__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U920/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1058/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1064/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_58__mem8_u/D[4] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_58__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_58__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U903/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1035/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1051/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_58__mem8_u/D[5] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_58__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_58__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U894/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1017/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1023/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_58__mem8_u/D[6] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_58__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_58__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U886/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U997/Y (CLKBUFX2TS)                                     0.23       0.77 f
  U1008/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_58__mem8_u/D[7] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_58__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_59__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U965/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1133/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1134/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_59__mem8_u/D[0] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_59__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_59__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U955/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1118/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1124/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_59__mem8_u/D[1] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_59__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_59__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U936/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1104/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1112/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_59__mem8_u/D[2] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_59__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_59__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U927/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1073/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1082/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_59__mem8_u/D[3] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_59__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_59__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U920/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1058/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1064/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_59__mem8_u/D[4] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_59__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_59__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U903/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1035/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1051/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_59__mem8_u/D[5] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_59__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_59__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U894/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1017/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1023/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_59__mem8_u/D[6] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_59__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_59__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U886/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U997/Y (CLKBUFX2TS)                                     0.23       0.77 f
  U1008/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_59__mem8_u/D[7] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_59__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_60__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U965/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1135/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1142/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_60__mem8_u/D[0] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_60__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_60__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U955/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1125/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1132/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_60__mem8_u/D[1] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_60__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_60__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U936/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1100/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1102/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_60__mem8_u/D[2] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_60__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_60__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U927/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1075/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1077/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_60__mem8_u/D[3] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_60__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_60__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U920/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1056/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1069/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_60__mem8_u/D[4] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_60__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_60__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U903/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1045/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1048/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_60__mem8_u/D[5] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_60__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_60__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U894/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1020/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1029/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_60__mem8_u/D[6] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_60__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_60__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U886/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1002/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1011/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_60__mem8_u/D[7] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_60__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_61__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U965/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1135/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1142/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_61__mem8_u/D[0] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_61__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_61__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U955/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1125/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1132/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_61__mem8_u/D[1] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_61__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_61__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U936/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1100/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1102/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_61__mem8_u/D[2] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_61__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_61__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U927/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1075/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1077/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_61__mem8_u/D[3] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_61__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_61__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U920/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1056/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1069/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_61__mem8_u/D[4] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_61__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_61__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U903/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1045/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1048/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_61__mem8_u/D[5] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_61__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_61__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U894/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1020/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1029/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_61__mem8_u/D[6] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_61__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_61__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U886/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1002/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1011/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_61__mem8_u/D[7] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_61__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_62__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U965/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1135/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1142/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_62__mem8_u/D[0] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_62__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_62__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U955/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1125/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1132/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_62__mem8_u/D[1] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_62__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_62__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U936/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1100/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1102/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_62__mem8_u/D[2] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_62__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_62__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U927/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1075/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1077/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_62__mem8_u/D[3] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_62__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_62__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U920/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1056/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1069/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_62__mem8_u/D[4] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_62__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_62__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U903/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1045/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1048/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_62__mem8_u/D[5] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_62__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_62__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U894/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1020/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1029/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_62__mem8_u/D[6] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_62__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_62__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U886/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1002/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1011/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_62__mem8_u/D[7] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_62__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_63__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U965/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1135/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1142/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_63__mem8_u/D[0] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_63__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_63__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U955/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1125/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1132/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_63__mem8_u/D[1] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_63__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_63__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U936/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1100/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1102/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_63__mem8_u/D[2] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_63__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_63__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U927/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1075/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1077/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_63__mem8_u/D[3] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_63__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_63__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U920/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1056/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1069/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_63__mem8_u/D[4] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_63__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_63__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U903/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1045/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1048/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_63__mem8_u/D[5] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_63__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_63__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U894/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1020/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1029/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_63__mem8_u/D[6] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_63__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_63__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U886/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1002/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1011/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_63__mem8_u/D[7] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_63__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_64__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U965/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1135/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1143/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_64__mem8_u/D[0] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_64__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_64__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U955/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1125/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1130/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_64__mem8_u/D[1] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_64__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_64__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U936/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1100/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1107/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_64__mem8_u/D[2] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_64__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_64__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U927/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1075/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1083/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_64__mem8_u/D[3] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_64__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_64__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U920/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1056/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1060/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_64__mem8_u/D[4] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_64__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_64__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U903/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1045/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1050/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_64__mem8_u/D[5] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_64__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_64__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U894/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1020/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1022/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_64__mem8_u/D[6] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_64__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_64__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U886/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1002/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1005/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_64__mem8_u/D[7] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_64__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_65__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U965/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1135/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1143/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_65__mem8_u/D[0] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_65__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_65__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U955/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1125/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1130/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_65__mem8_u/D[1] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_65__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_65__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U936/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1100/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1107/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_65__mem8_u/D[2] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_65__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_65__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U927/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1075/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1083/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_65__mem8_u/D[3] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_65__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_65__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U920/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1056/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1060/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_65__mem8_u/D[4] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_65__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_65__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U903/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1045/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1050/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_65__mem8_u/D[5] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_65__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_65__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U894/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1020/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1022/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_65__mem8_u/D[6] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_65__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_65__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U886/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1002/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1005/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_65__mem8_u/D[7] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_65__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_66__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U965/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1135/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1143/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_66__mem8_u/D[0] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_66__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_66__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U955/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1125/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1130/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_66__mem8_u/D[1] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_66__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_66__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U936/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1100/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1107/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_66__mem8_u/D[2] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_66__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_66__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U927/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1075/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1083/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_66__mem8_u/D[3] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_66__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_66__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U920/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1056/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1060/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_66__mem8_u/D[4] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_66__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_66__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U903/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1045/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1050/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_66__mem8_u/D[5] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_66__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_66__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U894/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1020/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1022/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_66__mem8_u/D[6] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_66__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_66__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U886/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1002/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1005/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_66__mem8_u/D[7] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_66__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_67__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U965/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1135/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1143/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_67__mem8_u/D[0] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_67__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_67__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U955/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1125/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1130/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_67__mem8_u/D[1] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_67__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_67__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U936/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1100/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1107/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_67__mem8_u/D[2] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_67__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_67__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U927/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1075/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1083/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_67__mem8_u/D[3] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_67__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_67__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U920/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1056/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1060/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_67__mem8_u/D[4] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_67__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_67__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U903/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1045/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1050/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_67__mem8_u/D[5] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_67__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_67__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U894/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1020/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1022/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_67__mem8_u/D[6] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_67__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_67__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U886/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1002/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1005/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_67__mem8_u/D[7] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_67__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_68__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U965/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1135/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1136/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_68__mem8_u/D[0] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_68__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_68__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U955/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1125/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1126/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_68__mem8_u/D[1] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_68__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_68__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U936/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1100/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1109/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_68__mem8_u/D[2] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_68__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_68__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U927/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1075/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1092/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_68__mem8_u/D[3] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_68__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_68__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U920/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1056/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1065/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_68__mem8_u/D[4] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_68__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_68__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U903/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1045/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1052/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_68__mem8_u/D[5] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_68__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_68__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U894/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1020/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1025/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_68__mem8_u/D[6] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_68__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_68__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U886/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1002/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1003/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_68__mem8_u/D[7] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_68__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_69__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U965/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1135/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1136/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_69__mem8_u/D[0] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_69__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_69__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U955/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1125/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1126/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_69__mem8_u/D[1] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_69__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_69__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U936/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1100/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1109/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_69__mem8_u/D[2] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_69__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_69__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U927/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1075/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1092/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_69__mem8_u/D[3] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_69__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_69__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U920/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1056/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1065/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_69__mem8_u/D[4] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_69__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_69__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U903/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1045/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1052/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_69__mem8_u/D[5] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_69__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_69__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U894/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1020/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1025/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_69__mem8_u/D[6] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_69__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_69__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U886/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1002/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1003/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_69__mem8_u/D[7] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_69__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_70__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U965/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1135/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1136/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_70__mem8_u/D[0] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_70__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_70__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U955/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1125/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1126/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_70__mem8_u/D[1] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_70__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_70__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U936/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1100/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1109/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_70__mem8_u/D[2] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_70__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_70__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U927/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1075/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1092/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_70__mem8_u/D[3] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_70__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_70__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U920/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1056/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1065/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_70__mem8_u/D[4] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_70__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_70__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U903/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1045/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1052/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_70__mem8_u/D[5] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_70__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_70__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U894/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1020/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1025/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_70__mem8_u/D[6] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_70__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_70__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U886/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1002/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1003/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_70__mem8_u/D[7] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_70__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_71__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U965/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1135/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1136/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_71__mem8_u/D[0] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_71__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_71__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U955/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1125/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1126/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_71__mem8_u/D[1] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_71__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_71__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U936/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1100/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1109/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_71__mem8_u/D[2] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_71__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_71__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U927/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1075/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1092/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_71__mem8_u/D[3] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_71__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_71__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U920/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1056/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1065/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_71__mem8_u/D[4] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_71__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_71__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U903/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1045/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1052/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_71__mem8_u/D[5] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_71__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_71__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U894/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1020/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1025/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_71__mem8_u/D[6] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_71__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_71__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U886/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1002/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1003/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_71__mem8_u/D[7] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_71__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_72__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U961/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1137/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1139/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_72__mem8_u/D[0] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_72__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_72__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U951/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1113/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1114/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_72__mem8_u/D[1] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_72__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_72__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U938/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1095/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1103/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_72__mem8_u/D[2] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_72__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_72__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U925/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1079/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1086/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_72__mem8_u/D[3] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_72__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_72__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U914/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1061/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1071/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_72__mem8_u/D[4] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_72__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_72__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U905/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1033/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1040/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_72__mem8_u/D[5] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_72__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_72__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U897/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1013/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1014/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_72__mem8_u/D[6] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_72__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_72__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U883/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U993/Y (CLKBUFX2TS)                                     0.23       0.77 f
  U999/Y (CLKBUFX2TS)                                     0.27       1.04 f
  generate_mem_8_72__mem8_u/D[7] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_72__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_73__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U961/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1137/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1139/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_73__mem8_u/D[0] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_73__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_73__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U951/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1113/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1114/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_73__mem8_u/D[1] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_73__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_73__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U938/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1095/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1103/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_73__mem8_u/D[2] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_73__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_73__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U925/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1079/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1086/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_73__mem8_u/D[3] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_73__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_73__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U914/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1061/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1071/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_73__mem8_u/D[4] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_73__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_73__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U905/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1033/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1040/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_73__mem8_u/D[5] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_73__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_73__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U897/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1013/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1014/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_73__mem8_u/D[6] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_73__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_73__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U883/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U993/Y (CLKBUFX2TS)                                     0.23       0.77 f
  U999/Y (CLKBUFX2TS)                                     0.27       1.04 f
  generate_mem_8_73__mem8_u/D[7] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_73__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_74__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U961/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1137/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1139/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_74__mem8_u/D[0] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_74__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_74__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U951/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1113/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1114/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_74__mem8_u/D[1] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_74__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_74__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U938/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1095/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1103/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_74__mem8_u/D[2] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_74__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_74__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U925/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1079/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1086/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_74__mem8_u/D[3] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_74__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_74__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U914/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1061/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1071/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_74__mem8_u/D[4] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_74__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_74__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U905/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1033/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1040/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_74__mem8_u/D[5] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_74__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_74__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U897/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1013/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1014/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_74__mem8_u/D[6] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_74__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_74__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U883/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U993/Y (CLKBUFX2TS)                                     0.23       0.77 f
  U999/Y (CLKBUFX2TS)                                     0.27       1.04 f
  generate_mem_8_74__mem8_u/D[7] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_74__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_75__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U961/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1137/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1139/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_75__mem8_u/D[0] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_75__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_75__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U951/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1113/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1114/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_75__mem8_u/D[1] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_75__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_75__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U938/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1095/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1103/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_75__mem8_u/D[2] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_75__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_75__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U925/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1079/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1086/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_75__mem8_u/D[3] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_75__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_75__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U914/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1061/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1071/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_75__mem8_u/D[4] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_75__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_75__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U905/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1033/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1040/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_75__mem8_u/D[5] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_75__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_75__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U897/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1013/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1014/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_75__mem8_u/D[6] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_75__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_75__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U883/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U993/Y (CLKBUFX2TS)                                     0.23       0.77 f
  U999/Y (CLKBUFX2TS)                                     0.27       1.04 f
  generate_mem_8_75__mem8_u/D[7] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_75__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_76__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U961/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1137/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1138/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_76__mem8_u/D[0] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_76__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_76__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U951/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1113/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1123/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_76__mem8_u/D[1] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_76__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_76__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U938/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1095/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1110/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_76__mem8_u/D[2] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_76__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_76__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U925/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1079/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1090/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_76__mem8_u/D[3] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_76__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_76__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U914/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1061/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1062/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_76__mem8_u/D[4] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_76__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_76__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U905/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1033/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1039/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_76__mem8_u/D[5] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_76__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_76__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U897/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1013/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1024/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_76__mem8_u/D[6] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_76__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_76__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U883/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U993/Y (CLKBUFX2TS)                                     0.23       0.77 f
  U1006/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_76__mem8_u/D[7] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_76__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_77__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U961/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1137/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1138/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_77__mem8_u/D[0] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_77__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_77__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U951/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1113/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1123/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_77__mem8_u/D[1] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_77__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_77__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U938/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1095/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1110/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_77__mem8_u/D[2] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_77__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_77__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U925/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1079/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1090/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_77__mem8_u/D[3] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_77__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_77__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U914/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1061/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1062/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_77__mem8_u/D[4] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_77__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_77__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U905/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1033/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1039/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_77__mem8_u/D[5] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_77__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_77__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U897/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1013/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1024/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_77__mem8_u/D[6] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_77__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_77__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U883/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U993/Y (CLKBUFX2TS)                                     0.23       0.77 f
  U1006/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_77__mem8_u/D[7] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_77__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_78__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U961/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1137/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1138/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_78__mem8_u/D[0] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_78__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_78__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U951/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1113/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1123/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_78__mem8_u/D[1] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_78__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_78__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U938/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1095/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1110/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_78__mem8_u/D[2] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_78__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_78__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U925/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1079/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1090/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_78__mem8_u/D[3] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_78__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_78__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U914/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1061/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1062/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_78__mem8_u/D[4] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_78__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_78__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U905/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1033/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1039/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_78__mem8_u/D[5] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_78__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_78__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U897/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1013/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1024/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_78__mem8_u/D[6] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_78__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_78__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U883/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U993/Y (CLKBUFX2TS)                                     0.23       0.77 f
  U1006/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_78__mem8_u/D[7] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_78__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_79__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U961/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1137/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1138/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_79__mem8_u/D[0] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_79__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_79__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U951/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1113/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1123/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_79__mem8_u/D[1] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_79__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_79__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U938/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1095/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1110/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_79__mem8_u/D[2] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_79__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_79__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U925/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1079/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1090/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_79__mem8_u/D[3] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_79__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_79__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U914/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1061/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1062/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_79__mem8_u/D[4] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_79__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_79__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U905/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1033/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1039/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_79__mem8_u/D[5] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_79__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_79__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U897/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1013/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1024/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_79__mem8_u/D[6] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_79__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_79__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U883/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U993/Y (CLKBUFX2TS)                                     0.23       0.77 f
  U1006/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_79__mem8_u/D[7] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_79__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_80__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U961/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1137/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1144/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_80__mem8_u/D[0] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_80__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_80__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U951/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1113/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1115/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_80__mem8_u/D[1] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_80__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_80__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U938/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1095/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1099/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_80__mem8_u/D[2] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_80__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_80__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U925/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1079/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1080/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_80__mem8_u/D[3] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_80__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_80__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U914/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1061/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1070/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_80__mem8_u/D[4] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_80__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_80__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U905/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1033/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1034/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_80__mem8_u/D[5] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_80__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_80__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U897/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1013/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1026/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_80__mem8_u/D[6] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_80__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_80__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U883/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U993/Y (CLKBUFX2TS)                                     0.23       0.77 f
  U1001/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_80__mem8_u/D[7] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_80__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_81__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U961/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1137/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1144/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_81__mem8_u/D[0] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_81__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_81__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U951/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1113/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1115/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_81__mem8_u/D[1] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_81__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_81__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U938/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1095/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1099/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_81__mem8_u/D[2] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_81__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_81__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U925/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1079/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1080/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_81__mem8_u/D[3] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_81__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_81__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U914/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1061/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1070/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_81__mem8_u/D[4] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_81__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_81__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U905/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1033/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1034/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_81__mem8_u/D[5] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_81__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_81__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U897/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1013/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1026/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_81__mem8_u/D[6] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_81__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_81__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U883/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U993/Y (CLKBUFX2TS)                                     0.23       0.77 f
  U1001/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_81__mem8_u/D[7] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_81__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_82__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U961/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1137/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1144/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_82__mem8_u/D[0] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_82__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_82__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U951/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1113/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1115/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_82__mem8_u/D[1] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_82__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_82__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U938/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1095/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1099/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_82__mem8_u/D[2] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_82__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_82__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U925/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1079/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1080/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_82__mem8_u/D[3] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_82__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_82__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U914/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1061/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1070/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_82__mem8_u/D[4] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_82__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_82__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U905/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1033/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1034/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_82__mem8_u/D[5] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_82__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_82__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U897/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1013/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1026/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_82__mem8_u/D[6] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_82__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_82__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U883/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U993/Y (CLKBUFX2TS)                                     0.23       0.77 f
  U1001/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_82__mem8_u/D[7] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_82__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_83__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U961/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1137/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1144/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_83__mem8_u/D[0] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_83__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_83__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U951/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1113/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1115/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_83__mem8_u/D[1] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_83__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_83__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U938/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1095/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1099/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_83__mem8_u/D[2] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_83__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_83__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U925/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1079/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1080/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_83__mem8_u/D[3] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_83__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_83__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U914/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1061/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1070/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_83__mem8_u/D[4] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_83__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_83__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U905/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1033/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1034/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_83__mem8_u/D[5] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_83__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_83__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U897/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U1013/Y (CLKBUFX2TS)                                    0.23       0.77 f
  U1026/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_83__mem8_u/D[6] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_83__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_83__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U883/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U993/Y (CLKBUFX2TS)                                     0.23       0.77 f
  U1001/Y (CLKBUFX2TS)                                    0.27       1.04 f
  generate_mem_8_83__mem8_u/D[7] (mem8)                   0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_83__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_24__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U958/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U990/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U992/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_24__mem8_u/D[0] (mem8)                   0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_24__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_24__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U947/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U987/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U989/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_24__mem8_u/D[1] (mem8)                   0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_24__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_24__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U942/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U984/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U986/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_24__mem8_u/D[2] (mem8)                   0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_24__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_24__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U929/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U981/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U982/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_24__mem8_u/D[3] (mem8)                   0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_24__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_24__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U916/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U978/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U979/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_24__mem8_u/D[4] (mem8)                   0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_24__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_24__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U907/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U975/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U976/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_24__mem8_u/D[5] (mem8)                   0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_24__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_24__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U892/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U972/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U974/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_24__mem8_u/D[6] (mem8)                   0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_24__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_24__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U881/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U969/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U970/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_24__mem8_u/D[7] (mem8)                   0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_24__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_25__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U958/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U990/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U992/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_25__mem8_u/D[0] (mem8)                   0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_25__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_25__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U947/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U987/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U989/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_25__mem8_u/D[1] (mem8)                   0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_25__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_25__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U942/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U984/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U986/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_25__mem8_u/D[2] (mem8)                   0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_25__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_25__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U929/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U981/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U982/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_25__mem8_u/D[3] (mem8)                   0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_25__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_25__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U916/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U978/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U979/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_25__mem8_u/D[4] (mem8)                   0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_25__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_25__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U907/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U975/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U976/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_25__mem8_u/D[5] (mem8)                   0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_25__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_25__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U892/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U972/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U974/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_25__mem8_u/D[6] (mem8)                   0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_25__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_25__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U881/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U969/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U970/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_25__mem8_u/D[7] (mem8)                   0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_25__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_26__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U958/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U990/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U992/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_26__mem8_u/D[0] (mem8)                   0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_26__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_26__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U947/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U987/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U989/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_26__mem8_u/D[1] (mem8)                   0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_26__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_26__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U942/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U984/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U986/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_26__mem8_u/D[2] (mem8)                   0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_26__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_26__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U929/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U981/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U982/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_26__mem8_u/D[3] (mem8)                   0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_26__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_26__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U916/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U978/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U979/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_26__mem8_u/D[4] (mem8)                   0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_26__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_26__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U907/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U975/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U976/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_26__mem8_u/D[5] (mem8)                   0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_26__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_26__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U892/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U972/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U974/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_26__mem8_u/D[6] (mem8)                   0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_26__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_26__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U881/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U969/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U970/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_26__mem8_u/D[7] (mem8)                   0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_26__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_27__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U958/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U990/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U992/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_27__mem8_u/D[0] (mem8)                   0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_27__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_27__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U947/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U987/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U989/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_27__mem8_u/D[1] (mem8)                   0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_27__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_27__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U942/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U984/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U986/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_27__mem8_u/D[2] (mem8)                   0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_27__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_27__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U929/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U981/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U982/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_27__mem8_u/D[3] (mem8)                   0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_27__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_27__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U916/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U978/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U979/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_27__mem8_u/D[4] (mem8)                   0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_27__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_27__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U907/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U975/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U976/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_27__mem8_u/D[5] (mem8)                   0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_27__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_27__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U892/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U972/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U974/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_27__mem8_u/D[6] (mem8)                   0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_27__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_27__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U881/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U969/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U970/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_27__mem8_u/D[7] (mem8)                   0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_27__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_116__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U958/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U990/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U991/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_116__mem8_u/D[0] (mem8)                  0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_116__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_116__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U947/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U987/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U988/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_116__mem8_u/D[1] (mem8)                  0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_116__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_116__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U942/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U984/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U985/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_116__mem8_u/D[2] (mem8)                  0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_116__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_116__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U929/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U981/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U983/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_116__mem8_u/D[3] (mem8)                  0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_116__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_116__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U916/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U978/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U980/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_116__mem8_u/D[4] (mem8)                  0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_116__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_116__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U907/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U975/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U977/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_116__mem8_u/D[5] (mem8)                  0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_116__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_116__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U892/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U972/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U973/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_116__mem8_u/D[6] (mem8)                  0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_116__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_116__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U881/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U969/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U971/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_116__mem8_u/D[7] (mem8)                  0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_116__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_117__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U958/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U990/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U991/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_117__mem8_u/D[0] (mem8)                  0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_117__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_117__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U947/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U987/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U988/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_117__mem8_u/D[1] (mem8)                  0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_117__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_117__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U942/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U984/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U985/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_117__mem8_u/D[2] (mem8)                  0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_117__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_117__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U929/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U981/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U983/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_117__mem8_u/D[3] (mem8)                  0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_117__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_117__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U916/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U978/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U980/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_117__mem8_u/D[4] (mem8)                  0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_117__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_117__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U907/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U975/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U977/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_117__mem8_u/D[5] (mem8)                  0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_117__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_117__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U892/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U972/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U973/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_117__mem8_u/D[6] (mem8)                  0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_117__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_117__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U881/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U969/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U971/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_117__mem8_u/D[7] (mem8)                  0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_117__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_118__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U958/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U990/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U991/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_118__mem8_u/D[0] (mem8)                  0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_118__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_118__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U947/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U987/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U988/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_118__mem8_u/D[1] (mem8)                  0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_118__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_118__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U942/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U984/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U985/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_118__mem8_u/D[2] (mem8)                  0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_118__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_118__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U929/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U981/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U983/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_118__mem8_u/D[3] (mem8)                  0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_118__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_118__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U916/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U978/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U980/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_118__mem8_u/D[4] (mem8)                  0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_118__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_118__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U907/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U975/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U977/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_118__mem8_u/D[5] (mem8)                  0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_118__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_118__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U892/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U972/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U973/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_118__mem8_u/D[6] (mem8)                  0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_118__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_118__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U881/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U969/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U971/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_118__mem8_u/D[7] (mem8)                  0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_118__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_119__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U958/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U990/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U991/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_119__mem8_u/D[0] (mem8)                  0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_119__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_119__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U947/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U987/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U988/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_119__mem8_u/D[1] (mem8)                  0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_119__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_119__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U942/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U984/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U985/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_119__mem8_u/D[2] (mem8)                  0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_119__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_119__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U929/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U981/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U983/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_119__mem8_u/D[3] (mem8)                  0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_119__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_119__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U916/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U978/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U980/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_119__mem8_u/D[4] (mem8)                  0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_119__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_119__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U907/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U975/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U977/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_119__mem8_u/D[5] (mem8)                  0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_119__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_119__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U892/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U972/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U973/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_119__mem8_u/D[6] (mem8)                  0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_119__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_119__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U881/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U969/Y (CLKBUFX2TS)                                     0.22       0.76 f
  U971/Y (CLKBUFX2TS)                                     0.26       1.02 f
  generate_mem_8_119__mem8_u/D[7] (mem8)                  0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_119__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.47


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_27__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U681/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U682/Y (CLKBUFX2TS)                                     0.24       0.54 r
  generate_mem_8_27__mem8_u/A[3] (mem8)                   0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_27__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.98       3.02
  data required time                                                 3.02
  --------------------------------------------------------------------------
  data required time                                                 3.02
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        2.48


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_35__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U641/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U642/Y (CLKBUFX2TS)                                     0.24       0.54 r
  generate_mem_8_35__mem8_u/A[5] (mem8)                   0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_35__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.98       3.02
  data required time                                                 3.02
  --------------------------------------------------------------------------
  data required time                                                 3.02
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        2.48


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_35__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U617/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U618/Y (CLKBUFX2TS)                                     0.24       0.54 r
  generate_mem_8_35__mem8_u/A[6] (mem8)                   0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_35__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.98       3.02
  data required time                                                 3.02
  --------------------------------------------------------------------------
  data required time                                                 3.02
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        2.48


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_39__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U727/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U728/Y (CLKBUFX2TS)                                     0.24       0.54 r
  generate_mem_8_39__mem8_u/A[1] (mem8)                   0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_39__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.98       3.02
  data required time                                                 3.02
  --------------------------------------------------------------------------
  data required time                                                 3.02
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        2.48


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_59__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U589/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U590/Y (CLKBUFX2TS)                                     0.24       0.54 r
  generate_mem_8_59__mem8_u/A[7] (mem8)                   0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_59__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.98       3.02
  data required time                                                 3.02
  --------------------------------------------------------------------------
  data required time                                                 3.02
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        2.48


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_83__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U755/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U756/Y (CLKBUFX2TS)                                     0.24       0.54 r
  generate_mem_8_83__mem8_u/A[0] (mem8)                   0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_83__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.98       3.02
  data required time                                                 3.02
  --------------------------------------------------------------------------
  data required time                                                 3.02
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        2.48


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_83__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U653/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U654/Y (CLKBUFX2TS)                                     0.24       0.54 r
  generate_mem_8_83__mem8_u/A[4] (mem8)                   0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_83__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.98       3.02
  data required time                                                 3.02
  --------------------------------------------------------------------------
  data required time                                                 3.02
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        2.48


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_91__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U709/Y (CLKBUFX2TS)                                     0.20       0.30 r
  U710/Y (CLKBUFX2TS)                                     0.24       0.54 r
  generate_mem_8_91__mem8_u/A[2] (mem8)                   0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_91__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.98       3.02
  data required time                                                 3.02
  --------------------------------------------------------------------------
  data required time                                                 3.02
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        2.48


  Startpoint: CEN (input port clocked by clk)
  Endpoint: A_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  CEN (in)                                 0.03       0.08 f
  U376/Y (INVX2TS)                         0.11       0.19 r
  U377/Y (INVX2TS)                         0.11       0.29 f
  U518/Y (INVX2TS)                         0.11       0.41 r
  U432/Y (INVX2TS)                         0.09       0.49 f
  U433/Y (INVX2TS)                         0.08       0.58 r
  A_out_reg_6_/E (EDFFX1TS)                0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  A_out_reg_6_/CK (EDFFX1TS)               0.00       4.00 r
  library setup time                      -0.84       3.16
  data required time                                  3.16
  -----------------------------------------------------------
  data required time                                  3.16
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         2.58


  Startpoint: CEN (input port clocked by clk)
  Endpoint: A_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  CEN (in)                                 0.03       0.08 f
  U376/Y (INVX2TS)                         0.11       0.19 r
  U377/Y (INVX2TS)                         0.11       0.29 f
  U518/Y (INVX2TS)                         0.11       0.41 r
  U432/Y (INVX2TS)                         0.09       0.49 f
  U433/Y (INVX2TS)                         0.08       0.58 r
  A_out_reg_2_/E (EDFFX1TS)                0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  A_out_reg_2_/CK (EDFFX1TS)               0.00       4.00 r
  library setup time                      -0.84       3.16
  data required time                                  3.16
  -----------------------------------------------------------
  data required time                                  3.16
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         2.58


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_25__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U561/Y (CLKBUFX2TS)                                     0.25       0.36 r
  generate_mem_8_25__mem8_u/A[3] (mem8)                   0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_25__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.98       3.02
  data required time                                                 3.02
  --------------------------------------------------------------------------
  data required time                                                 3.02
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.67


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: generate_mem_8_26__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[3] (in)                                               0.05       0.10 r
  U563/Y (CLKBUFX2TS)                                     0.25       0.36 r
  generate_mem_8_26__mem8_u/A[3] (mem8)                   0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_26__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.98       3.02
  data required time                                                 3.02
  --------------------------------------------------------------------------
  data required time                                                 3.02
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.67


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_33__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U553/Y (CLKBUFX2TS)                                     0.25       0.36 r
  generate_mem_8_33__mem8_u/A[5] (mem8)                   0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_33__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.98       3.02
  data required time                                                 3.02
  --------------------------------------------------------------------------
  data required time                                                 3.02
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.67


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_33__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U549/Y (CLKBUFX2TS)                                     0.25       0.36 r
  generate_mem_8_33__mem8_u/A[6] (mem8)                   0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_33__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.98       3.02
  data required time                                                 3.02
  --------------------------------------------------------------------------
  data required time                                                 3.02
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.67


  Startpoint: A[5] (input port clocked by clk)
  Endpoint: generate_mem_8_34__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[5] (in)                                               0.05       0.10 r
  U555/Y (CLKBUFX2TS)                                     0.25       0.36 r
  generate_mem_8_34__mem8_u/A[5] (mem8)                   0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_34__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.98       3.02
  data required time                                                 3.02
  --------------------------------------------------------------------------
  data required time                                                 3.02
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.67


  Startpoint: A[6] (input port clocked by clk)
  Endpoint: generate_mem_8_34__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[6] (in)                                               0.05       0.10 r
  U551/Y (CLKBUFX2TS)                                     0.25       0.36 r
  generate_mem_8_34__mem8_u/A[6] (mem8)                   0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_34__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.98       3.02
  data required time                                                 3.02
  --------------------------------------------------------------------------
  data required time                                                 3.02
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.67


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_37__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U569/Y (CLKBUFX2TS)                                     0.25       0.36 r
  generate_mem_8_37__mem8_u/A[1] (mem8)                   0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_37__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.98       3.02
  data required time                                                 3.02
  --------------------------------------------------------------------------
  data required time                                                 3.02
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.67


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: generate_mem_8_38__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[1] (in)                                               0.05       0.10 r
  U571/Y (CLKBUFX2TS)                                     0.25       0.36 r
  generate_mem_8_38__mem8_u/A[1] (mem8)                   0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_38__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.98       3.02
  data required time                                                 3.02
  --------------------------------------------------------------------------
  data required time                                                 3.02
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.67


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_57__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U545/Y (CLKBUFX2TS)                                     0.25       0.36 r
  generate_mem_8_57__mem8_u/A[7] (mem8)                   0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_57__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.98       3.02
  data required time                                                 3.02
  --------------------------------------------------------------------------
  data required time                                                 3.02
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.67


  Startpoint: A[7] (input port clocked by clk)
  Endpoint: generate_mem_8_58__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[7] (in)                                               0.05       0.10 r
  U547/Y (CLKBUFX2TS)                                     0.25       0.36 r
  generate_mem_8_58__mem8_u/A[7] (mem8)                   0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_58__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.98       3.02
  data required time                                                 3.02
  --------------------------------------------------------------------------
  data required time                                                 3.02
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.67


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_81__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U573/Y (CLKBUFX2TS)                                     0.25       0.36 r
  generate_mem_8_81__mem8_u/A[0] (mem8)                   0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_81__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.98       3.02
  data required time                                                 3.02
  --------------------------------------------------------------------------
  data required time                                                 3.02
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.67


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_81__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U557/Y (CLKBUFX2TS)                                     0.25       0.36 r
  generate_mem_8_81__mem8_u/A[4] (mem8)                   0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_81__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.98       3.02
  data required time                                                 3.02
  --------------------------------------------------------------------------
  data required time                                                 3.02
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.67


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: generate_mem_8_82__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[0] (in)                                               0.05       0.10 r
  U575/Y (CLKBUFX2TS)                                     0.25       0.36 r
  generate_mem_8_82__mem8_u/A[0] (mem8)                   0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_82__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.98       3.02
  data required time                                                 3.02
  --------------------------------------------------------------------------
  data required time                                                 3.02
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.67


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: generate_mem_8_82__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[4] (in)                                               0.05       0.10 r
  U559/Y (CLKBUFX2TS)                                     0.25       0.36 r
  generate_mem_8_82__mem8_u/A[4] (mem8)                   0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_82__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.98       3.02
  data required time                                                 3.02
  --------------------------------------------------------------------------
  data required time                                                 3.02
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.67


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_89__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U565/Y (CLKBUFX2TS)                                     0.25       0.36 r
  generate_mem_8_89__mem8_u/A[2] (mem8)                   0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_89__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.98       3.02
  data required time                                                 3.02
  --------------------------------------------------------------------------
  data required time                                                 3.02
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.67


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: generate_mem_8_90__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  A[2] (in)                                               0.05       0.10 r
  U567/Y (CLKBUFX2TS)                                     0.25       0.36 r
  generate_mem_8_90__mem8_u/A[2] (mem8)                   0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_90__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.98       3.02
  data required time                                                 3.02
  --------------------------------------------------------------------------
  data required time                                                 3.02
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.67


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_20__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U965/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U966/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_20__mem8_u/D[0] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_20__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_20__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U955/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U956/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_20__mem8_u/D[1] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_20__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_20__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U936/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U937/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_20__mem8_u/D[2] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_20__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_20__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U927/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U928/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_20__mem8_u/D[3] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_20__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_20__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U920/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U921/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_20__mem8_u/D[4] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_20__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_20__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U903/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U904/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_20__mem8_u/D[5] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_20__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_20__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U894/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U895/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_20__mem8_u/D[6] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_20__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_20__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U886/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U887/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_20__mem8_u/D[7] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_20__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_21__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U965/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U966/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_21__mem8_u/D[0] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_21__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_21__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U955/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U956/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_21__mem8_u/D[1] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_21__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_21__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U936/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U937/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_21__mem8_u/D[2] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_21__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_21__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U927/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U928/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_21__mem8_u/D[3] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_21__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_21__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U920/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U921/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_21__mem8_u/D[4] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_21__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_21__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U903/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U904/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_21__mem8_u/D[5] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_21__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_21__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U894/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U895/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_21__mem8_u/D[6] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_21__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_21__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U886/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U887/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_21__mem8_u/D[7] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_21__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_22__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U965/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U966/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_22__mem8_u/D[0] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_22__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_22__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U955/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U956/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_22__mem8_u/D[1] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_22__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_22__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U936/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U937/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_22__mem8_u/D[2] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_22__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_22__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U927/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U928/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_22__mem8_u/D[3] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_22__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_22__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U920/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U921/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_22__mem8_u/D[4] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_22__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_22__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U903/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U904/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_22__mem8_u/D[5] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_22__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_22__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U894/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U895/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_22__mem8_u/D[6] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_22__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_22__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U886/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U887/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_22__mem8_u/D[7] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_22__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_23__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U965/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U966/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_23__mem8_u/D[0] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_23__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_23__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U955/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U956/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_23__mem8_u/D[1] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_23__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_23__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U936/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U937/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_23__mem8_u/D[2] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_23__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_23__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U927/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U928/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_23__mem8_u/D[3] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_23__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_23__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U920/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U921/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_23__mem8_u/D[4] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_23__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_23__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U903/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U904/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_23__mem8_u/D[5] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_23__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_23__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U894/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U895/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_23__mem8_u/D[6] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_23__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_23__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U886/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U887/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_23__mem8_u/D[7] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_23__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_84__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U961/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U962/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_84__mem8_u/D[0] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_84__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_84__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U951/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U954/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_84__mem8_u/D[1] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_84__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_84__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U938/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U940/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_84__mem8_u/D[2] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_84__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_84__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U925/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U926/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_84__mem8_u/D[3] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_84__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_84__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U914/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U915/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_84__mem8_u/D[4] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_84__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_84__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U905/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U906/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_84__mem8_u/D[5] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_84__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_84__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U897/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U901/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_84__mem8_u/D[6] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_84__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_84__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U883/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U884/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_84__mem8_u/D[7] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_84__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_85__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U961/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U962/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_85__mem8_u/D[0] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_85__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_85__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U951/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U954/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_85__mem8_u/D[1] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_85__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_85__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U938/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U940/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_85__mem8_u/D[2] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_85__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_85__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U925/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U926/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_85__mem8_u/D[3] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_85__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_85__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U914/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U915/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_85__mem8_u/D[4] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_85__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_85__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U905/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U906/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_85__mem8_u/D[5] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_85__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_85__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U897/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U901/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_85__mem8_u/D[6] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_85__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_85__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U883/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U884/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_85__mem8_u/D[7] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_85__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_86__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U961/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U962/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_86__mem8_u/D[0] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_86__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_86__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U951/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U954/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_86__mem8_u/D[1] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_86__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_86__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U938/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U940/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_86__mem8_u/D[2] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_86__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_86__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U925/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U926/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_86__mem8_u/D[3] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_86__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_86__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U914/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U915/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_86__mem8_u/D[4] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_86__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_86__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U905/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U906/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_86__mem8_u/D[5] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_86__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_86__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U897/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U901/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_86__mem8_u/D[6] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_86__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_86__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U883/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U884/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_86__mem8_u/D[7] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_86__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_87__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U961/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U962/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_87__mem8_u/D[0] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_87__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_87__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U951/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U954/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_87__mem8_u/D[1] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_87__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_87__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U938/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U940/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_87__mem8_u/D[2] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_87__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_87__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U925/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U926/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_87__mem8_u/D[3] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_87__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_87__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U914/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U915/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_87__mem8_u/D[4] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_87__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_87__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U905/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U906/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_87__mem8_u/D[5] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_87__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_87__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U897/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U901/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_87__mem8_u/D[6] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_87__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_87__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U883/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U884/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_87__mem8_u/D[7] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_87__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_88__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U961/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U963/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_88__mem8_u/D[0] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_88__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_88__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U951/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U953/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_88__mem8_u/D[1] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_88__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_88__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U938/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U941/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_88__mem8_u/D[2] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_88__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_88__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U925/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U931/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_88__mem8_u/D[3] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_88__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_88__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U914/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U922/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_88__mem8_u/D[4] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_88__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_88__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U905/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U911/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_88__mem8_u/D[5] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_88__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_88__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U897/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U899/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_88__mem8_u/D[6] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_88__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_88__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U883/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U888/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_88__mem8_u/D[7] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_88__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_89__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U961/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U963/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_89__mem8_u/D[0] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_89__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_89__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U951/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U953/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_89__mem8_u/D[1] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_89__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_89__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U938/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U941/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_89__mem8_u/D[2] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_89__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_89__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U925/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U931/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_89__mem8_u/D[3] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_89__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_89__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U914/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U922/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_89__mem8_u/D[4] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_89__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_89__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U905/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U911/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_89__mem8_u/D[5] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_89__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_89__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U897/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U899/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_89__mem8_u/D[6] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_89__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_89__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U883/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U888/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_89__mem8_u/D[7] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_89__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_90__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U961/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U963/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_90__mem8_u/D[0] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_90__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_90__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U951/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U953/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_90__mem8_u/D[1] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_90__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_90__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U938/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U941/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_90__mem8_u/D[2] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_90__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_90__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U925/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U931/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_90__mem8_u/D[3] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_90__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_90__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U914/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U922/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_90__mem8_u/D[4] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_90__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_90__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U905/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U911/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_90__mem8_u/D[5] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_90__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_90__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U897/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U899/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_90__mem8_u/D[6] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_90__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_90__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U883/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U888/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_90__mem8_u/D[7] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_90__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_91__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U961/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U963/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_91__mem8_u/D[0] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_91__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_91__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U951/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U953/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_91__mem8_u/D[1] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_91__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_91__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U938/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U941/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_91__mem8_u/D[2] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_91__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_91__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U925/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U931/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_91__mem8_u/D[3] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_91__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_91__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U914/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U922/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_91__mem8_u/D[4] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_91__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_91__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U905/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U911/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_91__mem8_u/D[5] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_91__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_91__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U897/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U899/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_91__mem8_u/D[6] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_91__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_91__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U883/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U888/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_91__mem8_u/D[7] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_91__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_92__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U961/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U967/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_92__mem8_u/D[0] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_92__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_92__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U951/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U952/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_92__mem8_u/D[1] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_92__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_92__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U938/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U939/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_92__mem8_u/D[2] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_92__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_92__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U925/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U934/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_92__mem8_u/D[3] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_92__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_92__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U914/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U918/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_92__mem8_u/D[4] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_92__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_92__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U905/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U912/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_92__mem8_u/D[5] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_92__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_92__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U897/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U898/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_92__mem8_u/D[6] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_92__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_92__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U883/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U885/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_92__mem8_u/D[7] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_92__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_93__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U961/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U967/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_93__mem8_u/D[0] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_93__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_93__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U951/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U952/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_93__mem8_u/D[1] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_93__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_93__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U938/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U939/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_93__mem8_u/D[2] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_93__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_93__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U925/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U934/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_93__mem8_u/D[3] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_93__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_93__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U914/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U918/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_93__mem8_u/D[4] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_93__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_93__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U905/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U912/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_93__mem8_u/D[5] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_93__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_93__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U897/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U898/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_93__mem8_u/D[6] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_93__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_93__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U883/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U885/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_93__mem8_u/D[7] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_93__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_94__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U961/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U967/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_94__mem8_u/D[0] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_94__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_94__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U951/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U952/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_94__mem8_u/D[1] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_94__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_94__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U938/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U939/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_94__mem8_u/D[2] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_94__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_94__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U925/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U934/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_94__mem8_u/D[3] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_94__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_94__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U914/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U918/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_94__mem8_u/D[4] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_94__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_94__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U905/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U912/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_94__mem8_u/D[5] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_94__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_94__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U897/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U898/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_94__mem8_u/D[6] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_94__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_94__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U883/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U885/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_94__mem8_u/D[7] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_94__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_95__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U961/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U967/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_95__mem8_u/D[0] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_95__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_95__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U951/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U952/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_95__mem8_u/D[1] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_95__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_95__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U938/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U939/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_95__mem8_u/D[2] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_95__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_95__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U925/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U934/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_95__mem8_u/D[3] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_95__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_95__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U914/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U918/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_95__mem8_u/D[4] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_95__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_95__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U905/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U912/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_95__mem8_u/D[5] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_95__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_95__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U897/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U898/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_95__mem8_u/D[6] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_95__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_95__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U883/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U885/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_95__mem8_u/D[7] (mem8)                   0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_95__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_108__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U958/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U960/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_108__mem8_u/D[0] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_108__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_108__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U947/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U950/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_108__mem8_u/D[1] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_108__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_108__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U942/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U944/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_108__mem8_u/D[2] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_108__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_108__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U929/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U933/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_108__mem8_u/D[3] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_108__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_108__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U916/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U919/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_108__mem8_u/D[4] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_108__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_108__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U907/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U910/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_108__mem8_u/D[5] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_108__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_108__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U892/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U900/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_108__mem8_u/D[6] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_108__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_108__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U881/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U890/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_108__mem8_u/D[7] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_108__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_109__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U958/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U960/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_109__mem8_u/D[0] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_109__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_109__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U947/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U950/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_109__mem8_u/D[1] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_109__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_109__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U942/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U944/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_109__mem8_u/D[2] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_109__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_109__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U929/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U933/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_109__mem8_u/D[3] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_109__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_109__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U916/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U919/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_109__mem8_u/D[4] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_109__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_109__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U907/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U910/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_109__mem8_u/D[5] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_109__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_109__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U892/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U900/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_109__mem8_u/D[6] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_109__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_109__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U881/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U890/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_109__mem8_u/D[7] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_109__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_110__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U958/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U960/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_110__mem8_u/D[0] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_110__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_110__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U947/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U950/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_110__mem8_u/D[1] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_110__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_110__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U942/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U944/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_110__mem8_u/D[2] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_110__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_110__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U929/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U933/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_110__mem8_u/D[3] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_110__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_110__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U916/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U919/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_110__mem8_u/D[4] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_110__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_110__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U907/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U910/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_110__mem8_u/D[5] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_110__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_110__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U892/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U900/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_110__mem8_u/D[6] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_110__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_110__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U881/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U890/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_110__mem8_u/D[7] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_110__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_111__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U958/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U960/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_111__mem8_u/D[0] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_111__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_111__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U947/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U950/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_111__mem8_u/D[1] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_111__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_111__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U942/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U944/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_111__mem8_u/D[2] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_111__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_111__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U929/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U933/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_111__mem8_u/D[3] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_111__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_111__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U916/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U919/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_111__mem8_u/D[4] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_111__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_111__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U907/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U910/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_111__mem8_u/D[5] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_111__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_111__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U892/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U900/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_111__mem8_u/D[6] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_111__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_111__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U881/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U890/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_111__mem8_u/D[7] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_111__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_112__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U958/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U959/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_112__mem8_u/D[0] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_112__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_112__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U947/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U948/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_112__mem8_u/D[1] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_112__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_112__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U942/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U943/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_112__mem8_u/D[2] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_112__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_112__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U929/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U932/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_112__mem8_u/D[3] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_112__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_112__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U916/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U917/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_112__mem8_u/D[4] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_112__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_112__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U907/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U908/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_112__mem8_u/D[5] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_112__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_112__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U892/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U896/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_112__mem8_u/D[6] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_112__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_112__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U881/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U889/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_112__mem8_u/D[7] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_112__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_113__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U958/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U959/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_113__mem8_u/D[0] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_113__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_113__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U947/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U948/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_113__mem8_u/D[1] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_113__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_113__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U942/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U943/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_113__mem8_u/D[2] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_113__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_113__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U929/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U932/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_113__mem8_u/D[3] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_113__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_113__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U916/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U917/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_113__mem8_u/D[4] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_113__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_113__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U907/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U908/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_113__mem8_u/D[5] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_113__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_113__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U892/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U896/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_113__mem8_u/D[6] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_113__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_113__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U881/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U889/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_113__mem8_u/D[7] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_113__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_114__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U958/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U959/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_114__mem8_u/D[0] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_114__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_114__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U947/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U948/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_114__mem8_u/D[1] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_114__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_114__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U942/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U943/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_114__mem8_u/D[2] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_114__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_114__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U929/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U932/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_114__mem8_u/D[3] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_114__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_114__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U916/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U917/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_114__mem8_u/D[4] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_114__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_114__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U907/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U908/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_114__mem8_u/D[5] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_114__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_114__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U892/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U896/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_114__mem8_u/D[6] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_114__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_114__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U881/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U889/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_114__mem8_u/D[7] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_114__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_115__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U958/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U959/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_115__mem8_u/D[0] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_115__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_115__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U947/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U948/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_115__mem8_u/D[1] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_115__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_115__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U942/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U943/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_115__mem8_u/D[2] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_115__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_115__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U929/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U932/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_115__mem8_u/D[3] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_115__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_115__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U916/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U917/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_115__mem8_u/D[4] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_115__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_115__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U907/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U908/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_115__mem8_u/D[5] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_115__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_115__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U892/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U896/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_115__mem8_u/D[6] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_115__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_115__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U881/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U889/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_115__mem8_u/D[7] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_115__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_120__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U958/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U964/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_120__mem8_u/D[0] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_120__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_120__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U947/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U949/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_120__mem8_u/D[1] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_120__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_120__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U942/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U945/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_120__mem8_u/D[2] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_120__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_120__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U929/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U930/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_120__mem8_u/D[3] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_120__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_120__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U916/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U923/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_120__mem8_u/D[4] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_120__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_120__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U907/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U909/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_120__mem8_u/D[5] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_120__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_120__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U892/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U893/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_120__mem8_u/D[6] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_120__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_120__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U881/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U882/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_120__mem8_u/D[7] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_120__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_121__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U958/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U964/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_121__mem8_u/D[0] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_121__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_121__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U947/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U949/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_121__mem8_u/D[1] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_121__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_121__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U942/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U945/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_121__mem8_u/D[2] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_121__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_121__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U929/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U930/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_121__mem8_u/D[3] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_121__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_121__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U916/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U923/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_121__mem8_u/D[4] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_121__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_121__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U907/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U909/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_121__mem8_u/D[5] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_121__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_121__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U892/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U893/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_121__mem8_u/D[6] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_121__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_121__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U881/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U882/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_121__mem8_u/D[7] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_121__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_122__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U958/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U964/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_122__mem8_u/D[0] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_122__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_122__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U947/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U949/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_122__mem8_u/D[1] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_122__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_122__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U942/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U945/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_122__mem8_u/D[2] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_122__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_122__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U929/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U930/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_122__mem8_u/D[3] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_122__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_122__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U916/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U923/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_122__mem8_u/D[4] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_122__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_122__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U907/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U909/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_122__mem8_u/D[5] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_122__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_122__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U892/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U893/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_122__mem8_u/D[6] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_122__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_122__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U881/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U882/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_122__mem8_u/D[7] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_122__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_123__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U958/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U964/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_123__mem8_u/D[0] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_123__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_123__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U947/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U949/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_123__mem8_u/D[1] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_123__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_123__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U942/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U945/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_123__mem8_u/D[2] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_123__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_123__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U929/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U930/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_123__mem8_u/D[3] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_123__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_123__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U916/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U923/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_123__mem8_u/D[4] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_123__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_123__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U907/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U909/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_123__mem8_u/D[5] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_123__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_123__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U892/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U893/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_123__mem8_u/D[6] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_123__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_123__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U881/Y (CLKBUFX2TS)                                     0.23       0.54 f
  U882/Y (CLKBUFX2TS)                                     0.27       0.81 f
  generate_mem_8_123__mem8_u/D[7] (mem8)                  0.00       0.81 f
  data arrival time                                                  0.81

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_123__mem8_u/CLK (mem8)                   0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        2.69


  Startpoint: CEN (input port clocked by clk)
  Endpoint: A_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  CEN (in)                                 0.03       0.08 f
  U376/Y (INVX2TS)                         0.11       0.19 r
  U377/Y (INVX2TS)                         0.11       0.29 f
  U518/Y (INVX2TS)                         0.11       0.41 r
  A_out_reg_3_/E (EDFFX2TS)                0.00       0.41 r
  data arrival time                                   0.41

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  A_out_reg_3_/CK (EDFFX2TS)               0.00       4.00 r
  library setup time                      -0.90       3.10
  data required time                                  3.10
  -----------------------------------------------------------
  data required time                                  3.10
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         2.70


  Startpoint: CEN (input port clocked by clk)
  Endpoint: A_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  CEN (in)                                 0.03       0.08 f
  U376/Y (INVX2TS)                         0.11       0.19 r
  U377/Y (INVX2TS)                         0.11       0.29 f
  U518/Y (INVX2TS)                         0.11       0.41 r
  A_out_reg_4_/E (EDFFX1TS)                0.00       0.41 r
  data arrival time                                   0.41

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  A_out_reg_4_/CK (EDFFX1TS)               0.00       4.00 r
  library setup time                      -0.86       3.14
  data required time                                  3.14
  -----------------------------------------------------------
  data required time                                  3.14
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         2.74


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_32__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U2073/Y (CLKBUFX2TS)                                    0.27       0.57 f
  generate_mem_8_32__mem8_u/D[0] (mem8)                   0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_32__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        2.92


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_32__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U2076/Y (CLKBUFX2TS)                                    0.27       0.57 f
  generate_mem_8_32__mem8_u/D[1] (mem8)                   0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_32__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        2.92


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_32__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U2079/Y (CLKBUFX2TS)                                    0.27       0.57 f
  generate_mem_8_32__mem8_u/D[2] (mem8)                   0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_32__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        2.92


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_32__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U2082/Y (CLKBUFX2TS)                                    0.27       0.57 f
  generate_mem_8_32__mem8_u/D[3] (mem8)                   0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_32__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        2.92


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_32__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U2085/Y (CLKBUFX2TS)                                    0.27       0.57 f
  generate_mem_8_32__mem8_u/D[4] (mem8)                   0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_32__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        2.92


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_32__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U2088/Y (CLKBUFX2TS)                                    0.27       0.57 f
  generate_mem_8_32__mem8_u/D[5] (mem8)                   0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_32__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        2.92


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_32__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U2091/Y (CLKBUFX2TS)                                    0.27       0.57 f
  generate_mem_8_32__mem8_u/D[6] (mem8)                   0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_32__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        2.92


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_32__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U2094/Y (CLKBUFX2TS)                                    0.27       0.57 f
  generate_mem_8_32__mem8_u/D[7] (mem8)                   0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_32__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        2.92


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_33__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U2073/Y (CLKBUFX2TS)                                    0.27       0.57 f
  generate_mem_8_33__mem8_u/D[0] (mem8)                   0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_33__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        2.92


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_33__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U2076/Y (CLKBUFX2TS)                                    0.27       0.57 f
  generate_mem_8_33__mem8_u/D[1] (mem8)                   0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_33__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        2.92


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_33__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U2079/Y (CLKBUFX2TS)                                    0.27       0.57 f
  generate_mem_8_33__mem8_u/D[2] (mem8)                   0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_33__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        2.92


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_33__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U2082/Y (CLKBUFX2TS)                                    0.27       0.57 f
  generate_mem_8_33__mem8_u/D[3] (mem8)                   0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_33__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        2.92


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_33__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U2085/Y (CLKBUFX2TS)                                    0.27       0.57 f
  generate_mem_8_33__mem8_u/D[4] (mem8)                   0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_33__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        2.92


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_33__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U2088/Y (CLKBUFX2TS)                                    0.27       0.57 f
  generate_mem_8_33__mem8_u/D[5] (mem8)                   0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_33__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        2.92


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_33__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U2091/Y (CLKBUFX2TS)                                    0.27       0.57 f
  generate_mem_8_33__mem8_u/D[6] (mem8)                   0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_33__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        2.92


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_33__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U2094/Y (CLKBUFX2TS)                                    0.27       0.57 f
  generate_mem_8_33__mem8_u/D[7] (mem8)                   0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_33__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        2.92


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_34__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U2073/Y (CLKBUFX2TS)                                    0.27       0.57 f
  generate_mem_8_34__mem8_u/D[0] (mem8)                   0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_34__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        2.92


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_34__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U2076/Y (CLKBUFX2TS)                                    0.27       0.57 f
  generate_mem_8_34__mem8_u/D[1] (mem8)                   0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_34__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        2.92


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_34__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U2079/Y (CLKBUFX2TS)                                    0.27       0.57 f
  generate_mem_8_34__mem8_u/D[2] (mem8)                   0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_34__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        2.92


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_34__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U2082/Y (CLKBUFX2TS)                                    0.27       0.57 f
  generate_mem_8_34__mem8_u/D[3] (mem8)                   0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_34__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        2.92


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_34__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U2085/Y (CLKBUFX2TS)                                    0.27       0.57 f
  generate_mem_8_34__mem8_u/D[4] (mem8)                   0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_34__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        2.92


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_34__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U2088/Y (CLKBUFX2TS)                                    0.27       0.57 f
  generate_mem_8_34__mem8_u/D[5] (mem8)                   0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_34__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        2.92


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_34__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U2091/Y (CLKBUFX2TS)                                    0.27       0.57 f
  generate_mem_8_34__mem8_u/D[6] (mem8)                   0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_34__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        2.92


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_34__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U2094/Y (CLKBUFX2TS)                                    0.27       0.57 f
  generate_mem_8_34__mem8_u/D[7] (mem8)                   0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_34__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        2.92


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_35__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U957/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U2073/Y (CLKBUFX2TS)                                    0.27       0.57 f
  generate_mem_8_35__mem8_u/D[0] (mem8)                   0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_35__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        2.92


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_35__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U946/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U2076/Y (CLKBUFX2TS)                                    0.27       0.57 f
  generate_mem_8_35__mem8_u/D[1] (mem8)                   0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_35__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        2.92


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_35__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U935/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U2079/Y (CLKBUFX2TS)                                    0.27       0.57 f
  generate_mem_8_35__mem8_u/D[2] (mem8)                   0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_35__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        2.92


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_35__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U924/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U2082/Y (CLKBUFX2TS)                                    0.27       0.57 f
  generate_mem_8_35__mem8_u/D[3] (mem8)                   0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_35__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        2.92


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_35__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U913/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U2085/Y (CLKBUFX2TS)                                    0.27       0.57 f
  generate_mem_8_35__mem8_u/D[4] (mem8)                   0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_35__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        2.92


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_35__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U902/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U2088/Y (CLKBUFX2TS)                                    0.27       0.57 f
  generate_mem_8_35__mem8_u/D[5] (mem8)                   0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_35__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        2.92


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_35__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U891/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U2091/Y (CLKBUFX2TS)                                    0.27       0.57 f
  generate_mem_8_35__mem8_u/D[6] (mem8)                   0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_35__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        2.92


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_35__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U880/Y (CLKBUFX2TS)                                     0.22       0.30 f
  U2094/Y (CLKBUFX2TS)                                    0.27       0.57 f
  generate_mem_8_35__mem8_u/D[7] (mem8)                   0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_35__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        2.92


  Startpoint: A[11] (input port clocked by clk)
  Endpoint: A_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  A[11] (in)                               0.03       0.08 f
  U454/Y (INVX2TS)                         0.11       0.18 r
  U456/Y (INVX2TS)                         0.09       0.27 f
  A_out_reg_3_/D (EDFFX2TS)                0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  A_out_reg_3_/CK (EDFFX2TS)               0.00       4.00 r
  library setup time                      -0.78       3.22
  data required time                                  3.22
  -----------------------------------------------------------
  data required time                                  3.22
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         2.95


  Startpoint: CEN (input port clocked by clk)
  Endpoint: A_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  CEN (in)                                 0.03       0.08 f
  U376/Y (INVX2TS)                         0.11       0.19 r
  A_out_reg_1_/E (EDFFX1TS)                0.00       0.19 r
  data arrival time                                   0.19

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  A_out_reg_1_/CK (EDFFX1TS)               0.00       4.00 r
  library setup time                      -0.86       3.14
  data required time                                  3.14
  -----------------------------------------------------------
  data required time                                  3.14
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         2.96


  Startpoint: CEN (input port clocked by clk)
  Endpoint: A_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  CEN (in)                                 0.03       0.08 f
  U376/Y (INVX2TS)                         0.11       0.19 r
  A_out_reg_0_/E (EDFFX1TS)                0.00       0.19 r
  data arrival time                                   0.19

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  A_out_reg_0_/CK (EDFFX1TS)               0.00       4.00 r
  library setup time                      -0.86       3.14
  data required time                                  3.14
  -----------------------------------------------------------
  data required time                                  3.14
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         2.96


  Startpoint: CEN (input port clocked by clk)
  Endpoint: A_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  CEN (in)                                 0.03       0.08 f
  U376/Y (INVX2TS)                         0.11       0.19 r
  A_out_reg_5_/E (EDFFX1TS)                0.00       0.19 r
  data arrival time                                   0.19

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  A_out_reg_5_/CK (EDFFX1TS)               0.00       4.00 r
  library setup time                      -0.86       3.14
  data required time                                  3.14
  -----------------------------------------------------------
  data required time                                  3.14
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         2.96


  Startpoint: A[12] (input port clocked by clk)
  Endpoint: A_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  A[12] (in)                               0.03       0.08 f
  U464/Y (INVX2TS)                         0.11       0.18 r
  U466/Y (INVX2TS)                         0.09       0.27 f
  A_out_reg_4_/D (EDFFX1TS)                0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  A_out_reg_4_/CK (EDFFX1TS)               0.00       4.00 r
  library setup time                      -0.74       3.26
  data required time                                  3.26
  -----------------------------------------------------------
  data required time                                  3.26
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         2.98


  Startpoint: A[14] (input port clocked by clk)
  Endpoint: A_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  A[14] (in)                               0.03       0.08 f
  U460/Y (INVX2TS)                         0.11       0.18 r
  U462/Y (INVX2TS)                         0.09       0.27 f
  A_out_reg_6_/D (EDFFX1TS)                0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  A_out_reg_6_/CK (EDFFX1TS)               0.00       4.00 r
  library setup time                      -0.74       3.26
  data required time                                  3.26
  -----------------------------------------------------------
  data required time                                  3.26
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (MET)                                         2.98


  Startpoint: A[13] (input port clocked by clk)
  Endpoint: A_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  A[13] (in)                               0.03       0.08 f
  U457/Y (INVX2TS)                         0.10       0.18 r
  U459/Y (INVX2TS)                         0.08       0.26 f
  A_out_reg_5_/D (EDFFX1TS)                0.00       0.26 f
  data arrival time                                   0.26

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  A_out_reg_5_/CK (EDFFX1TS)               0.00       4.00 r
  library setup time                      -0.74       3.26
  data required time                                  3.26
  -----------------------------------------------------------
  data required time                                  3.26
  data arrival time                                  -0.26
  -----------------------------------------------------------
  slack (MET)                                         3.00


  Startpoint: A[9] (input port clocked by clk)
  Endpoint: A_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  A[9] (in)                                0.03       0.08 f
  U380/Y (INVX2TS)                         0.09       0.17 r
  U382/Y (INVX2TS)                         0.08       0.25 f
  A_out_reg_1_/D (EDFFX1TS)                0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  A_out_reg_1_/CK (EDFFX1TS)               0.00       4.00 r
  library setup time                      -0.74       3.26
  data required time                                  3.26
  -----------------------------------------------------------
  data required time                                  3.26
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         3.01


  Startpoint: A[8] (input port clocked by clk)
  Endpoint: A_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  A[8] (in)                                0.03       0.08 f
  U383/Y (INVX2TS)                         0.09       0.17 r
  U385/Y (INVX2TS)                         0.08       0.25 f
  A_out_reg_0_/D (EDFFX1TS)                0.00       0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  A_out_reg_0_/CK (EDFFX1TS)               0.00       4.00 r
  library setup time                      -0.74       3.26
  data required time                                  3.26
  -----------------------------------------------------------
  data required time                                  3.26
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         3.01


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_28__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U2074/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_28__mem8_u/D[0] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_28__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_28__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U2077/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_28__mem8_u/D[1] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_28__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_28__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U2080/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_28__mem8_u/D[2] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_28__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_28__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U2083/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_28__mem8_u/D[3] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_28__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_28__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U2086/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_28__mem8_u/D[4] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_28__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_28__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U2089/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_28__mem8_u/D[5] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_28__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_28__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U2092/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_28__mem8_u/D[6] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_28__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_28__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U2095/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_28__mem8_u/D[7] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_28__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_29__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U2074/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_29__mem8_u/D[0] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_29__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_29__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U2077/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_29__mem8_u/D[1] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_29__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_29__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U2080/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_29__mem8_u/D[2] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_29__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_29__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U2083/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_29__mem8_u/D[3] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_29__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_29__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U2086/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_29__mem8_u/D[4] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_29__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_29__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U2089/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_29__mem8_u/D[5] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_29__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_29__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U2092/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_29__mem8_u/D[6] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_29__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_29__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U2095/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_29__mem8_u/D[7] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_29__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_30__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U2074/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_30__mem8_u/D[0] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_30__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_30__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U2077/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_30__mem8_u/D[1] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_30__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_30__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U2080/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_30__mem8_u/D[2] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_30__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_30__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U2083/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_30__mem8_u/D[3] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_30__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_30__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U2086/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_30__mem8_u/D[4] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_30__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_30__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U2089/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_30__mem8_u/D[5] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_30__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_30__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U2092/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_30__mem8_u/D[6] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_30__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_30__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U2095/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_30__mem8_u/D[7] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_30__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_31__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U2074/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_31__mem8_u/D[0] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_31__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_31__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U2077/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_31__mem8_u/D[1] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_31__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_31__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U2080/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_31__mem8_u/D[2] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_31__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_31__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U2083/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_31__mem8_u/D[3] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_31__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_31__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U2086/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_31__mem8_u/D[4] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_31__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_31__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U2089/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_31__mem8_u/D[5] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_31__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_31__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U2092/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_31__mem8_u/D[6] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_31__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_31__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U2095/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_31__mem8_u/D[7] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_31__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_36__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U2072/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_36__mem8_u/D[0] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_36__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_36__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U2075/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_36__mem8_u/D[1] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_36__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_36__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U2078/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_36__mem8_u/D[2] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_36__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_36__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U2081/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_36__mem8_u/D[3] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_36__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_36__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U2084/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_36__mem8_u/D[4] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_36__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_36__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U2087/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_36__mem8_u/D[5] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_36__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_36__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U2090/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_36__mem8_u/D[6] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_36__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_36__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U2093/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_36__mem8_u/D[7] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_36__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_37__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U2072/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_37__mem8_u/D[0] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_37__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_37__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U2075/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_37__mem8_u/D[1] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_37__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_37__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U2078/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_37__mem8_u/D[2] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_37__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_37__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U2081/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_37__mem8_u/D[3] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_37__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_37__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U2084/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_37__mem8_u/D[4] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_37__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_37__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U2087/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_37__mem8_u/D[5] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_37__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_37__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U2090/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_37__mem8_u/D[6] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_37__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_37__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U2093/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_37__mem8_u/D[7] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_37__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_38__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U2072/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_38__mem8_u/D[0] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_38__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_38__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U2075/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_38__mem8_u/D[1] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_38__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_38__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U2078/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_38__mem8_u/D[2] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_38__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_38__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U2081/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_38__mem8_u/D[3] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_38__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_38__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U2084/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_38__mem8_u/D[4] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_38__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_38__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U2087/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_38__mem8_u/D[5] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_38__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_38__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U2090/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_38__mem8_u/D[6] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_38__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_38__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U2093/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_38__mem8_u/D[7] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_38__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[0] (input port clocked by clk)
  Endpoint: generate_mem_8_39__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[0] (in)                                               0.04       0.09 f
  U2072/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_39__mem8_u/D[0] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_39__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[1] (input port clocked by clk)
  Endpoint: generate_mem_8_39__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[1] (in)                                               0.04       0.09 f
  U2075/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_39__mem8_u/D[1] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_39__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[2] (input port clocked by clk)
  Endpoint: generate_mem_8_39__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[2] (in)                                               0.04       0.09 f
  U2078/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_39__mem8_u/D[2] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_39__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[3] (input port clocked by clk)
  Endpoint: generate_mem_8_39__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[3] (in)                                               0.04       0.09 f
  U2081/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_39__mem8_u/D[3] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_39__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[4] (input port clocked by clk)
  Endpoint: generate_mem_8_39__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[4] (in)                                               0.04       0.09 f
  U2084/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_39__mem8_u/D[4] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_39__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[5] (input port clocked by clk)
  Endpoint: generate_mem_8_39__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[5] (in)                                               0.04       0.09 f
  U2087/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_39__mem8_u/D[5] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_39__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[6] (input port clocked by clk)
  Endpoint: generate_mem_8_39__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[6] (in)                                               0.04       0.09 f
  U2090/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_39__mem8_u/D[6] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_39__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: D[7] (input port clocked by clk)
  Endpoint: generate_mem_8_39__mem8_u
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  D[7] (in)                                               0.04       0.09 f
  U2093/Y (CLKBUFX2TS)                                    0.26       0.34 f
  generate_mem_8_39__mem8_u/D[7] (mem8)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  generate_mem_8_39__mem8_u/CLK (mem8)                    0.00       4.00 r
  library setup time                                     -0.51       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.15


  Startpoint: A[10] (input port clocked by clk)
  Endpoint: A_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  A[10] (in)                               0.02       0.07 f
  A_out_reg_2_/D (EDFFX1TS)                0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  A_out_reg_2_/CK (EDFFX1TS)               0.00       4.00 r
  library setup time                      -0.74       3.26
  data required time                                  3.26
  -----------------------------------------------------------
  data required time                                  3.26
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                         3.19


1
