// Seed: 1080239545
module module_0 (
    output logic id_0,
    input id_1,
    output id_2,
    output id_3,
    output id_4,
    input id_5,
    output id_6,
    input id_7,
    input id_8,
    input id_9,
    output id_10
    , id_28,
    input wire id_11,
    input id_12,
    output id_13,
    output id_14,
    input logic id_15,
    input id_16,
    input id_17,
    input id_18,
    input logic id_19,
    input id_20,
    input id_21,
    output logic id_22,
    input logic id_23,
    input logic id_24,
    output id_25,
    output id_26,
    output id_27
);
  always @(posedge 1 or posedge id_7) begin
    id_4 = (1 === id_11[""]);
  end
endmodule
