

================================================================
== Synthesis Summary Report of 'array_xor'
================================================================
+ General Information: 
    * Date:           Thu Feb 27 14:42:33 2025
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        prj
    * Solution:       array_xor_sol (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu19p-fsvb3824-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |       Modules      | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |          |           |     |
    |       & Loops      | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT    | URAM|
    +--------------------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |+ array_xor         |     -|  0.76|        -|       -|         -|        0|     -|    rewind|     -|   -|  11 (~0%)|  329 (~0%)|    -|
    | o VITIS_LOOP_28_1  |     -|  2.41|        -|       -|         2|        1|     -|       yes|     -|   -|         -|          -|    -|
    +--------------------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-----------------+-----------+----------+
| Port            | Direction | Bitwidth |
+-----------------+-----------+----------+
| arr_d1_address0 | out       | 4        |
| arr_d1_d0       | out       | 32       |
| arr_s1_address0 | out       | 4        |
| arr_s1_q0       | in        | 32       |
| arr_s2_address0 | out       | 4        |
| arr_s2_q0       | in        | 32       |
+-----------------+-----------+----------+

* Other Ports
+-----------+---------+-----------+----------+
| Port      | Mode    | Direction | Bitwidth |
+-----------+---------+-----------+----------+
| ap_core   | ap_none | in        | 8        |
| ap_parent | ap_none | in        | 8        |
| ap_part   | ap_none | in        | 8        |
| count     | ap_none | in        | 32       |
+-----------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+-------------+-----------------------------------+
| Interface | Type        | Ports                             |
+-----------+-------------+-----------------------------------+
| ap_ce     | clockenable | ap_ce                             |
| ap_clk    | clock       | ap_clk                            |
| ap_rst    | reset       | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs  | ap_done ap_idle ap_ready ap_start |
+-----------+-------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------+-----------+---------------+
| Argument  | Direction | Datatype      |
+-----------+-----------+---------------+
| ap_core   | in        | unsigned char |
| ap_part   | in        | unsigned char |
| ap_parent | in        | unsigned char |
| arr_d1    | out       | int*          |
| arr_s1    | in        | int*          |
| arr_s2    | in        | int*          |
| count     | in        | int           |
+-----------+-----------+---------------+

* SW-to-HW Mapping
+-----------+-----------------+---------+----------+
| Argument  | HW Interface    | HW Type | HW Usage |
+-----------+-----------------+---------+----------+
| ap_core   | ap_core         | port    |          |
| ap_part   | ap_part         | port    |          |
| ap_parent | ap_parent       | port    |          |
| arr_d1    | arr_d1_address0 | port    | offset   |
| arr_d1    | arr_d1_ce0      | port    |          |
| arr_d1    | arr_d1_we0      | port    |          |
| arr_d1    | arr_d1_d0       | port    |          |
| arr_s1    | arr_s1_address0 | port    | offset   |
| arr_s1    | arr_s1_ce0      | port    |          |
| arr_s1    | arr_s1_q0       | port    |          |
| arr_s2    | arr_s2_address0 | port    | offset   |
| arr_s2    | arr_s2_ce0      | port    |          |
| arr_s2    | arr_s2_q0       | port    |          |
| count     | count           | port    |          |
+-----------+-----------------+---------+----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.


================================================================
== Bind Op Report
================================================================
+---------------------------+-----+--------+---------------+--------+----------+---------+
| Name                      | DSP | Pragma | Variable      | Op     | Impl     | Latency |
+---------------------------+-----+--------+---------------+--------+----------+---------+
| + array_xor               | 0   |        |               |        |          |         |
|   empty_fu_101_p2         |     |        | empty         | setgt  | auto     | 0       |
|   xor_ln28_fu_107_p2      |     |        | xor_ln28      | xor    | auto     | 0       |
|   select_ln28_fu_113_p3   |     |        | select_ln28   | select | auto_sel | 0       |
|   empty_7_fu_121_p2       |     |        | empty_7       | setgt  | auto     | 0       |
|   xor_ln28_1_fu_127_p2    |     |        | xor_ln28_1    | xor    | auto     | 0       |
|   select_ln28_1_fu_133_p3 |     |        | select_ln28_1 | select | auto_sel | 0       |
|   icmp_ln28_fu_153_p2     |     |        | icmp_ln28     | seteq  | auto     | 0       |
|   add_ln28_fu_159_p2      |     |        | add_ln28      | add    | fabric   | 0       |
|   xor_ln29_fu_176_p2      |     |        | xor_ln29      | xor    | auto     | 0       |
+---------------------------+-----+--------+---------------+--------+----------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+------------------------------------------+-------------------------------------------------------------------------------------+
| Type            | Options                                  | Location                                                                            |
+-----------------+------------------------------------------+-------------------------------------------------------------------------------------+
| inline          |                                          | ../tutorial_example/source/cnn.h:100 in shiftup                                     |
| inline          |                                          | ../tutorial_example/source/cnn.h:114 in shiftleft                                   |
| inline          |                                          | ../tutorial_example/source/cnn.h:138 in shiftdown                                   |
| array_partition | variable=arr_complete type=complete      | ../tutorial_example/source/hls.cpp:17 in assign_array_complete, arr_complete        |
| disaggregate    | variable=vec_s1                          | ../tutorial_example/source/hls.cpp:35 in vector_add, vec_s1                         |
| disaggregate    | variable=vec_s2                          | ../tutorial_example/source/hls.cpp:36 in vector_add, vec_s2                         |
| disaggregate    | variable=vec_d1                          | ../tutorial_example/source/hls.cpp:37 in vector_add, vec_d1                         |
| pipeline        | OFF                                      | ../tutorial_example/source/hls.cpp:46 in fill_value                                 |
| array_partition | variable=tc_arr type=complete            | ../tutorial_example/source/hls.cpp:66 in hevc_loop_filter_chroma_8bit_hls, tc_arr   |
| array_partition | variable=no_p_arr type=complete          | ../tutorial_example/source/hls.cpp:67 in hevc_loop_filter_chroma_8bit_hls, no_p_arr |
| array_partition | variable=no_q_arr type=complete          | ../tutorial_example/source/hls.cpp:68 in hevc_loop_filter_chroma_8bit_hls, no_q_arr |
| unroll          | OFF = TRUE                               | ../tutorial_example/source/hls.cpp:78 in hevc_loop_filter_chroma_8bit_hls           |
| pipeline        |                                          | ../tutorial_example/source/hls.cpp:88 in hevc_loop_filter_chroma_8bit_hls           |
| interface       | ap_memory port=pixel storage_type=RAM_2P | ../tutorial_example/source/hls.cpp:118 in cnn_hls, pixel                            |
+-----------------+------------------------------------------+-------------------------------------------------------------------------------------+


