// Seed: 2878623305
module module_0 (
    id_1
);
  input wire id_1;
  wire id_2;
  module_2 modCall_1 (id_2);
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    input tri0 id_2,
    input supply1 id_3,
    input wor id_4,
    input wire id_5,
    output wand id_6
);
  logic id_8 = 1, id_9;
  logic id_10 = 1;
  assign id_6 = id_5 * id_9;
  module_0 modCall_1 (id_10);
  assign id_6 = -1;
  wire id_11;
endmodule
module module_2 #(
    parameter id_2 = 32'd95
) (
    id_1
);
  output tri1 id_1;
  logic _id_2;
  wire [-1 : id_2] id_3;
  assign id_1 = -1;
endmodule
