
---------- Begin Simulation Statistics ----------
final_tick                               15680166963174                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 162541                       # Simulator instruction rate (inst/s)
host_mem_usage                               17386784                       # Number of bytes of host memory used
host_op_rate                                   278409                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3455.89                       # Real time elapsed on the host
host_tick_rate                                8365392                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   561722727                       # Number of instructions simulated
sim_ops                                     962150719                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.028910                       # Number of seconds simulated
sim_ticks                                 28909844550                       # Number of ticks simulated
system.cpu0.Branches                                1                       # Number of branches fetched
system.cpu0.committedInsts                         16                       # Number of instructions committed
system.cpu0.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1368650                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops         1747                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      2683895                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops         1747                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    13                       # Number of float alu accesses
system.cpu0.num_fp_insts                           13                       # number of float instructions
system.cpu0.num_fp_register_reads                  23                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   14                       # Number of integer alu accesses
system.cpu0.num_int_insts                          14                       # number of integer instructions
system.cpu0.num_int_register_reads                 31                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu0.num_load_insts                          6                       # Number of load instructions
system.cpu0.num_mem_refs                            7                       # number of memory refs
system.cpu0.num_store_insts                         1                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        9     40.91%     40.91% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     40.91% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  4     18.18%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 2      9.09%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.18% # Class of executed instruction
system.cpu0.op_class::MemRead                       2      9.09%     77.27% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     77.27% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  4     18.18%     95.45% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 1      4.55%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        22                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                5                       # Number of branches fetched
system.cpu1.committedInsts                         15                       # Number of instructions committed
system.cpu1.committedOps                           27                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests           51                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      1856004                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops          240                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      3699492                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops          242                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              32                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        32                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  16                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          2                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   27                       # Number of integer alu accesses
system.cpu1.num_int_insts                          27                       # number of integer instructions
system.cpu1.num_int_register_reads                 52                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                21                       # number of times the integer registers were written
system.cpu1.num_load_insts                          5                       # Number of load instructions
system.cpu1.num_mem_refs                            6                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       21     77.78%     77.78% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     77.78% # Class of executed instruction
system.cpu1.op_class::MemRead                       5     18.52%     96.30% # Class of executed instruction
system.cpu1.op_class::MemWrite                      1      3.70%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        27                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         15                       # Number of instructions committed
system.cpu2.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      2529403                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          212                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      5059510                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          212                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              32                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        32                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   7                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu2.num_fp_insts                           12                       # number of float instructions
system.cpu2.num_fp_register_reads                  23                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 11                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   17                       # Number of integer alu accesses
system.cpu2.num_int_insts                          17                       # number of integer instructions
system.cpu2.num_int_register_reads                 32                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                12                       # number of times the integer registers were written
system.cpu2.num_load_insts                          5                       # Number of load instructions
system.cpu2.num_mem_refs                            5                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        9     36.00%     36.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     36.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      3     12.00%     48.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     48.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     48.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     48.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     48.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     48.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     48.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  2      8.00%     56.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     56.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     56.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  4     16.00%     72.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     72.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     72.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 2      8.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     80.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       4     16.00%     96.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  1      4.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        25                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                3                       # Number of branches fetched
system.cpu3.committedInsts                         16                       # Number of instructions committed
system.cpu3.committedOps                           27                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests          218                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests       301061                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops          413                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests       603001                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops          413                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  22                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                 16                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     8                       # Number of float alu accesses
system.cpu3.num_fp_insts                            8                       # number of float instructions
system.cpu3.num_fp_register_reads                   2                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  7                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   22                       # Number of integer alu accesses
system.cpu3.num_int_insts                          22                       # number of integer instructions
system.cpu3.num_int_register_reads                 41                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                16                       # number of times the integer registers were written
system.cpu3.num_load_insts                          5                       # Number of load instructions
system.cpu3.num_mem_refs                            5                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       17     62.96%     62.96% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     62.96% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     62.96% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      4     14.81%     77.78% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     77.78% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  1      3.70%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     81.48% # Class of executed instruction
system.cpu3.op_class::MemRead                       2      7.41%     88.89% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     88.89% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  3     11.11%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        27                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      1909893                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        3836935                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       933856                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1948021                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads         37864523                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        31427049                       # number of cc regfile writes
system.switch_cpus0.committedInsts           79495436                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122677241                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      1.092092                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.092092                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        101783331                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes        50376938                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  50217                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts         8007                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches         8173417                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            1.414267                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            29335264                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores           8073797                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       20186963                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     21278631                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          499                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts      8087702                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    122889602                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     21261467                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        19530                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    122781487                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents         85748                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     10130678                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles          8449                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     10283841                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents          544                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect         1789                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect         6218                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        152950878                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            122759623                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.601749                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers         92037978                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              1.414016                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             122769624                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       118920577                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       54092711                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.915674                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.915674                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass         6589      0.01%      0.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     63535526     51.74%     51.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult         2354      0.00%     51.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     51.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd      1966464      1.60%     53.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     53.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     53.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     53.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     53.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     53.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     53.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     53.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     53.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     53.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      2590593      2.11%     55.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     55.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     55.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc      1181932      0.96%     56.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     56.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     56.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     56.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     56.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     56.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     56.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd      9569322      7.79%     64.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp       376832      0.31%     64.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      2048002      1.67%     66.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv      2276353      1.85%     68.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     68.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult      9491769      7.73%     75.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt       409602      0.33%     76.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     76.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     76.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     76.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      7611773      6.20%     82.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      2805828      2.28%     84.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     13659142     11.12%     95.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite      5268936      4.29%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     122801017                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses       59324402                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    118211661                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses     58869183                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes     59039247                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            1204209                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009806                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         551070     45.76%     45.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     45.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     45.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     45.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     45.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     45.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     45.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     45.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     45.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     45.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     45.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     45.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     45.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu         29452      2.45%     48.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     48.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     48.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     48.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     48.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     48.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     48.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     48.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     48.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     48.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd        50546      4.20%     52.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     52.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     52.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     52.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv        18245      1.52%     53.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     53.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult       105430      8.76%     62.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     62.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     62.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     62.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     62.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     62.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     62.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     62.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     62.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     62.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     62.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     62.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     62.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     62.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        215857     17.93%     80.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         4168      0.35%     80.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead       228589     18.98%     99.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite          852      0.07%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses      64674235                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    215363578                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     63890440                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes     64063121                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         122889593                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        122801017                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined       212230                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued         2895                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined       376168                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     86766101                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.415311                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.528679                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     61394279     70.76%     70.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2696203      3.11%     73.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      2571918      2.96%     76.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      2560530      2.95%     79.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      3244784      3.74%     83.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3404019      3.92%     87.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3219760      3.71%     91.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      3435267      3.96%     95.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      4239341      4.89%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     86766101                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  1.414492                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads       718065                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       679776                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     21278631                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      8087702                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads       49831953                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles                86816318                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    227                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads         82879556                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        33986764                       # number of cc regfile writes
system.switch_cpus1.committedInsts           54501262                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             93859446                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.592923                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.592923                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_writes              56                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  11875                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      1296190                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        21792494                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.732435                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            37408607                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores           7768672                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       35942824                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     34321250                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        46785                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts      8951002                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    172273516                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     29639935                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      3872953                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    150403639                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        168641                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents      3330322                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       1255740                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles      3637081                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         5822                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       713270                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       582920                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        157450246                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            148518952                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.654864                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        103108563                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.710726                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             149533105                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       215496211                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      120849909                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.627777                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.627777                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass        64626      0.04%      0.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    114613959     74.29%     74.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       157966      0.10%     74.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv       400547      0.26%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     74.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     30946551     20.06%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8092943      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     154276592                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            2964640                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.019216                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        2604868     87.86%     87.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     87.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     87.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     87.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     87.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     87.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     87.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     87.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     87.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     87.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     87.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     87.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     87.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     87.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     87.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     87.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     87.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     87.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     87.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     87.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     87.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     87.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     87.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     87.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     87.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     87.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     87.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     87.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     87.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     87.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     87.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     87.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     87.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     87.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     87.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     87.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     87.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     87.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     87.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     87.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     87.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     87.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     87.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        332709     11.22%     99.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        27063      0.91%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     157176606                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    398894045                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    148518952                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    250693101                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         172273516                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        154276592                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     78413977                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       571778                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined     85035021                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     86804443                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.777289                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.690256                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     53722805     61.89%     61.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      5057690      5.83%     67.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      3416334      3.94%     71.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      2366344      2.73%     74.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      3426844      3.95%     78.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4472190      5.15%     83.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      5333427      6.14%     89.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      4852158      5.59%     95.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      4156651      4.79%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     86804443                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.777046                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      3363649                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1123203                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     34321250                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8951002                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads       80965281                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles                86816318                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                     56                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        165500924                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       117704693                       # number of cc regfile writes
system.switch_cpus2.committedInsts          250000001                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            423135385                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.347265                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.347265                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        362173502                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       162817805                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  27783                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       118030                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        29338841                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            4.951945                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            52558469                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores           2292790                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles        2401308                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     50437523                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts          502                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts      2305470                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    431520590                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     50265679                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       128709                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    429909671                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents         24910                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents       135169                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        174366                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       161305                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents           76                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       114825                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect         3205                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        644013500                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            429037002                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.589642                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        379737706                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              4.941894                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             429800632                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       379259412                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      225144983                       # number of integer regfile writes
system.switch_cpus2.ipc                      2.879643                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                2.879643                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass       684668      0.16%      0.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    215305190     50.07%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        35848      0.01%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv           21      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            1      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu        28776      0.01%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc     37956212      8.83%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     37952061      8.83%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt     47520652     11.05%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     37950656      8.82%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     39331008      9.15%     96.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       924620      0.22%     97.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     10978709      2.55%     99.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      1369966      0.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     430038388                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      174417307                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    348197473                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    173720270                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    178380774                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            1449760                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003371                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         386905     26.69%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     26.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu          3309      0.23%     26.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     26.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     26.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     26.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     26.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     26.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     26.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     26.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     26.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     26.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     26.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     26.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     26.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt          822      0.06%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     26.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         91443      6.31%     33.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       333934     23.03%     56.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead       438658     30.26%     86.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       194689     13.43%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     256386173                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    600119555                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    255316732                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    261524958                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         431520044                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        430038388                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded          546                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined      8385066                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued         1965                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          463                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined      4853698                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     86788535                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     4.955014                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.519739                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      7208021      8.31%      8.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      3087680      3.56%     11.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      6413381      7.39%     19.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7206910      8.30%     27.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     10483644     12.08%     39.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     12398541     14.29%     53.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     10694834     12.32%     66.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      9957261     11.47%     77.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     19338263     22.28%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     86788535                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  4.953428                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads        14756                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        48420                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     50437523                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      2305470                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      111301496                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles                86816318                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    142                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        193576726                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        91957422                       # number of cc regfile writes
system.switch_cpus3.committedInsts          177725966                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            322478546                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.488484                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.488484                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        127576247                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes        87121348                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  68177                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts       641361                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        31784050                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            3.863548                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            63985809                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          18461089                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles        8854463                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     46577871                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts           13                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts         1350                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     19275427                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    345551852                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     45524720                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1619405                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    335419016                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents         31070                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents      1427146                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles        501501                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles      1476087                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents         5534                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       306337                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       335024                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        420945309                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            335217356                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.553939                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        233177890                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              3.861225                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             335350878                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       367787314                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      186524316                       # number of integer regfile writes
system.switch_cpus3.ipc                      2.047149                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                2.047149                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass        40692      0.01%      0.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    210681100     62.51%     62.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult            0      0.00%     62.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     62.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd     26544476      7.88%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     70.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu      4069335      1.21%     71.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     71.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     71.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc      1294047      0.38%     71.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     71.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     71.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     71.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     71.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     71.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     10141943      3.01%     75.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp          182      0.00%     75.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt     12761730      3.79%     78.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv      1087379      0.32%     79.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult      5928675      1.76%     80.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt       216838      0.06%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     80.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     24779310      7.35%     88.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     12366637      3.67%     91.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     20992154      6.23%     98.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      6133924      1.82%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     337038422                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      107969216                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    214568720                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    105871369                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    113328467                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            4900034                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.014539                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        3205156     65.41%     65.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     65.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     65.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd        86098      1.76%     67.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     67.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     67.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     67.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     67.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     67.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     67.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     67.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     67.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     67.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu        131804      2.69%     69.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            1      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd           93      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp           18      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            2      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult         1926      0.04%     69.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     69.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        667068     13.61%     83.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       208100      4.25%     87.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead       472250      9.64%     97.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       127518      2.60%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     233928548                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    551362538                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    229345987                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    255302096                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         345551839                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        337038422                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded           13                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined     23073200                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       206240                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined     37557662                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     86748141                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     3.885252                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.920269                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     21748982     25.07%     25.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      3855730      4.44%     29.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      4674490      5.39%     34.90% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7871535      9.07%     43.98% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      9078772     10.47%     54.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      7629889      8.80%     63.24% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      9655481     11.13%     74.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     10044408     11.58%     85.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     12188854     14.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     86748141                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  3.882201                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      5538123                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3109892                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     46577871                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     19275427                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      132784854                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles                86816318                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    283                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            1                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     23972156                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23972157                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            1                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     24684230                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24684231                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      2328776                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2328782                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            6                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      3562456                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3562462                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 101747200950                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 101747200950                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 101747200950                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 101747200950                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            7                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     26300932                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     26300939                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            7                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     28246686                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     28246693                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.857143                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.088543                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.088544                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.857143                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.126119                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.126120                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 43691.278573                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 43691.166004                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 28560.970564                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28560.922460                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            2                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          832                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs            2                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   138.666667                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1314380                       # number of writebacks
system.cpu0.dcache.writebacks::total          1314380                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      1304476                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1304476                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      1304476                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1304476                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      1024300                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1024300                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      1365655                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1365655                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  40026204729                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  40026204729                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  73758002499                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  73758002499                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.038945                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.038945                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.048347                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.048347                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 39076.642321                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 39076.642321                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 54009.250139                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 54009.250139                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1314380                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            1                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     16241073                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       16241074                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            5                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      1990324                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1990329                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  89566404939                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  89566404939                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     18231397                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     18231403                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.833333                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.109170                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.109170                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 45000.916905                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45000.803857                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      1235618                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1235618                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data       754706                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       754706                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  30657134844                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  30657134844                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.041396                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.041396                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 40621.294708                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 40621.294708                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data      7731083                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7731083                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       338452                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       338453                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  12180796011                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  12180796011                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data      8069535                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      8069536                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data            1                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.041942                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.041942                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 35989.729743                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 35989.623407                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data        68858                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        68858                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       269594                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       269594                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   9369069885                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   9369069885                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.033409                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.033409                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 34752.516321                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 34752.516321                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data       712074                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total       712074                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data      1233680                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total      1233680                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data      1945754                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total      1945754                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.634037                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.634037                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data       341355                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total       341355                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data  33731797770                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total  33731797770                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.175436                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.175436                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 98817.353693                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 98817.353693                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.880352                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           26081694                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1314892                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            19.835617                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     15651257119623                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.011556                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.868797                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000023                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999744                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999766                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          295                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          213                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        227288436                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       227288436                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           21                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst      9417391                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         9417412                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           21                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst      9417391                       # number of overall hits
system.cpu0.icache.overall_hits::total        9417412                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          405                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           408                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          405                       # number of overall misses
system.cpu0.icache.overall_misses::total          408                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     47140479                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     47140479                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     47140479                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     47140479                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           24                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst      9417796                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      9417820                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           24                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst      9417796                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      9417820                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.125000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000043                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.125000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000043                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 116396.244444                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 115540.389706                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 116396.244444                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 115540.389706                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks            1                       # number of writebacks
system.cpu0.icache.writebacks::total                1                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           59                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           59                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           59                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           59                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          346                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          346                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          346                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          346                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     42133491                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     42133491                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     42133491                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     42133491                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000037                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000037                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000037                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000037                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 121773.095376                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 121773.095376                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 121773.095376                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 121773.095376                       # average overall mshr miss latency
system.cpu0.icache.replacements                     1                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           21                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst      9417391                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        9417412                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          405                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          408                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     47140479                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     47140479                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst      9417796                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      9417820                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.125000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 116396.244444                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 115540.389706                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           59                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           59                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          346                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          346                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     42133491                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     42133491                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 121773.095376                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 121773.095376                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          162.585355                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            9417761                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              349                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         26984.988539                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     3.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   159.585356                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.005859                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.311690                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.317550                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          348                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           99                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          249                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.679688                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         75342909                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        75342909                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        1096412                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty      1202219                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      1056134                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq        54270                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp        54270                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        218830                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       218829                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      1096415                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          699                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      4052707                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            4053406                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        22400                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    168273344                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           168295744                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                       943973                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic               60414272                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       2313488                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.000756                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.027493                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             2311738     99.92%     99.92% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                1750      0.08%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         2313488                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      1769111118                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           6.1                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         345654                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     1331643024                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          4.6                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       368564                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         368564                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       368564                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        368564                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          346                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data       946326                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       946681                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            6                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          346                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data       946326                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       946681                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     41896728                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data  70967676618                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  71009573346                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     41896728                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data  70967676618                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  71009573346                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          346                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      1314890                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1315245                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          346                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      1314890                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1315245                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.719700                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.719775                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.719700                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.719775                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 121088.809249                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 74992.842443                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 75008.976990                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 121088.809249                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 74992.842443                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 75008.976990                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks       943973                       # number of writebacks
system.cpu0.l2cache.writebacks::total          943973                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          346                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data       946326                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       946672                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          346                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data       946326                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       946672                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     41781510                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data  70652551392                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  70694332902                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     41781510                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data  70652551392                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  70694332902                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.719700                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.719769                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.719700                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.719769                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 120755.809249                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 74659.843851                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 74676.691507                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 120755.809249                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 74659.843851                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 74676.691507                       # average overall mshr miss latency
system.cpu0.l2cache.replacements               943973                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       679450                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       679450                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       679450                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       679450                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       634927                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       634927                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       634927                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       634927                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data        54127                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total        54127                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_misses::.switch_cpus0.data          143                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total          143                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data        54270                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total        54270                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_miss_rate::.switch_cpus0.data     0.002635                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.002635                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_misses::.switch_cpus0.data          143                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total          143                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data      2577753                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total      2577753                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.002635                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.002635                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 18026.244755                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18026.244755                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data        17050                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        17050                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data       201779                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total       201780                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data   8801703153                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total   8801703153                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       218829                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       218830                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.922085                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.922086                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 43620.511317                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 43620.295138                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data       201779                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total       201779                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   8734511079                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total   8734511079                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.922085                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.922081                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 43287.512967                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 43287.512967                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data       351514                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       351514                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          346                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data       744547                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total       744901                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     41896728                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data  62165973465                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total  62207870193                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          346                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      1096061                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      1096415                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.679293                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.679397                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 121088.809249                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 83495.029145                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 83511.594417                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          346                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       744547                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       744893                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     41781510                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  61918040313                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  61959821823                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.679293                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.679390                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 120755.809249                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 83162.030487                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 83179.492656                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        4083.655422                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           2683745                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          948069                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            2.830749                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks     6.350432                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.021789                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.033296                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst     2.392846                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  4074.857059                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.001550                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000005                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000008                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.000584                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.994838                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.996986                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          295                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         2574                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         1227                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        43890341                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       43890341                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 15651257129280                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  28909833894                       # Cumulative time (in ticks) in various power states
system.cpu0.thread29488.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread29488.numOps                      0                       # Number of Ops committed
system.cpu0.thread29488.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     27290351                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27290352                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     27290351                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27290352                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      2671337                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2671342                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      2671338                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2671343                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 107790159609                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 107790159609                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 107790159609                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 107790159609                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     29961688                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     29961694                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     29961689                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     29961695                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.833333                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.089158                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.089159                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.833333                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.089158                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.089159                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 40350.640750                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 40350.565225                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 40350.625645                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 40350.550120                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         2998                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          103                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs   272.545455                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          103                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1842889                       # number of writebacks
system.cpu1.dcache.writebacks::total          1842889                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data       814874                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       814874                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data       814874                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       814874                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      1856463                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1856463                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      1856464                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1856464                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  54951473853                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  54951473853                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  54951573753                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  54951573753                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.061961                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.061961                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.061961                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.061961                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 29600.091062                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 29600.091062                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 29600.128930                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 29600.128930                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1842889                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     22313003                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22313003                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            5                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      2434909                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2434914                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 104922992313                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 104922992313                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     24747912                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     24747917                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data            1                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.098388                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.098389                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 43091.134951                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 43091.046465                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data       814817                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       814817                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      1620092                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1620092                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  52163179605                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  52163179605                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.065464                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.065464                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 32197.665074                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 32197.665074                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            1                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data      4977348                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4977349                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       236428                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       236428                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   2867167296                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2867167296                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data      5213776                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5213777                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.045347                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.045347                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 12127.020894                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 12127.020894                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data           57                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           57                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       236371                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       236371                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   2788294248                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2788294248                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.045336                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.045336                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 11796.262012                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 11796.262012                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data        99900                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        99900                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data        99900                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total        99900                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.717925                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           29156906                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1843401                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.816909                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.005118                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.712808                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000010                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999439                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999449                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          493                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        241536961                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       241536961                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           17                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     23330396                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23330413                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           17                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     23330396                       # number of overall hits
system.cpu1.icache.overall_hits::total       23330413                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          118                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           121                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          118                       # number of overall misses
system.cpu1.icache.overall_misses::total          121                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     12780207                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     12780207                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     12780207                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     12780207                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           20                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     23330514                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23330534                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           20                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     23330514                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23330534                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.150000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000005                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.150000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000005                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 108306.838983                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 105621.545455                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 108306.838983                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 105621.545455                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           34                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           34                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           34                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           34                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           84                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           84                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           84                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           84                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      9079578                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      9079578                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      9079578                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      9079578                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 108090.214286                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 108090.214286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 108090.214286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 108090.214286                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           17                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     23330396                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23330413                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            3                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          118                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          121                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     12780207                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     12780207                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     23330514                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23330534                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.150000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 108306.838983                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 105621.545455                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           34                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           34                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           84                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           84                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      9079578                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      9079578                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 108090.214286                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 108090.214286                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           82.605331                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           23330500                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               87                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         268166.666667                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     3.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    79.605331                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.005859                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.155479                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.161339                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           83                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           83                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.162109                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        186644359                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       186644359                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         20                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        1620182                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      1173267                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      1531862                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq        13112                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp        13112                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        223306                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       223306                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      1620185                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          174                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      5555915                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            5556089                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         5568                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    235922432                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           235928000                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                       862243                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic               55183488                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       2718843                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000109                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.010521                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             2718548     99.99%     99.99% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                 293      0.01%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   2      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         2718843                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      2459292246                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           8.5                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy          83916                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     1845919232                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          6.4                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst            2                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       977259                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         977261                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst            2                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       977259                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        977261                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst           82                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data       866138                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total       866228                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst           82                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data       866138                       # number of overall misses
system.cpu1.l2cache.overall_misses::total       866228                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst      9015309                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  49790989170                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  49800004479                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst      9015309                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  49790989170                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  49800004479                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst           84                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      1843397                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      1843489                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst           84                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      1843397                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      1843489                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.976190                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.469860                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.469885                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.976190                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.469860                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.469885                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 109942.792683                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 57486.207937                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 57490.642740                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 109942.792683                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 57486.207937                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 57490.642740                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks       862240                       # number of writebacks
system.cpu1.l2cache.writebacks::total          862240                       # number of writebacks
system.cpu1.l2cache.demand_mshr_hits::.switch_cpus1.data            2                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.overall_mshr_hits::.switch_cpus1.data            2                       # number of overall MSHR hits
system.cpu1.l2cache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst           82                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data       866136                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total       866218                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst           82                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data       866136                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total       866218                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst      8988003                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  49502550231                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  49511538234                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst      8988003                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  49502550231                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  49511538234                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.976190                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.469859                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.469880                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.976190                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.469859                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.469880                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 109609.792683                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 57153.322609                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 57158.288369                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 109609.792683                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 57153.322609                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 57158.288369                       # average overall mshr miss latency
system.cpu1.l2cache.replacements               862240                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       982880                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       982880                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       982880                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       982880                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       859961                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       859961                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       859961                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       859961                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data        13111                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total        13111                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data        13111                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total        13111                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       111073                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       111073                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data       112232                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       112232                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data   2136778083                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total   2136778083                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       223305                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       223305                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.502595                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.502595                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 19038.937941                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 19038.937941                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_hits::.switch_cpus1.data            2                       # number of ReadExReq MSHR hits
system.cpu1.l2cache.ReadExReq_mshr_hits::total            2                       # number of ReadExReq MSHR hits
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data       112230                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       112230                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   2099388843                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   2099388843                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.502586                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.502586                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 18706.128869                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 18706.128869                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst            2                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       866186                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       866188                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst           82                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data       753906                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total       753996                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      9015309                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data  47654211087                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total  47663226396                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst           84                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      1620092                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      1620184                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.976190                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.465348                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.465377                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 109942.792683                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 63209.751729                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 63214.163465                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           82                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       753906                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total       753988                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      8988003                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  47403161388                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  47412149391                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.976190                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.465348                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.465372                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 109609.792683                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 62876.753054                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 62881.835508                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        4082.078089                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           3699436                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs          866336                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            4.270209                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     0.796667                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.016245                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.032822                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst     0.311473                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  4080.920882                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000194                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000004                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000008                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.000076                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.996319                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.996601                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          575                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         3339                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          182                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        60057392                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       60057392                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 15651257129280                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  28909833894                       # Cumulative time (in ticks) in various power states
system.cpu1.thread29488.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread29488.numOps                      0                       # Number of Ops committed
system.cpu1.thread29488.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            3                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     42683821                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        42683824                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            3                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     42970269                       # number of overall hits
system.cpu2.dcache.overall_hits::total       42970272                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      7501570                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       7501572                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            2                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      7556604                       # number of overall misses
system.cpu2.dcache.overall_misses::total      7556606                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  35302102543                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  35302102543                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  35302102543                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  35302102543                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            5                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     50185391                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     50185396                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            5                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     50526873                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     50526878                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.400000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.149477                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.149477                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.400000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.149556                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.149556                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data  4705.961891                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  4705.960636                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data  4671.688836                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  4671.687599                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        33569                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             80                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   419.612500                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2529403                       # number of writebacks
system.cpu2.dcache.writebacks::total          2529403                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      4985849                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4985849                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      4985849                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4985849                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      2515721                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2515721                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      2529914                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2529914                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  14475225601                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  14475225601                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  15893381359                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  15893381359                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.050129                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.050129                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.050071                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.050071                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data  5753.907369                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  5753.907369                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data  6282.182461                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  6282.182461                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2529403                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            3                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     42284066                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       42284069                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            2                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      7484836                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      7484838                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  33845968818                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  33845968818                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     49768902                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     49768907                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.400000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.150392                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.150392                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data  4521.938599                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  4521.937391                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      4985845                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4985845                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      2498991                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2498991                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  13024702593                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  13024702593                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.050212                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.050212                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data  5211.984594                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  5211.984594                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data       399755                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        399755                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        16734                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        16734                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   1456133725                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1456133725                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data       416489                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       416489                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.040179                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.040179                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 87016.476933                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 87016.476933                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data            4                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        16730                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        16730                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   1450523008                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1450523008                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.040169                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.040169                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 86701.913210                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 86701.913210                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data       286448                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       286448                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data        55034                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        55034                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data       341482                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       341482                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.161162                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.161162                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data        14193                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        14193                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data   1418155758                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   1418155758                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.041563                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.041563                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 99919.379835                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 99919.379835                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.688149                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           45500188                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2529915                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            17.984868                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.002327                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.685822                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000005                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999386                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999391                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          510                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        406744939                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       406744939                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           20                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     20356558                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        20356578                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           20                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     20356558                       # number of overall hits
system.cpu2.icache.overall_hits::total       20356578                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          212                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           214                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          212                       # number of overall misses
system.cpu2.icache.overall_misses::total          214                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     18451863                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     18451863                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     18451863                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     18451863                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           22                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     20356770                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     20356792                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           22                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     20356770                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     20356792                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.090909                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000010                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.090909                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000010                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 87037.089623                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 86223.658879                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 87037.089623                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 86223.658879                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           23                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           23                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          189                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          189                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          189                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          189                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     16777206                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     16777206                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     16777206                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     16777206                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 88768.285714                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 88768.285714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 88768.285714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 88768.285714                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           20                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     20356558                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       20356578                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          212                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          214                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     18451863                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     18451863                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     20356770                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     20356792                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 87037.089623                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 86223.658879                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           23                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          189                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          189                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     16777206                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     16777206                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 88768.285714                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 88768.285714                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          149.365913                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           20356769                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              191                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         106579.942408                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   147.365913                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.287824                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.291730                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          190                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          187                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.371094                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        162854527                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       162854527                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        2513377                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty        95709                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      2477447                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq            1                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp            1                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq         16729                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp        16729                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      2513377                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          381                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      7589235                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            7589616                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        12160                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    323796352                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           323808512                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                        43754                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                2800256                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       2573860                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000084                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.009139                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             2573645     99.99%     99.99% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 215      0.01%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         2573860                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      3369397896                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization          11.7                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         188811                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     2527383420                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          8.7                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      2482277                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        2482277                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      2482277                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       2482277                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          188                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data        47636                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total        47828                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          188                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data        47636                       # number of overall misses
system.cpu2.l2cache.overall_misses::total        47828                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     16648002                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data   5036361264                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total   5053009266                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     16648002                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data   5036361264                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total   5053009266                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          188                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      2529913                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      2530105                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          188                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      2529913                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      2530105                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.018829                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.018904                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.018829                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.018904                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 88553.202128                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 105725.948106                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 105649.604123                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 88553.202128                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 105725.948106                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 105649.604123                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks        43753                       # number of writebacks
system.cpu2.l2cache.writebacks::total           43753                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          188                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data        47636                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total        47824                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          188                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data        47636                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total        47824                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     16585398                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data   5020498476                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total   5037083874                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     16585398                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data   5020498476                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total   5037083874                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.018829                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.018902                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.018829                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.018902                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 88220.202128                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 105392.948106                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 105325.440657                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 88220.202128                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 105392.948106                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 105325.440657                       # average overall mshr miss latency
system.cpu2.l2cache.replacements                43753                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks        79540                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total        79540                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks        79540                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total        79540                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      2449862                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      2449862                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      2449862                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      2449862                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data            1                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data            1                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data            1                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        27639                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total        27639                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data         1458                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total         1458                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data        15271                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total        15271                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data   1433448783                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   1433448783                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data        16729                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        16729                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.912846                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.912846                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 93867.381507                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 93867.381507                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data        15271                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total        15271                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   1428363540                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   1428363540                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.912846                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.912846                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 93534.381507                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 93534.381507                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      2480819                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      2480819                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          188                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data        32365                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total        32557                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     16648002                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data   3602912481                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total   3619560483                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          188                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      2513184                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      2513376                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.012878                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.012953                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 88553.202128                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 111321.256944                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 111176.105999                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          188                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        32365                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total        32553                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     16585398                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   3592134936                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total   3608720334                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.012878                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.012952                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 88220.202128                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 110988.256944                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 110856.766934                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        3911.288132                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           5059507                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs           47849                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs          105.739033                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     2.548538                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.150744                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.406882                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst    10.905165                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  3897.276803                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.000622                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000037                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000099                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.002662                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.951484                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.954904                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          491                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3         2678                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          871                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        80999977                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       80999977                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 15651257129280                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  28909833894                       # Cumulative time (in ticks) in various power states
system.cpu2.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu2.thread0.numOps                          0                       # Number of Ops committed
system.cpu2.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            3                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     52315583                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        52315586                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            3                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     53340694                       # number of overall hits
system.cpu3.dcache.overall_hits::total       53340697                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data       609322                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        609324                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            2                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data       631547                       # number of overall misses
system.cpu3.dcache.overall_misses::total       631549                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  17695714905                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  17695714905                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  17695714905                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  17695714905                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     52924905                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     52924910                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     53972241                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     53972246                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.400000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.011513                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011513                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.400000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.011701                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011701                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 29041.647774                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 29041.552450                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 28019.632593                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 28019.543860                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets           55                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets           55                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       301027                       # number of writebacks
system.cpu3.dcache.writebacks::total           301027                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data       319328                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       319328                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data       319328                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       319328                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data       289994                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       289994                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data       301569                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       301569                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data   8307899118                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   8307899118                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data   8373745872                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   8373745872                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.005479                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.005479                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.005587                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.005587                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 28648.520721                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 28648.520721                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 27767.263452                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 27767.263452                       # average overall mshr miss latency
system.cpu3.dcache.replacements                301027                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            3                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     34060284                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       34060287                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            2                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data       580654                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       580656                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  17549331102                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  17549331102                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     34640938                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     34640943                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.400000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.016762                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016762                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 30223.387942                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 30223.283841                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data       319306                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       319306                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       261348                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       261348                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data   8171108046                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   8171108046                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.007544                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.007544                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 31265.240392                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 31265.240392                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     18255299                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      18255299                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data        28668                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        28668                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data    146383803                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    146383803                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     18283967                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     18283967                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.001568                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.001568                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data  5106.174236                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  5106.174236                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data           22                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           22                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        28646                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        28646                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data    136791072                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    136791072                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.001567                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.001567                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data  4775.224185                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  4775.224185                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data      1025111                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total      1025111                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data        22225                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        22225                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data      1047336                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total      1047336                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.021221                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.021221                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data        11575                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        11575                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data     65846754                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total     65846754                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.011052                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.011052                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data  5688.704449                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total  5688.704449                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.176656                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           53642274                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           301539                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           177.894979                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     15651257119956                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.007498                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.169158                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000015                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.998377                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.998392                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          240                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          232                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        432079507                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       432079507                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           15                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     29771726                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        29771741                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           15                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     29771726                       # number of overall hits
system.cpu3.icache.overall_hits::total       29771741                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            4                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          453                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           457                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            4                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          453                       # number of overall misses
system.cpu3.icache.overall_misses::total          457                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     46179774                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     46179774                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     46179774                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     46179774                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           19                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     29772179                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     29772198                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           19                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     29772179                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     29772198                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.210526                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000015                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.210526                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000015                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 101942.105960                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 101049.833698                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 101942.105960                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 101049.833698                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu3.icache.writebacks::total                2                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           56                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           56                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           56                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           56                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          397                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          397                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          397                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          397                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     41068890                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     41068890                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     41068890                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     41068890                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 103448.085642                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 103448.085642                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 103448.085642                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 103448.085642                       # average overall mshr miss latency
system.cpu3.icache.replacements                     2                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           15                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     29771726                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       29771741                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            4                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          453                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          457                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     46179774                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     46179774                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     29772179                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     29772198                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.210526                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 101942.105960                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 101049.833698                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           56                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           56                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          397                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          397                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     41068890                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     41068890                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 103448.085642                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 103448.085642                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          368.199803                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           29772142                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              401                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         74244.743142                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     4.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   364.199804                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.007812                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.711328                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.719140                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          398                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          391                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.777344                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        238177985                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       238177985                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp         273326                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty        94937                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean       267350                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq           32                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp           32                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq         28614                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp        28614                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq       273326                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          803                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port       904169                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total             904972                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        25728                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     38564224                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total            38589952                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                        61259                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                3920576                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples        363230                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.001740                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.041676                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0              362598     99.83%     99.83% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                 632      0.17%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total          363230                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy       401282649                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           1.4                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         396603                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy      301246119                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          1.0                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst            1                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       236590                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         236591                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst            1                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       236590                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        236591                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            4                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          395                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data        64947                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total        65348                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            4                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          395                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data        64947                       # number of overall misses
system.cpu3.l2cache.overall_misses::total        65348                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     40792167                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data   7277098950                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total   7317891117                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     40792167                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data   7277098950                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total   7317891117                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            4                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          396                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data       301537                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total       301939                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            4                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          396                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data       301537                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total       301939                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.997475                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.215387                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.216428                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.997475                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.215387                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.216428                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 103271.308861                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 112046.729641                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 111983.398375                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 103271.308861                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 112046.729641                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 111983.398375                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks        61258                       # number of writebacks
system.cpu3.l2cache.writebacks::total           61258                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          395                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data        64947                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total        65342                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          395                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data        64947                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total        65342                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     40660632                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data   7255471599                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total   7296132231                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     40660632                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data   7255471599                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total   7296132231                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.997475                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.215387                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.216408                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.997475                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.215387                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.216408                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 102938.308861                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 111713.729641                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 111660.681200                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 102938.308861                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 111713.729641                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 111660.681200                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                61258                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks        87493                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total        87493                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks        87493                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total        87493                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       213526                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       213526                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       213526                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       213526                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data           32                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total           32                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data           32                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total           32                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        28406                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        28406                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data          208                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total          208                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data     11565756                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total     11565756                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data        28614                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        28614                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.007269                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.007269                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 55604.596154                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 55604.596154                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data          208                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total          208                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     11496492                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total     11496492                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.007269                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.007269                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 55271.596154                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 55271.596154                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst            1                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data       208184                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total       208185                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            4                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          395                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data        64739                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total        65140                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     40792167                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data   7265533194                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total   7306325361                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          396                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data       272923                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total       273325                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.997475                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.237206                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.238324                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 103271.308861                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 112228.072630                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 112163.422797                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          395                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        64739                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total        65134                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     40660632                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   7243975107                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total   7284635739                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.997475                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.237206                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.238302                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 102938.308861                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 111895.072630                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 111840.755043                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        4028.515022                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs            602990                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs           65354                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            9.226520                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks     1.478627                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.194558                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     2.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    16.597823                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  4008.244014                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.000361                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000047                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000488                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.004052                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.978575                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.983524                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          275                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         2019                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3         1371                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          366                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses         9713194                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses        9713194                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 15651257129280                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  28909833894                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             1596589                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        983957                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       1172009                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            686616                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq               145                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp              144                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             329489                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            329488                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        1596594                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      2836037                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      2594448                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       139200                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       191541                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 5761226                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port    120900480                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    110606144                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      5847680                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      8076352                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                245430656                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            933806                       # Total snoops (count)
system.l3bus.snoopTraffic                    15820096                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            2861044                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  2861044    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              2861044                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           1913906056                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                6.6                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy           631925233                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               2.2                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy           577614980                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               2.0                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            32072561                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy            43753159                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.2                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data       390302                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.inst            3                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data       515235                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data         2859                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data         3465                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              911864                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data       390302                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.inst            3                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data       515235                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data         2859                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data         3465                       # number of overall hits
system.l3cache.overall_hits::total             911864                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          346                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data       556024                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst           79                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data       350901                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          188                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data        44777                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          395                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data        61482                       # number of demand (read+write) misses
system.l3cache.demand_misses::total           1014219                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            4                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            2                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          346                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data       556024                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst           79                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data       350901                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          188                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data        44777                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          395                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data        61482                       # number of overall misses
system.l3cache.overall_misses::total          1014219                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     40393566                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data  61375562352                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst      8617374                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data  38792621290                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     15827823                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data   4788147050                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     39075219                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data   6944926742                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 112005171416                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     40393566                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data  61375562352                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst      8617374                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data  38792621290                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     15827823                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data   4788147050                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     39075219                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data   6944926742                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 112005171416                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          346                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data       946326                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst           82                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data       866136                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          188                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data        47636                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          395                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data        64947                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         1926083                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          346                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data       946326                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst           82                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data       866136                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          188                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data        47636                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          395                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data        64947                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        1926083                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.587561                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst     0.963415                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.405134                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.939982                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.946649                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.526571                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.587561                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst     0.963415                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.405134                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.939982                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.946649                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.526571                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 116744.410405                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 110382.937341                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 109080.683544                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 110551.469759                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 84190.547872                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 106933.181097                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 98924.605063                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 112958.699164                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 110434.897607                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 116744.410405                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 110382.937341                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 109080.683544                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 110551.469759                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 84190.547872                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 106933.181097                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 98924.605063                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 112958.699164                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 110434.897607                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         247189                       # number of writebacks
system.l3cache.writebacks::total               247189                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          346                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data       556024                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst           79                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data       350901                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          188                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data        44777                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          395                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data        61482                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total      1014192                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          346                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data       556024                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst           79                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data       350901                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          188                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data        44777                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          395                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data        61482                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total      1014192                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     38089206                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data  57672449172                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst      8091234                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data  36455640610                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     14575743                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data   4489932230                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     36444519                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data   6535456622                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 105250679336                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     38089206                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data  57672449172                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst      8091234                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data  36455640610                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     14575743                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data   4489932230                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     36444519                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data   6535456622                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 105250679336                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.587561                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.963415                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.405134                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.939982                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.946649                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.526557                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.587561                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.963415                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.405134                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.939982                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.946649                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.526557                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 110084.410405                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 103722.949319                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 102420.683544                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 103891.526698                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 77530.547872                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 100273.181097                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 92264.605063                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 106298.699164                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 103777.863892                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 110084.410405                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 103722.949319                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 102420.683544                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 103891.526698                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 77530.547872                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 100273.181097                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 92264.605063                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 106298.699164                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 103777.863892                       # average overall mshr miss latency
system.l3cache.replacements                    933805                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       736768                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       736768                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       736768                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       736768                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      1172009                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      1172009                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      1172009                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      1172009                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus0.data          143                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total             143                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_misses::.switch_cpus2.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::total             1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_accesses::.switch_cpus0.data          143                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total          144                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_miss_rate::.switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::total     0.006944                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus2.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::total        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::total     0.006944                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::total        16650                       # average UpgradeReq mshr miss latency
system.l3cache.ReadExReq_hits::.switch_cpus0.data       135357                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data       111379                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data         2035                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data          111                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           248882                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data        66422                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data          851                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data        13236                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data           97                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          80607                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data   6031844098                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data     87692553                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data   1338200126                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data      9108216                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total   7466844993                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data       201779                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data       112230                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data        15271                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data          208                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       329489                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.329182                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.007583                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.866741                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.466346                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.244642                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 90810.937611                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 103046.478261                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 101103.061801                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 93899.134021                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 92632.711712                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        66422                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data          851                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data        13236                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data           97                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        80606                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   5589480238                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     82024893                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   1250048366                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data      8462196                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total   6930015693                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.329182                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.007583                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.866741                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.466346                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.244639                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 84151.037879                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 96386.478261                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 94443.061801                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 87239.134021                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 85973.943540                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data       254945                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.inst            3                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data       403856                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data          824                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data         3354                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       662982                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          346                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data       489602                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst           79                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data       350050                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          188                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data        31541                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          395                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data        61385                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       933612                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     40393566                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data  55343718254                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      8617374                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data  38704928737                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     15827823                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data   3449946924                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     39075219                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data   6935818526                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 104538326423                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          346                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data       744547                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst           82                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data       753906                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          188                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data        32365                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          395                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data        64739                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      1596594                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.657584                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.963415                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.464315                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.974540                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.948192                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.584752                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 116744.410405                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 113038.178467                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 109080.683544                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 110569.715004                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 84190.547872                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 109379.757268                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 98924.605063                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 112988.816910                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 111971.918123                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          346                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       489602                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           79                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       350050                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          188                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        31541                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          395                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        61385                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       933586                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     38089206                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  52082968934                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      8091234                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  36373615717                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     14575743                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   3239883864                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     36444519                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   6526994426                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  98320663643                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.657584                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.963415                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.464315                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.974540                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.948192                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.584736                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 110084.410405                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 106378.178467                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 102420.683544                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 103909.772081                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 77530.547872                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 102719.757268                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 92264.605063                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 106328.816910                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 105315.057898                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            61123.117699                       # Cycle average of tags in use
system.l3cache.tags.total_refs                2820784                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              1908755                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.477814                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         15651363876759                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 61123.117699                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.932665                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.932665                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        62943                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          934                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         7277                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        32703                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        22029                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.960434                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             63268819                       # Number of tag accesses
system.l3cache.tags.data_accesses            63268819                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    247188.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       346.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    555957.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples        79.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    350900.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       188.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     44776.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       395.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples     61482.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000991886143                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        15399                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        15399                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1931957                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             234346                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1014190                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     247188                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1014190                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   247188                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     67                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       3.67                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      55.90                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1014190                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               247188                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  249175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  217008                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  184207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  136197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   98630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   57008                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   34374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   20106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   10152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    4385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1689                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    671                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   9977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  12352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  14118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  15409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  16423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  16961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  17606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  18142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  18544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  18923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  18958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  18782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  18347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  17366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                   1982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                    899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        15399                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      65.854731                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    515.286277                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        15395     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            3      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-64511            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15399                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15399                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.048510                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.043982                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.416160                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            15120     98.19%     98.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               33      0.21%     98.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              142      0.92%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               53      0.34%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               26      0.17%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               10      0.06%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                5      0.03%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15399                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    4288                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                64908160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             15820032                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   2245.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    547.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   28909759968                       # Total gap between requests
system.mem_ctrls.avgGap                      22919.19                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        22144                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data     35581248                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst         5056                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data     22457600                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        12032                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      2865664                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        25280                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      3934848                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     15816384                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 765967.453117972589                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 1230765801.540776491165                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 174888.522532716277                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 776814969.072533488274                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 416190.408052539977                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 99124158.037024095654                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 874442.612663581385                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 136107546.105778008699                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 547093360.278895020485                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          346                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data       556023                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst           79                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data       350900                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          188                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data        44777                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          395                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data        61482                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       247188                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     25107256                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data  36822513951                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      5130479                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data  23294659793                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      7528319                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   2810942411                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     21638684                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data   4229495871                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1583483075939                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     72564.32                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     66224.80                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     64942.77                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     66385.47                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     40044.25                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     62776.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     54781.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     68792.42                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   6405986.84                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses           553600                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               7102                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                      504                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                  13755                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           16                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            8                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            5                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            1                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        22144                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data     35585472                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst         5056                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data     22457472                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        12032                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      2865728                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        25280                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      3934848                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      64909760                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        22144                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst         5056                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        12032                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        25280                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        65280                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     15820032                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     15820032                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          346                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data       556023                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst           79                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data       350898                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          188                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data        44777                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          395                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data        61482                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1014215                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       247188                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        247188                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         6641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data        13283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         6641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data        11069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         4428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         4428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         8855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         4428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       765967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data   1230911911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       174889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    776810542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       416190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data     99126372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       874443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    136107546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       2245247631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         6641                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         6641                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         4428                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         8855                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       765967                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       174889                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       416190                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       874443                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2258054                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    547219546                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       547219546                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    547219546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         6641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data        13283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         6641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data        11069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         4428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         4428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         8855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         4428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       765967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data   1230911911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       174889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    776810542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       416190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data     99126372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       874443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    136107546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      2792467177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1014123                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              247131                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        29897                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        33841                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        30003                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        30043                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        28939                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        31619                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        30767                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        32977                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        32584                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        33180                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        32062                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        31421                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        32301                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        32292                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        29247                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        29884                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        31100                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        32039                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        34299                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        32332                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        31177                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        33226                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        32508                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        34272                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        31217                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        33998                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        32849                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        31280                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        30948                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        29237                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        31366                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        31218                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7019                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7931                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7188                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6987                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7079                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         7401                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7296                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         8175                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7479                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8688                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8030                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         8161                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         8155                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         8506                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7712                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7420                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         7961                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         7340                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         7763                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         7586                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         7889                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         7867                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         7896                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         8124                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         7443                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         7707                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         7931                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         7929                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         8118                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         7288                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         7594                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         7468                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             49477977248                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            3379057836                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        67217016764                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                48788.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           66280.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              674663                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              32909                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            66.53                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           13.32                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       553663                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   145.788727                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    92.798105                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   213.024482                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       419740     75.81%     75.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        60769     10.98%     86.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        19669      3.55%     90.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        11879      2.15%     92.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8759      1.58%     94.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         6547      1.18%     95.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         5185      0.94%     96.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         4188      0.76%     96.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        16927      3.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       553663                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              64903872                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           15816384                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             2245.043964                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              547.093360                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   14.54                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               11.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               56.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    1726793726.111994                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    2295675486.350394                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   4265714199.532802                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  928840874.975964                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10305824168.740284                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 24203993116.565754                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 274874934.028798                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  44001716506.305481                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1522.032276                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    207408484                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2603650000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  26098775410                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             933609                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       247188                       # Transaction distribution
system.membus.trans_dist::CleanEvict           686614                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq             80606                       # Transaction distribution
system.membus.trans_dist::ReadExResp            80606                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         933611                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      2962236                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      2962236                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2962236                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     80729792                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     80729792                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                80729792                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1014219                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1014219    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1014219                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           977936579                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               3.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1854741335                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.4                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups        8194431                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted      6088356                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         8085                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups      3494924                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits        3494552                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.989356                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed         524793                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups       658427                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits       657823                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses          604                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted           49                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts       212551                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts         7980                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     86735333                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     1.414386                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     2.843670                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     64755542     74.66%     74.66% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1      4187388      4.83%     79.49% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      1290272      1.49%     80.97% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      1665122      1.92%     82.89% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      1116004      1.29%     84.18% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5       647348      0.75%     84.93% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6       223731      0.26%     85.18% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7       928607      1.07%     86.26% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     11921319     13.74%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     86735333                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted     79495436                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     122677241                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           29289585                       # Number of memory references committed
system.switch_cpus0.commit.loads             21220029                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           8169613                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating          58847787                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer           83903470                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls       524711                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass         6253      0.01%      0.01% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu     63477158     51.74%     51.75% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult         2343      0.00%     51.75% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     51.75% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd      1966379      1.60%     53.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     53.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     53.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     53.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     53.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     53.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     53.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     53.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     53.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     53.35% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      2586714      2.11%     55.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc      1181727      0.96%     56.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     56.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     56.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     56.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     56.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd      9567529      7.80%     64.22% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.22% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp       376832      0.31%     64.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      2048000      1.67%     66.20% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv      2276348      1.86%     68.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult      9488771      7.73%     75.79% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.79% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt       409602      0.33%     76.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead      7586464      6.18%     82.31% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      2802213      2.28%     84.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     13633565     11.11%     95.71% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite      5267343      4.29%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    122677241                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     11921319                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         1507463                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     67475541                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         15499800                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles      2274838                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles          8449                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved      3487832                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred          107                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     123008186                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts          539                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           21261458                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses            8073797                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                29528                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                 4621                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles        41513                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts              79895791                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches            8194431                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      4677168                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             86716034                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles          17108                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines          9417796                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          178                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     86766101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     1.420011                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     2.860016                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        66089033     76.17%     76.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         2688680      3.10%     79.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2          706606      0.81%     80.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         2153341      2.48%     82.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4          887522      1.02%     83.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5          892523      1.03%     84.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6          633204      0.73%     85.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7          886544      1.02%     86.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        11828648     13.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     86766101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.094388                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.920285                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses            9417796                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   21                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            1084258                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads          58579                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses           35                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation          544                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores         18135                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             6                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  28909844550                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles          8449                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles         2507115                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       32281310                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         16727265                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     35241952                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     122949225                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       340430                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       2857159                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      17065979                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      15806136                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    136089257                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          308883019                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       119097946                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        101974798                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    135789185                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps          299919                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         12213026                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               197703806                       # The number of ROB reads
system.switch_cpus0.rob.writes              245810557                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts         79495436                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          122677241                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       31295398                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     20893467                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      1250505                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     10844074                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       10828845                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.859564                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        4292439                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect           11                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      4034120                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      3992447                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses        41673                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted         8545                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts     78422174                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts      1250471                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     75751840                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     1.239038                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.457521                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     52943298     69.89%     69.89% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1      6472445      8.54%     78.43% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      2798233      3.69%     82.13% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      2961203      3.91%     86.04% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      1862340      2.46%     88.50% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5       811803      1.07%     89.57% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6       472953      0.62%     90.19% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7       875687      1.16%     91.35% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8      6553878      8.65%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     75751840                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted     54501262                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted      93859446                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           23909010                       # Number of memory references committed
system.switch_cpus1.commit.loads             18695234                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          13988439                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer           93746183                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      1791432                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass        58236      0.06%      0.06% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu     69384649     73.92%     73.99% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult       122368      0.13%     74.12% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv       385183      0.41%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     18695234     19.92%     94.45% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      5213776      5.55%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total     93859446                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples      6553878                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         3937351                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     52687134                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         25397068                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      3527146                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       1255740                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     10060232                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred           36                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     190979261                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          177                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           29639928                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses            7768672                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses               360702                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                65242                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      1037678                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             119240455                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           31295398                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     19113731                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             84510991                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        2511548                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         23330514                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes           73                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples     86804443                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     2.372730                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.143525                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        48911370     56.35%     56.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         3039238      3.50%     59.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         2673784      3.08%     62.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         4760077      5.48%     68.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         4602550      5.30%     73.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         2619632      3.02%     76.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         2511739      2.89%     79.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         4770760      5.50%     85.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        12915293     14.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total     86804443                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.360478                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.373480                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           23330514                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    6                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            4891489                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       15625988                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses        88141                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         5822                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       3737214                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads          507                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             6                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  28909844550                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       1255740                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         5523846                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       43130462                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         26928133                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles      9966258                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     184329936                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       700014                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       4373307                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       6882071                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         49787                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    192919002                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          493376428                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       275931877                       # Number of integer rename lookups
system.switch_cpus1.rename.committedMaps     99160442                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps        93758448                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         10168267                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               241479582                       # The number of ROB reads
system.switch_cpus1.rob.writes              355679724                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts         54501262                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps           93859446                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       29876576                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     29683563                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       117278                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     10251540                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       10251349                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.998137                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed          14373                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups         7782                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits         7575                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          207                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           17                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts      7123265                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls           83                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       117213                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     85791089                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     4.932160                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.317312                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0      8472967      9.88%      9.88% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     19350469     22.56%     32.43% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2       104043      0.12%     32.55% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      9703010     11.31%     43.86% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4       154915      0.18%     44.04% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5       340851      0.40%     44.44% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6        21778      0.03%     44.47% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      9131231     10.64%     55.11% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     38511825     44.89%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     85791089                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    250000001                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     423135385                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           48821122                       # Number of memory references committed
system.switch_cpus2.commit.loads             48404633                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          29133307                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         171081278                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          299736936                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls        13881                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass         1379      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    212941872     50.32%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult        35834      0.01%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv           14      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            1      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu        22032      0.01%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc     37956170      8.97%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     37952033      8.97%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt     47454274     11.21%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     37950654      8.97%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     38795609      9.17%     97.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite       297301      0.07%     97.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead      9609024      2.27%     99.97% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite       119188      0.03%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    423135385                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     38511825                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         6888433                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     25188211                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         40801484                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     13736039                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        174366                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     10144572                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           67                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     434232256                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          354                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           50264486                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses            2292790                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses               157486                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                 1617                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       151634                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             258432224                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           29876576                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10273297                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             86462470                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles         348862                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         20356770                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes           97                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples     86788535                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     5.071562                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.444293                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        16464987     18.97%     18.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         9186264     10.58%     29.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2          791245      0.91%     30.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         7985812      9.20%     39.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         1709672      1.97%     41.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5          997131      1.15%     42.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6          946408      1.09%     43.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         1731706      2.00%     45.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        46975310     54.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total     86788535                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.344135                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.976770                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           20356770                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   20                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads             153950                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        2032874                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation           76                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       1888981                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache            80                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  28909844550                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        174366                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        13365234                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles        2748403                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles          273                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         48018915                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     22481342                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     432900227                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        14312                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      12311997                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         32494                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       4807925                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    508897812                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1025814252                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       381687781                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        365806345                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    500241838                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps         8655782                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         69019745                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               476795562                       # The number of ROB reads
system.switch_cpus2.rob.writes              861514896                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        250000001                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          423135385                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       35509268                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     27375544                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       498590                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     18218106                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       18212711                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.970387                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed        2495485                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups      1704705                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits      1702035                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses         2670                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted           56                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts     23073828                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts       498303                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     83630333                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     3.856000                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.369829                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     22685700     27.13%     27.13% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1      9976806     11.93%     39.06% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      3867036      4.62%     43.68% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      6864480      8.21%     51.89% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      6874043      8.22%     60.11% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      1661946      1.99%     62.09% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      2048274      2.45%     64.54% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      1137702      1.36%     65.90% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     28514346     34.10%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     83630333                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    177725966                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     322478546                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           62550952                       # Number of memory references committed
system.switch_cpus3.commit.loads             44266985                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          30801393                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         103053889                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          246877820                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      2444246                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass        39686      0.01%      0.01% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    199915395     61.99%     62.01% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult            0      0.00%     62.01% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     62.01% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd     24990981      7.75%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu      4018088      1.25%     71.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     71.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     71.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc      1293755      0.40%     71.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     71.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     71.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     71.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     71.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     71.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     10112492      3.14%     74.54% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.54% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp          130      0.00%     74.54% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt     12336534      3.83%     78.36% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv      1084190      0.34%     78.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult      5919505      1.84%     80.54% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.54% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt       216838      0.07%     80.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     80.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     80.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     24128851      7.48%     88.09% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     12223007      3.79%     91.88% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     20138134      6.24%     98.12% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite      6060960      1.88%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    322478546                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     28514346                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         5043424                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     25967207                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         50381129                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      4854878                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles        501501                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     17982982                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred          289                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     354151755                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts          447                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           45524712                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           18461090                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                28546                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                  274                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles       402019                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             198747004                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           35509268                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     22410231                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             85844334                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        1003576                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         29772179                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          191                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     86748141                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     4.137733                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.384095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        24999773     28.82%     28.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         4185283      4.82%     33.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         5060601      5.83%     39.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         5941178      6.85%     46.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         6505584      7.50%     53.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         3702413      4.27%     58.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         2871197      3.31%     61.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         2807809      3.24%     64.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        30674303     35.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     86748141                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.409016                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.289282                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           29772179                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   25                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15680166963174                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            9835428                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads        2310881                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation         5534                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores        991460                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads          998                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  28909844550                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles        501501                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles         7071054                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       11473513                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles          154                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         53064215                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     14637702                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     351339583                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        66440                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       4618724                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       8750320                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents         82869                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    385852034                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          874857140                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       389270382                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        132123365                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    350379586                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps        35472281                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing             16                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing           16                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         18759316                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               400668361                       # The number of ROB reads
system.switch_cpus3.rob.writes              694230730                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        177725966                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          322478546                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
