Anant Agarwal , Markus Levy, The kill rule for multicore, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278668]
Shekhar Borkar, Thousand core chips: a technology perspective, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278667]
Ritwik Chatterjee, M. Fayolle, P. Leduc, et al. 2007. Three dimensional chip stacking using a wafer-to-wafer integration. In Proceedings of the IEEE International Interconnect Technology Conference. 81--83.
Yibo Chen , Dimin Niu , Yuan Xie , Krishnendu Chakrabarty, Cost-effective integration of three-dimensional (3D) ICs emphasizing testing cost analysis, Proceedings of the International Conference on Computer-Aided Design, November 07-11, 2010, San Jose, California
C.-W. Chou, Y.-J. Huang, and J.-F. Li. 2010. Yield-enhancement techniques for 3D random access memories. In Proceedings of the IEEE International Symposium on VLSI Design, Automation, and Test. 104--107.
C.-W. Chou, Y.-J. Huang, and J.-F. Li. 2013. A built-in self-repair scheme for 3D RAMs with interdie redundancy. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 32, 4, 572--583.
D. K. de Vries. 2005. Investigation of gross die per wafer formulas. IEEE Trans. Semicond. Manuf. 18, 1, 136--139.
Cesare Ferri , Sherief Reda , R. Iris Bahar, Parametric yield management for 3D ICs: Models and strategies for improvement, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.4 n.4, p.1-22, October 2008[doi>10.1145/1412587.1412592]
David Geer, Industry Trends: Chip Makers Turn to Multicore Processors, Computer, v.38 n.5, p.11-13, May 2005[doi>10.1109/MC.2005.160]
Michael B. Healy, K. Athikulwongse, R. Goel, et al. 2010. Design and analysis of 3D-MAPS: a many-core 3D processor with stacked memory. In Proceedings of the IEEE Custom Integrated Circuits Conference. 1--4.
Ang-Chih Hsieh , TingTing Hwang, TSV redundancy: architecture and design issues in 3-D IC, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.20 n.4, p.711-722, April 2012[doi>10.1109/TVLSI.2011.2107924]
Yong-Jyun Hu , Jin-Fu Li , Yu-Jen Huang, 3-D Content Addressable Memory Architectures, Proceedings of the 2009 IEEE International Workshop on Memory Technology, Design, and Testing, p.59-64, August 31-September 02, 2009[doi>10.1109/MTDT.2009.20]
Y.-J. Huang and J.-F. Li. 2012. Built-in self-repair scheme for the TSVs in 3D ICs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 31, 10, 1600--1613.
P. Jacob, A. Zia, O. Erdogan, P. M. Belemjian, J.-W. Kim, M. Chu, R. P. Kraft, J. F. McDonald, and K. Bernstein. 2009. Mitigating memory wall effects in high-clock-rate and multicore CMOS 3-D processor memory stacks. Proc. IEEE 97, 1, 108--122.
Ajai Jain, Babu Mandava, Janusz Rajski, and Nicolas C. Rumin. 1991. A fault-tolerant array processor designed for testability and self-reconfiguration. IEEE J. Solid-State Circuits 26, 5, 778--788.
JEDEC. 2011. JEDEC wide I/O single data rate. http://www.jedec.org/.
Li Jiang , Rong Ye , Qiang Xu, Yield enhancement for 3D-stacked memory by redundancy sharing across dies, Proceedings of the International Conference on Computer-Aided Design, November 07-11, 2010, San Jose, California
B. W. Johnson. 1989. Design and Analysis of Fault Tolerant Digital Systems. Addison-Wesley, Reading, MA.
J.-S. Kim, C. S. Oh, H. Lee, et al. 2012. A 1.2V 12.8 GB/s 2Gb mobile wide-I/O DRAM with 4x128 I/Os using TSV based stacking. IEEE J. Solid-State Circuits 47, 1, 107--116.
John C. Koob , Daniel A. Leder , Raymond J. Sung , Tyler L. Brandon , Duncan G. Elliott , Bruce F. Cockburn , Lisa McIlrath, Design of a 3-D fully depleted SOI computational RAM, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.3, p.358-369, March 2005[doi>10.1109/TVLSI.2004.842890]
M. Koyanagi, T. Fukushima, and T. Tanaka. 2009. High-density through silicon vias for 3-D LSIs. Proc. IEEE 97, 1, 49--59.
J. Lee, K. Park, and S. Kang. 2012. Yield enhancement techniques for 3D memories by redundancy sharing among all layers. ITRI J. 34, 3, 388--398.
Jin-Fu Li , Cheng-Wen Wu, Is 3D integration an opportunity or just a hype?, Proceedings of the 2010 Asia and South Pacific Design Automation Conference, January 18-21, 2010, Taipei, Taiwan
Gabriel H. Loh, 3D-Stacked Memory Architectures for Multi-core Processors, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.453-464, June 21-25, 2008[doi>10.1109/ISCA.2008.15]
J.-Q. Lu. 2009. 3-D hyperintegration and packaging technologies for micro-nano systems. Proc. IEEE 97, 1, 18--30.
S. Makar, T. Altinis, N. Parkar, and J. Wu. 2007. Testing of Vega2, a chip multi-processor with spare processors. In Proceedings of the International Test Conference. 1--10.
R. S. Patti. 2006. Three-dimensional integrated circuits and the future of system-on-chip designs. Proc. IEEE 94, 6, 1214--1224.
V. F. Pavlidis and E. G. Friedman. 2009. Interconnect-based design methodologies for three-dimensional integrated circuits. Proc. IEEE 97, 1, 123--140.
Sherief Reda , Gregory Smith , Larry Smith, Maximizing the functional yield of wafer-to-wafer 3-D integration, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.9, p.1357-1362, September 2009[doi>10.1109/TVLSI.2008.2003513]
Hideaki Saito, M. Nakajima, T. Okamoto, et al. 2009. A chip-stacked memory for on-chip SRAM-rich SoCs and processor. In Proceedings of the IEEE International Solid-State Circuits Conference. 60--61.
A. Sehgal, E. J. Marinissen, C.Wouters, H. Vranken, and K. Chakrabarty. 2005. Redundancy modelling and array yield analysis for repairable embedded memories. IEE Proc. Comput. Digital Tech. 152, 1, 97--106.
Semiconductor Industry Association. 2009. International Technology Roadmap for Semiconductors (ITRS).
S. Shamshiri, P. Lisherness, S.-J. Pan, and K.-T. Cheng. 2008. A cost analysis framework for multi-core systems with spares. In Proceedings of the International Test Conference. Paper 5.3, 1--8.
M. Taouil, S. Hamdioui, J. Verbree, and E. J. Marinissen. 2010. On maximizing the compound yield for 3D wafter-to-wafer stacked ICs. In Proceedings of the International Test Conference. 1--10.
Jouke Verbree, Erik JanMarinissen, Philippe Roussel, and Dimitrios Velenis. 2010. On the cost-effectiveness of matching repositories of pre-tested wafers for wafer-to-wafer 3D chip stacking. In Proceedings of the IEEE European Test Symposium. 36--41.
T. W. Williams , N. C. Brown, Defect Level as a Function of Fault Coverage, IEEE Transactions on Computers, v.30 n.12, p.987-988, December 1981[doi>10.1109/TC.1981.1675742]
Q. Wu, K. Rose, J.-Q. Lu, and T. Zhang. 2009. Impacts of though-DRAM vias in 3D processor-DRAM integrated systems. In Proceedings of the IEEE International 3D System Integration Conference. 1--6.
Yuan Xie , Gabriel H. Loh , Bryan Black , Kerry Bernstein, Design space exploration for 3D architectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.2 n.2, p.65-103, April 2006[doi>10.1145/1148015.1148016]
Q. Xu, L. Jiang, H. Li, and B. Eklow. 2012. Yield enhancement for 3D-stacked ICs: recent advances and challenges. In Proceedings of the Asia South Pacific Design and Automation Conference. 731--737.
Lei Zhang , Yinhe Han , Qiang Xu , Xiao Wei Li , Huawei Li, On topology reconfiguration for defect-tolerant NoC-based homogeneous manycore systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.9, p.1173-1186, September 2009[doi>10.1109/TVLSI.2008.2002108]
T. Zhang, R. Micheloni, G. Zhang, Z. R. Huang, and J. J.-Q. Lu. 2009b. 3-D data storage power delivery, and RF/optical transceiver. Case studies of 3-D integration from system design perspectives. Proc. IEEE 97, 1, 161--174.
