// PTX kernel code for CUDA frb beamformer
// This file has been generated automatically by `frb.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for frb(::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Int16x2, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=768, blocks_per_sm=1

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.extern .func  (.param .b32 func_retval0) vprintf
(
	.param .b64 vprintf_param_0,
	.param .b64 vprintf_param_1
)
;
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 __unnamed_1[40] = {116, 104, 114, 101, 97, 100, 61, 37, 100, 32, 119, 97, 114, 112, 61, 37, 100, 32, 98, 108, 111, 99, 107, 61, 37, 100, 32, 83, 109, 61, 37, 100, 32, 83, 110, 61, 37, 100, 10, 0};
.global .align 1 .b8 exception3856[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8,
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13[32]
)
.reqntid 768, 1, 1
.minnctapersm 1
{
	.local .align 8 .b8 	__local_depot0[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<319>;
	.reg .b16 	%rs<242>;
	.reg .b32 	%r<3811>;
	.reg .f32 	%f<787>;
	.reg .b64 	%rd<374>;

// %bb.0:                               // %conversion
	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u32 	%r390, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd41, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r399, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p3, %r399, 76895;
	@%p3 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L16
	ld.param.u64 	%rd42, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13];
	ld.param.u32 	%r391, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	mul.lo.s32 	%r400, %r2, 768;
	mov.u32 	%r3, %tid.y;
	shl.b32 	%r4, %r3, 5;
	or.b32  	%r401, %r400, %r1;
	add.s32 	%r402, %r401, %r4;
	mul.wide.u32 	%rd49, %r402, 4;
	add.s64 	%rd6, %rd42, %rd49;
	mov.u32 	%r403, 1;
	st.global.u32 	[%rd6], %r403;
	setp.gt.u32 	%p4, %r391, 4095;
	@%p4 bra 	$L__BB0_6;
// %bb.3:                               // %L120
	ld.param.u32 	%r392, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p5, %r392, %r391;
	setp.gt.s32 	%p6, %r392, 8191;
	or.pred  	%p7, %p5, %p6;
	@%p7 bra 	$L__BB0_6;
// %bb.4:                               // %L127
	ld.param.u32 	%r393, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r5, %r392, %r391;
	mad.lo.s32 	%r404, %r5, -1431655765, 715827872;
	shf.r.wrap.b32 	%r405, %r404, %r404, 4;
	setp.gt.u32 	%p8, %r405, 89478484;
	setp.gt.u32 	%p9, %r393, 1023;
	or.pred  	%p10, %p8, %p9;
	@%p10 bra 	$L__BB0_6;
// %bb.5:                               // %L138
	ld.param.u32 	%r394, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.ge.s32 	%p11, %r394, %r393;
	setp.lt.s32 	%p12, %r394, 2048;
	and.pred  	%p13, %p11, %p12;
	@%p13 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_6;
$L__BB0_7:                              // %pass51
	sub.s32 	%r406, %r394, %r393;
	mul.hi.s32 	%r407, %r5, 715827883;
	shr.u32 	%r408, %r407, 31;
	shr.s32 	%r409, %r407, 2;
	add.s32 	%r410, %r409, %r408;
	setp.eq.s32 	%p14, %r406, %r410;
	@%p14 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_6;
$L__BB0_8:                              // %L258
	ld.param.u32 	%r395, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	setp.lt.s32 	%p15, %r395, 0;
	@%p15 bra 	$L__BB0_13;
// %bb.9:                               // %L260
	ld.param.u32 	%r396, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	setp.lt.s32 	%p16, %r396, %r395;
	setp.gt.s32 	%p17, %r396, 64;
	or.pred  	%p18, %p16, %p17;
	@%p18 bra 	$L__BB0_13;
// %bb.10:                              // %L270
	ld.param.u32 	%r397, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	sub.s32 	%r6, %r396, %r395;
	and.b32  	%r411, %r6, 7;
	setp.ne.s32 	%p19, %r411, 0;
	setp.lt.s32 	%p20, %r397, 0;
	or.pred  	%p21, %p19, %p20;
	@%p21 bra 	$L__BB0_13;
// %bb.11:                              // %L276
	ld.param.u32 	%r398, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	setp.lt.s32 	%p22, %r398, %r397;
	setp.gt.s32 	%p23, %r398, 512;
	or.pred  	%p24, %p22, %p23;
	@%p24 bra 	$L__BB0_13;
// %bb.12:                              // %L286
	sub.s32 	%r412, %r398, %r397;
	and.b32  	%r413, %r412, 7;
	setp.eq.s32 	%p25, %r413, 0;
	setp.eq.s32 	%p26, %r412, %r6;
	and.pred  	%p27, %p25, %p26;
	@%p27 bra 	$L__BB0_198;
	bra.uni 	$L__BB0_13;
$L__BB0_198:                            // %pass162
	and.b32  	%r254, %r1, 3;
	shr.u32 	%r255, %r1, 2;
	mul.lo.s32 	%r414, %r254, %r255;
	and.b32  	%r415, %r414, 7;
	cvt.rn.f32.s32 	%f201, %r415;
	mov.f32 	%f202, 0f40800000;
	div.approx.f32 	%f169, %f201, %f202;
	abs.f32 	%f785, %f169;
	setp.lt.f32 	%p28, %f785, 0f40000000;
	setp.gtu.f32 	%p318, %f785, 0f4B800000;
	mov.f32 	%f781, %f785;
	@%p28 bra 	$L__BB0_210;
// %bb.199:
	@%p318 bra 	$L__BB0_206;
	bra.uni 	$L__BB0_200;
$L__BB0_206:
	mov.b32 	%r257, %f785;
	and.b32  	%r416, %r257, 8388607;
	or.b32  	%r3806, %r416, 1065353216;
	mov.b32 	%f780, %r3806;
	add.s32 	%r417, %r257, -1073741824;
	and.b32  	%r3807, %r417, -8388608;
	setp.eq.s32 	%p35, %r3807, 0;
	@%p35 bra 	$L__BB0_209;
// %bb.207:                             // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f212, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f211,%f212;
	// end inline asm
$L__BB0_208:                            // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r418, %r3807, 192937984;
	add.s32 	%r419, %r3806, %r418;
	mov.b32 	%f213, %r419;
	mul.f32 	%f214, %f211, %f213;
	sub.f32 	%f215, %f213, %f214;
	fma.rn.f32 	%f216, %f215, %f211, %f214;
	sub.f32 	%f217, %f213, %f216;
	fma.rz.f32 	%f218, %f217, %f211, %f216;
	cvt.rzi.f32.f32 	%f219, %f218;
	sub.f32 	%f780, %f213, %f219;
	sub.s32 	%r3807, %r3807, %r418;
	mov.b32 	%r3806, %f780;
	setp.ne.s32 	%p36, %r3807, 0;
	setp.ne.s32 	%p37, %r3806, 0;
	and.pred  	%p38, %p36, %p37;
	@%p38 bra 	$L__BB0_208;
$L__BB0_209:                            // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p39, %r257, 2139095039;
	selp.f32 	%f220, 0f7FFFFFFF, 0f4B800000, %p39;
	mul.f32 	%f221, %f780, 0f34000000;
	mul.f32 	%f781, %f220, %f221;
	bra.uni 	$L__BB0_210;
$L__BB0_200:                            // %__nv_fast_fdividef.exit.i.i.i
	mov.f32 	%f203, 0f40000000;
	div.approx.f32 	%f204, %f785, %f203;
	cvt.rzi.f32.f32 	%f779, %f204;
	fma.rn.f32 	%f172, %f779, 0fC0000000, %f785;
	mov.b32 	%r256, %f172;
	setp.lt.u32 	%p30, %r256, 1073741824;
	@%p30 bra 	$L__BB0_205;
// %bb.201:
	setp.lt.u32 	%p31, %r256, -2147483647;
	@%p31 bra 	$L__BB0_203;
// %bb.202:
	add.f32 	%f209, %f779, 0fBF800000;
	setp.lt.f32 	%p34, %f172, 0fC0000000;
	add.f32 	%f210, %f209, 0fBF800000;
	selp.f32 	%f779, %f210, %f209, %p34;
	bra.uni 	$L__BB0_205;
$L__BB0_203:
	add.f32 	%f779, %f779, 0f3F800000;
	setp.ltu.f32 	%p32, %f172, 0f40800000;
	@%p32 bra 	$L__BB0_205;
// %bb.204:                             // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f205, %f779, 0f3F800000;
	fma.rn.f32 	%f207, %f203, 0fC0400000, %f172;
	setp.ge.f32 	%p33, %f207, 0f00000000;
	add.f32 	%f208, %f205, 0f3F800000;
	selp.f32 	%f779, %f208, %f205, %p33;
$L__BB0_205:                            // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f781, %f779, 0fC0000000, %f785;
$L__BB0_210:                            // %__internal_fmodf_kernel.exit.i
	abs.f32 	%f222, %f781;
	setp.gtu.f32 	%p40, %f222, 0f7F800000;
	mov.b32 	%r420, %f169;
	and.b32  	%r264, %r420, -2147483648;
	@%p40 bra 	$L__BB0_212;
// %bb.211:
	mov.b32 	%r421, %f781;
	or.b32  	%r422, %r264, %r421;
	mov.b32 	%f781, %r422;
$L__BB0_212:                            // %__nv_fmodf.exit
	mov.f32 	%f223, 0f00000000;
	shl.b32 	%r267, %r1, 1;
	and.b32  	%r268, %r267, 6;
	or.b32  	%r269, %r268, 1;
	setp.eq.s32 	%p48, %r268, 6;
	mov.f32 	%f729, 0f41C00000;
	mul.lo.s32 	%r3704, %r268, %r255;
	mov.f32 	%f20, %f223;
	mov.f32 	%f21, %f223;
	@%p48 bra 	$L__BB0_29;
// %bb.14:                              // %L487
	cvt.u16.u32 	%rs1, %r3704;
	and.b16  	%rs2, %rs1, 255;
	mul.lo.s16 	%rs3, %rs2, 171;
	shr.u16 	%rs4, %rs3, 13;
	mul.lo.s16 	%rs5, %rs4, 48;
	sub.s16 	%rs6, %rs1, %rs5;
	and.b16  	%rs7, %rs6, 255;
	cvt.rn.f32.u16 	%f255, %rs7;
	div.approx.f32 	%f1, %f255, %f729;
	abs.f32 	%f733, %f1;
	setp.lt.f32 	%p49, %f733, 0f40000000;
	@%p49 bra 	$L__BB0_26;
// %bb.15:
	setp.gtu.f32 	%p50, %f733, 0f4B800000;
	@%p50 bra 	$L__BB0_22;
	bra.uni 	$L__BB0_16;
$L__BB0_22:
	mov.b32 	%r8, %f733;
	and.b32  	%r438, %r8, 8388607;
	or.b32  	%r3708, %r438, 1065353216;
	mov.b32 	%f732, %r3708;
	add.s32 	%r439, %r8, -1073741824;
	and.b32  	%r3709, %r439, -8388608;
	setp.eq.s32 	%p56, %r3709, 0;
	@%p56 bra 	$L__BB0_25;
// %bb.23:                              // %__nv_fmaf_rn.exit4.i.i.i1020.preheader
	mov.f32 	%f266, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f265,%f266;
	// end inline asm
$L__BB0_24:                             // %__nv_fmaf_rn.exit4.i.i.i1020
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r440, %r3709, 192937984;
	add.s32 	%r441, %r3708, %r440;
	mov.b32 	%f267, %r441;
	mul.f32 	%f268, %f265, %f267;
	sub.f32 	%f269, %f267, %f268;
	fma.rn.f32 	%f270, %f269, %f265, %f268;
	sub.f32 	%f271, %f267, %f270;
	fma.rz.f32 	%f272, %f271, %f265, %f270;
	cvt.rzi.f32.f32 	%f273, %f272;
	sub.f32 	%f732, %f267, %f273;
	sub.s32 	%r3709, %r3709, %r440;
	mov.b32 	%r3708, %f732;
	setp.ne.s32 	%p57, %r3709, 0;
	setp.ne.s32 	%p58, %r3708, 0;
	and.pred  	%p59, %p57, %p58;
	@%p59 bra 	$L__BB0_24;
$L__BB0_25:                             // %__internal_fmodf_slowpath_mod.exit.i.i1022
	setp.gt.u32 	%p60, %r8, 2139095039;
	selp.f32 	%f274, 0f7FFFFFFF, 0f4B800000, %p60;
	mul.f32 	%f275, %f732, 0f34000000;
	mul.f32 	%f733, %f274, %f275;
	bra.uni 	$L__BB0_26;
$L__BB0_16:                             // %__nv_fast_fdividef.exit.i.i.i999
	mov.f32 	%f257, 0f40000000;
	div.approx.f32 	%f258, %f733, %f257;
	cvt.rzi.f32.f32 	%f731, %f258;
	fma.rn.f32 	%f4, %f731, 0fC0000000, %f733;
	mov.b32 	%r7, %f4;
	setp.lt.u32 	%p51, %r7, 1073741824;
	@%p51 bra 	$L__BB0_21;
// %bb.17:
	setp.lt.u32 	%p52, %r7, -2147483647;
	@%p52 bra 	$L__BB0_19;
// %bb.18:
	add.f32 	%f263, %f731, 0fBF800000;
	setp.lt.f32 	%p55, %f4, 0fC0000000;
	add.f32 	%f264, %f263, 0fBF800000;
	selp.f32 	%f731, %f264, %f263, %p55;
	bra.uni 	$L__BB0_21;
$L__BB0_19:
	add.f32 	%f731, %f731, 0f3F800000;
	setp.ltu.f32 	%p53, %f4, 0f40800000;
	@%p53 bra 	$L__BB0_21;
// %bb.20:                              // %__nv_fmaf_rn.exit.i.i.i1003
	add.f32 	%f259, %f731, 0f3F800000;
	fma.rn.f32 	%f261, %f257, 0fC0400000, %f4;
	setp.ge.f32 	%p54, %f261, 0f00000000;
	add.f32 	%f262, %f259, 0f3F800000;
	selp.f32 	%f731, %f262, %f259, %p54;
$L__BB0_21:                             // %__internal_fmodf_fastpath_quot.exit.i.i1006
	fma.rn.f32 	%f733, %f731, 0fC0000000, %f733;
$L__BB0_26:                             // %__internal_fmodf_kernel.exit.i1025
	abs.f32 	%f276, %f733;
	setp.gtu.f32 	%p61, %f276, 0f7F800000;
	@%p61 bra 	$L__BB0_28;
// %bb.27:
	mov.b32 	%r442, %f1;
	and.b32  	%r443, %r442, -2147483648;
	mov.b32 	%r444, %f733;
	or.b32  	%r445, %r443, %r444;
	mov.b32 	%f733, %r445;
$L__BB0_28:                             // %__nv_fmodf.exit1026
	add.f32 	%f277, %f733, %f733;
	mov.b32 	%r446, %f277;
	and.b32  	%r447, %r446, -2147483648;
	or.b32  	%r448, %r447, 1056964608;
	mov.b32 	%f278, %r448;
	add.f32 	%f279, %f277, %f278;
	cvt.rzi.f32.f32 	%f280, %f279;
	abs.f32 	%f281, %f277;
	setp.gt.f32 	%p62, %f281, 0f4B000000;
	selp.f32 	%f282, %f277, %f280, %p62;
	cvt.rzi.f32.f32 	%f283, %f277;
	setp.lt.f32 	%p63, %f281, 0f3F000000;
	selp.f32 	%f284, %f283, %f282, %p63;
	cvt.rzi.s32.f32 	%r449, %f284;
	fma.rn.f32 	%f285, %f284, 0fBF000000, %f733;
	mul.f32 	%f286, %f285, %f285;
	fma.rn.f32 	%f287, %f286, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f288, %f286, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f289, %f287, %f286, 0fC0A55DF6;
	fma.rn.f32 	%f290, %f288, %f286, 0f4081E0CF;
	fma.rn.f32 	%f291, %f286, %f285, 0f00000000;
	fma.rn.f32 	%f292, %f290, %f286, 0fC09DE9E6;
	fma.rn.f32 	%f293, %f289, %f291, 0f00000000;
	fma.rn.f32 	%f294, %f292, %f286, 0f3F800000;
	fma.rn.f32 	%f295, %f285, 0f40490FDB, %f293;
	and.b32  	%r450, %r449, 1;
	setp.eq.b32 	%p64, %r450, 1;
	selp.f32 	%f296, %f294, %f295, %p64;
	selp.f32 	%f297, %f295, %f294, %p64;
	and.b32  	%r451, %r449, 2;
	setp.eq.s32 	%p65, %r451, 0;
	neg.f32 	%f298, %f296;
	selp.f32 	%f299, %f296, %f298, %p65;
	add.s32 	%r452, %r449, 1;
	and.b32  	%r453, %r452, 2;
	setp.eq.s32 	%p66, %r453, 0;
	mov.f32 	%f300, 0f00000000;
	sub.f32 	%f301, %f300, %f297;
	selp.f32 	%f302, %f297, %f301, %p66;
	cvt.rzi.f32.f32 	%f303, %f733;
	setp.eq.f32 	%p67, %f303, %f733;
	mul.f32 	%f304, %f733, 0f00000000;
	selp.f32 	%f21, %f304, %f299, %p67;
	abs.f32 	%f305, %f733;
	setp.gt.f32 	%p68, %f305, 0f4B800000;
	add.f32 	%f306, %f21, 0f3F800000;
	selp.f32 	%f20, %f306, %f302, %p68;
$L__BB0_29:                             // %L521
	setp.gt.u32 	%p69, %r269, 5;
	mul.lo.s32 	%r3705, %r269, %r255;
	mov.f32 	%f41, %f223;
	mov.f32 	%f42, %f223;
	@%p69 bra 	$L__BB0_45;
// %bb.30:                              // %L525
	mul.hi.u32 	%r455, %r3705, -1431655765;
	shr.u32 	%r456, %r455, 5;
	mul.lo.s32 	%r457, %r456, 48;
	sub.s32 	%r458, %r3705, %r457;
	cvt.rn.f32.s32 	%f308, %r458;
	div.approx.f32 	%f22, %f308, %f729;
	abs.f32 	%f739, %f22;
	setp.lt.f32 	%p70, %f739, 0f40000000;
	@%p70 bra 	$L__BB0_42;
// %bb.31:
	setp.gtu.f32 	%p71, %f739, 0f4B800000;
	@%p71 bra 	$L__BB0_38;
	bra.uni 	$L__BB0_32;
$L__BB0_38:
	mov.b32 	%r16, %f739;
	and.b32  	%r459, %r16, 8388607;
	or.b32  	%r3710, %r459, 1065353216;
	mov.b32 	%f738, %r3710;
	add.s32 	%r460, %r16, -1073741824;
	and.b32  	%r3711, %r460, -8388608;
	setp.eq.s32 	%p77, %r3711, 0;
	@%p77 bra 	$L__BB0_41;
// %bb.39:                              // %__nv_fmaf_rn.exit4.i.i.i1051.preheader
	mov.f32 	%f319, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f318,%f319;
	// end inline asm
$L__BB0_40:                             // %__nv_fmaf_rn.exit4.i.i.i1051
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r461, %r3711, 192937984;
	add.s32 	%r462, %r3710, %r461;
	mov.b32 	%f320, %r462;
	mul.f32 	%f321, %f318, %f320;
	sub.f32 	%f322, %f320, %f321;
	fma.rn.f32 	%f323, %f322, %f318, %f321;
	sub.f32 	%f324, %f320, %f323;
	fma.rz.f32 	%f325, %f324, %f318, %f323;
	cvt.rzi.f32.f32 	%f326, %f325;
	sub.f32 	%f738, %f320, %f326;
	sub.s32 	%r3711, %r3711, %r461;
	mov.b32 	%r3710, %f738;
	setp.ne.s32 	%p78, %r3711, 0;
	setp.ne.s32 	%p79, %r3710, 0;
	and.pred  	%p80, %p78, %p79;
	@%p80 bra 	$L__BB0_40;
$L__BB0_41:                             // %__internal_fmodf_slowpath_mod.exit.i.i1053
	setp.gt.u32 	%p81, %r16, 2139095039;
	selp.f32 	%f327, 0f7FFFFFFF, 0f4B800000, %p81;
	mul.f32 	%f328, %f738, 0f34000000;
	mul.f32 	%f739, %f327, %f328;
	bra.uni 	$L__BB0_42;
$L__BB0_32:                             // %__nv_fast_fdividef.exit.i.i.i1030
	mov.f32 	%f310, 0f40000000;
	div.approx.f32 	%f311, %f739, %f310;
	cvt.rzi.f32.f32 	%f737, %f311;
	fma.rn.f32 	%f25, %f737, 0fC0000000, %f739;
	mov.b32 	%r15, %f25;
	setp.lt.u32 	%p72, %r15, 1073741824;
	@%p72 bra 	$L__BB0_37;
// %bb.33:
	setp.lt.u32 	%p73, %r15, -2147483647;
	@%p73 bra 	$L__BB0_35;
// %bb.34:
	add.f32 	%f316, %f737, 0fBF800000;
	setp.lt.f32 	%p76, %f25, 0fC0000000;
	add.f32 	%f317, %f316, 0fBF800000;
	selp.f32 	%f737, %f317, %f316, %p76;
	bra.uni 	$L__BB0_37;
$L__BB0_35:
	add.f32 	%f737, %f737, 0f3F800000;
	setp.ltu.f32 	%p74, %f25, 0f40800000;
	@%p74 bra 	$L__BB0_37;
// %bb.36:                              // %__nv_fmaf_rn.exit.i.i.i1034
	add.f32 	%f312, %f737, 0f3F800000;
	fma.rn.f32 	%f314, %f310, 0fC0400000, %f25;
	setp.ge.f32 	%p75, %f314, 0f00000000;
	add.f32 	%f315, %f312, 0f3F800000;
	selp.f32 	%f737, %f315, %f312, %p75;
$L__BB0_37:                             // %__internal_fmodf_fastpath_quot.exit.i.i1037
	fma.rn.f32 	%f739, %f737, 0fC0000000, %f739;
$L__BB0_42:                             // %__internal_fmodf_kernel.exit.i1056
	abs.f32 	%f329, %f739;
	setp.gtu.f32 	%p82, %f329, 0f7F800000;
	@%p82 bra 	$L__BB0_44;
// %bb.43:
	mov.b32 	%r463, %f22;
	and.b32  	%r464, %r463, -2147483648;
	mov.b32 	%r465, %f739;
	or.b32  	%r466, %r464, %r465;
	mov.b32 	%f739, %r466;
$L__BB0_44:                             // %__nv_fmodf.exit1057
	add.f32 	%f330, %f739, %f739;
	mov.b32 	%r467, %f330;
	and.b32  	%r468, %r467, -2147483648;
	or.b32  	%r469, %r468, 1056964608;
	mov.b32 	%f331, %r469;
	add.f32 	%f332, %f330, %f331;
	cvt.rzi.f32.f32 	%f333, %f332;
	abs.f32 	%f334, %f330;
	setp.gt.f32 	%p83, %f334, 0f4B000000;
	selp.f32 	%f335, %f330, %f333, %p83;
	cvt.rzi.f32.f32 	%f336, %f330;
	setp.lt.f32 	%p84, %f334, 0f3F000000;
	selp.f32 	%f337, %f336, %f335, %p84;
	cvt.rzi.s32.f32 	%r470, %f337;
	fma.rn.f32 	%f338, %f337, 0fBF000000, %f739;
	mul.f32 	%f339, %f338, %f338;
	fma.rn.f32 	%f340, %f339, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f341, %f339, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f342, %f340, %f339, 0fC0A55DF6;
	fma.rn.f32 	%f343, %f341, %f339, 0f4081E0CF;
	fma.rn.f32 	%f344, %f339, %f338, 0f00000000;
	fma.rn.f32 	%f345, %f343, %f339, 0fC09DE9E6;
	fma.rn.f32 	%f346, %f342, %f344, 0f00000000;
	fma.rn.f32 	%f347, %f345, %f339, 0f3F800000;
	fma.rn.f32 	%f348, %f338, 0f40490FDB, %f346;
	and.b32  	%r471, %r470, 1;
	setp.eq.b32 	%p85, %r471, 1;
	selp.f32 	%f349, %f347, %f348, %p85;
	selp.f32 	%f350, %f348, %f347, %p85;
	and.b32  	%r472, %r470, 2;
	setp.eq.s32 	%p86, %r472, 0;
	neg.f32 	%f351, %f349;
	selp.f32 	%f352, %f349, %f351, %p86;
	add.s32 	%r473, %r470, 1;
	and.b32  	%r474, %r473, 2;
	setp.eq.s32 	%p87, %r474, 0;
	mov.f32 	%f353, 0f00000000;
	sub.f32 	%f354, %f353, %f350;
	selp.f32 	%f355, %f350, %f354, %p87;
	cvt.rzi.f32.f32 	%f356, %f739;
	setp.eq.f32 	%p88, %f356, %f739;
	mul.f32 	%f357, %f739, 0f00000000;
	selp.f32 	%f42, %f357, %f352, %p88;
	abs.f32 	%f358, %f739;
	setp.gt.f32 	%p89, %f358, 0f4B800000;
	add.f32 	%f359, %f42, 0f3F800000;
	selp.f32 	%f41, %f359, %f355, %p89;
$L__BB0_45:                             // %L559
	setp.gt.u32 	%p91, %r1, 23;
	or.pred  	%p1, %p48, %p91;
	mov.f32 	%f730, 0f40400000;
	mov.f32 	%f62, %f223;
	mov.f32 	%f63, %f223;
	@%p1 bra 	$L__BB0_61;
// %bb.46:                              // %L597
	cvt.u16.u32 	%rs8, %r3704;
	and.b16  	%rs9, %rs8, 255;
	mul.lo.s16 	%rs10, %rs9, 171;
	shr.u16 	%rs11, %rs10, 10;
	mul.lo.s16 	%rs12, %rs11, 6;
	sub.s16 	%rs13, %rs8, %rs12;
	and.b16  	%rs14, %rs13, 255;
	cvt.rn.f32.u16 	%f361, %rs14;
	div.approx.f32 	%f43, %f361, %f730;
	abs.f32 	%f745, %f43;
	setp.lt.f32 	%p92, %f745, 0f40000000;
	@%p92 bra 	$L__BB0_58;
// %bb.47:
	setp.gtu.f32 	%p93, %f745, 0f4B800000;
	@%p93 bra 	$L__BB0_54;
	bra.uni 	$L__BB0_48;
$L__BB0_54:
	mov.b32 	%r26, %f745;
	and.b32  	%r482, %r26, 8388607;
	or.b32  	%r3712, %r482, 1065353216;
	mov.b32 	%f744, %r3712;
	add.s32 	%r483, %r26, -1073741824;
	and.b32  	%r3713, %r483, -8388608;
	setp.eq.s32 	%p99, %r3713, 0;
	@%p99 bra 	$L__BB0_57;
// %bb.55:                              // %__nv_fmaf_rn.exit4.i.i.i1082.preheader
	mov.f32 	%f372, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f371,%f372;
	// end inline asm
$L__BB0_56:                             // %__nv_fmaf_rn.exit4.i.i.i1082
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r484, %r3713, 192937984;
	add.s32 	%r485, %r3712, %r484;
	mov.b32 	%f373, %r485;
	mul.f32 	%f374, %f371, %f373;
	sub.f32 	%f375, %f373, %f374;
	fma.rn.f32 	%f376, %f375, %f371, %f374;
	sub.f32 	%f377, %f373, %f376;
	fma.rz.f32 	%f378, %f377, %f371, %f376;
	cvt.rzi.f32.f32 	%f379, %f378;
	sub.f32 	%f744, %f373, %f379;
	sub.s32 	%r3713, %r3713, %r484;
	mov.b32 	%r3712, %f744;
	setp.ne.s32 	%p100, %r3713, 0;
	setp.ne.s32 	%p101, %r3712, 0;
	and.pred  	%p102, %p100, %p101;
	@%p102 bra 	$L__BB0_56;
$L__BB0_57:                             // %__internal_fmodf_slowpath_mod.exit.i.i1084
	setp.gt.u32 	%p103, %r26, 2139095039;
	selp.f32 	%f380, 0f7FFFFFFF, 0f4B800000, %p103;
	mul.f32 	%f381, %f744, 0f34000000;
	mul.f32 	%f745, %f380, %f381;
	bra.uni 	$L__BB0_58;
$L__BB0_48:                             // %__nv_fast_fdividef.exit.i.i.i1061
	mov.f32 	%f363, 0f40000000;
	div.approx.f32 	%f364, %f745, %f363;
	cvt.rzi.f32.f32 	%f743, %f364;
	fma.rn.f32 	%f46, %f743, 0fC0000000, %f745;
	mov.b32 	%r25, %f46;
	setp.lt.u32 	%p94, %r25, 1073741824;
	@%p94 bra 	$L__BB0_53;
// %bb.49:
	setp.lt.u32 	%p95, %r25, -2147483647;
	@%p95 bra 	$L__BB0_51;
// %bb.50:
	add.f32 	%f369, %f743, 0fBF800000;
	setp.lt.f32 	%p98, %f46, 0fC0000000;
	add.f32 	%f370, %f369, 0fBF800000;
	selp.f32 	%f743, %f370, %f369, %p98;
	bra.uni 	$L__BB0_53;
$L__BB0_51:
	add.f32 	%f743, %f743, 0f3F800000;
	setp.ltu.f32 	%p96, %f46, 0f40800000;
	@%p96 bra 	$L__BB0_53;
// %bb.52:                              // %__nv_fmaf_rn.exit.i.i.i1065
	add.f32 	%f365, %f743, 0f3F800000;
	fma.rn.f32 	%f367, %f363, 0fC0400000, %f46;
	setp.ge.f32 	%p97, %f367, 0f00000000;
	add.f32 	%f368, %f365, 0f3F800000;
	selp.f32 	%f743, %f368, %f365, %p97;
$L__BB0_53:                             // %__internal_fmodf_fastpath_quot.exit.i.i1068
	fma.rn.f32 	%f745, %f743, 0fC0000000, %f745;
$L__BB0_58:                             // %__internal_fmodf_kernel.exit.i1087
	abs.f32 	%f382, %f745;
	setp.gtu.f32 	%p104, %f382, 0f7F800000;
	@%p104 bra 	$L__BB0_60;
// %bb.59:
	mov.b32 	%r486, %f43;
	and.b32  	%r487, %r486, -2147483648;
	mov.b32 	%r488, %f745;
	or.b32  	%r489, %r487, %r488;
	mov.b32 	%f745, %r489;
$L__BB0_60:                             // %__nv_fmodf.exit1088
	add.f32 	%f383, %f745, %f745;
	mov.b32 	%r490, %f383;
	and.b32  	%r491, %r490, -2147483648;
	or.b32  	%r492, %r491, 1056964608;
	mov.b32 	%f384, %r492;
	add.f32 	%f385, %f383, %f384;
	cvt.rzi.f32.f32 	%f386, %f385;
	abs.f32 	%f387, %f383;
	setp.gt.f32 	%p105, %f387, 0f4B000000;
	selp.f32 	%f388, %f383, %f386, %p105;
	cvt.rzi.f32.f32 	%f389, %f383;
	setp.lt.f32 	%p106, %f387, 0f3F000000;
	selp.f32 	%f390, %f389, %f388, %p106;
	cvt.rzi.s32.f32 	%r493, %f390;
	fma.rn.f32 	%f391, %f390, 0fBF000000, %f745;
	mul.f32 	%f392, %f391, %f391;
	fma.rn.f32 	%f393, %f392, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f394, %f392, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f395, %f393, %f392, 0fC0A55DF6;
	fma.rn.f32 	%f396, %f394, %f392, 0f4081E0CF;
	fma.rn.f32 	%f397, %f392, %f391, 0f00000000;
	fma.rn.f32 	%f398, %f396, %f392, 0fC09DE9E6;
	fma.rn.f32 	%f399, %f395, %f397, 0f00000000;
	fma.rn.f32 	%f400, %f398, %f392, 0f3F800000;
	fma.rn.f32 	%f401, %f391, 0f40490FDB, %f399;
	and.b32  	%r494, %r493, 1;
	setp.eq.b32 	%p107, %r494, 1;
	selp.f32 	%f402, %f400, %f401, %p107;
	selp.f32 	%f403, %f401, %f400, %p107;
	and.b32  	%r495, %r493, 2;
	setp.eq.s32 	%p108, %r495, 0;
	neg.f32 	%f404, %f402;
	selp.f32 	%f405, %f402, %f404, %p108;
	add.s32 	%r496, %r493, 1;
	and.b32  	%r497, %r496, 2;
	setp.eq.s32 	%p109, %r497, 0;
	mov.f32 	%f406, 0f00000000;
	sub.f32 	%f407, %f406, %f403;
	selp.f32 	%f408, %f403, %f407, %p109;
	cvt.rzi.f32.f32 	%f409, %f745;
	setp.eq.f32 	%p110, %f409, %f745;
	mul.f32 	%f410, %f745, 0f00000000;
	selp.f32 	%f63, %f410, %f405, %p110;
	abs.f32 	%f411, %f745;
	setp.gt.f32 	%p111, %f411, 0f4B800000;
	add.f32 	%f412, %f63, 0f3F800000;
	selp.f32 	%f62, %f412, %f408, %p111;
$L__BB0_61:                             // %L631
	or.pred  	%p2, %p69, %p91;
	mov.f32 	%f83, %f223;
	mov.f32 	%f84, %f223;
	@%p2 bra 	$L__BB0_77;
// %bb.62:                              // %L639
	mul.hi.u32 	%r499, %r3705, -1431655765;
	shr.u32 	%r500, %r499, 2;
	mul.lo.s32 	%r501, %r500, 6;
	sub.s32 	%r502, %r3705, %r501;
	cvt.rn.f32.s32 	%f414, %r502;
	div.approx.f32 	%f64, %f414, %f730;
	abs.f32 	%f751, %f64;
	setp.lt.f32 	%p114, %f751, 0f40000000;
	@%p114 bra 	$L__BB0_74;
// %bb.63:
	setp.gtu.f32 	%p115, %f751, 0f4B800000;
	@%p115 bra 	$L__BB0_70;
	bra.uni 	$L__BB0_64;
$L__BB0_70:
	mov.b32 	%r34, %f751;
	and.b32  	%r503, %r34, 8388607;
	or.b32  	%r3714, %r503, 1065353216;
	mov.b32 	%f750, %r3714;
	add.s32 	%r504, %r34, -1073741824;
	and.b32  	%r3715, %r504, -8388608;
	setp.eq.s32 	%p121, %r3715, 0;
	@%p121 bra 	$L__BB0_73;
// %bb.71:                              // %__nv_fmaf_rn.exit4.i.i.i1113.preheader
	mov.f32 	%f425, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f424,%f425;
	// end inline asm
$L__BB0_72:                             // %__nv_fmaf_rn.exit4.i.i.i1113
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r505, %r3715, 192937984;
	add.s32 	%r506, %r3714, %r505;
	mov.b32 	%f426, %r506;
	mul.f32 	%f427, %f424, %f426;
	sub.f32 	%f428, %f426, %f427;
	fma.rn.f32 	%f429, %f428, %f424, %f427;
	sub.f32 	%f430, %f426, %f429;
	fma.rz.f32 	%f431, %f430, %f424, %f429;
	cvt.rzi.f32.f32 	%f432, %f431;
	sub.f32 	%f750, %f426, %f432;
	sub.s32 	%r3715, %r3715, %r505;
	mov.b32 	%r3714, %f750;
	setp.ne.s32 	%p122, %r3715, 0;
	setp.ne.s32 	%p123, %r3714, 0;
	and.pred  	%p124, %p122, %p123;
	@%p124 bra 	$L__BB0_72;
$L__BB0_73:                             // %__internal_fmodf_slowpath_mod.exit.i.i1115
	setp.gt.u32 	%p125, %r34, 2139095039;
	selp.f32 	%f433, 0f7FFFFFFF, 0f4B800000, %p125;
	mul.f32 	%f434, %f750, 0f34000000;
	mul.f32 	%f751, %f433, %f434;
	bra.uni 	$L__BB0_74;
$L__BB0_64:                             // %__nv_fast_fdividef.exit.i.i.i1092
	mov.f32 	%f416, 0f40000000;
	div.approx.f32 	%f417, %f751, %f416;
	cvt.rzi.f32.f32 	%f749, %f417;
	fma.rn.f32 	%f67, %f749, 0fC0000000, %f751;
	mov.b32 	%r33, %f67;
	setp.lt.u32 	%p116, %r33, 1073741824;
	@%p116 bra 	$L__BB0_69;
// %bb.65:
	setp.lt.u32 	%p117, %r33, -2147483647;
	@%p117 bra 	$L__BB0_67;
// %bb.66:
	add.f32 	%f422, %f749, 0fBF800000;
	setp.lt.f32 	%p120, %f67, 0fC0000000;
	add.f32 	%f423, %f422, 0fBF800000;
	selp.f32 	%f749, %f423, %f422, %p120;
	bra.uni 	$L__BB0_69;
$L__BB0_67:
	add.f32 	%f749, %f749, 0f3F800000;
	setp.ltu.f32 	%p118, %f67, 0f40800000;
	@%p118 bra 	$L__BB0_69;
// %bb.68:                              // %__nv_fmaf_rn.exit.i.i.i1096
	add.f32 	%f418, %f749, 0f3F800000;
	fma.rn.f32 	%f420, %f416, 0fC0400000, %f67;
	setp.ge.f32 	%p119, %f420, 0f00000000;
	add.f32 	%f421, %f418, 0f3F800000;
	selp.f32 	%f749, %f421, %f418, %p119;
$L__BB0_69:                             // %__internal_fmodf_fastpath_quot.exit.i.i1099
	fma.rn.f32 	%f751, %f749, 0fC0000000, %f751;
$L__BB0_74:                             // %__internal_fmodf_kernel.exit.i1118
	abs.f32 	%f435, %f751;
	setp.gtu.f32 	%p126, %f435, 0f7F800000;
	@%p126 bra 	$L__BB0_76;
// %bb.75:
	mov.b32 	%r507, %f64;
	and.b32  	%r508, %r507, -2147483648;
	mov.b32 	%r509, %f751;
	or.b32  	%r510, %r508, %r509;
	mov.b32 	%f751, %r510;
$L__BB0_76:                             // %__nv_fmodf.exit1119
	add.f32 	%f436, %f751, %f751;
	mov.b32 	%r511, %f436;
	and.b32  	%r512, %r511, -2147483648;
	or.b32  	%r513, %r512, 1056964608;
	mov.b32 	%f437, %r513;
	add.f32 	%f438, %f436, %f437;
	cvt.rzi.f32.f32 	%f439, %f438;
	abs.f32 	%f440, %f436;
	setp.gt.f32 	%p127, %f440, 0f4B000000;
	selp.f32 	%f441, %f436, %f439, %p127;
	cvt.rzi.f32.f32 	%f442, %f436;
	setp.lt.f32 	%p128, %f440, 0f3F000000;
	selp.f32 	%f443, %f442, %f441, %p128;
	cvt.rzi.s32.f32 	%r514, %f443;
	fma.rn.f32 	%f444, %f443, 0fBF000000, %f751;
	mul.f32 	%f445, %f444, %f444;
	fma.rn.f32 	%f446, %f445, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f447, %f445, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f448, %f446, %f445, 0fC0A55DF6;
	fma.rn.f32 	%f449, %f447, %f445, 0f4081E0CF;
	fma.rn.f32 	%f450, %f445, %f444, 0f00000000;
	fma.rn.f32 	%f451, %f449, %f445, 0fC09DE9E6;
	fma.rn.f32 	%f452, %f448, %f450, 0f00000000;
	fma.rn.f32 	%f453, %f451, %f445, 0f3F800000;
	fma.rn.f32 	%f454, %f444, 0f40490FDB, %f452;
	and.b32  	%r515, %r514, 1;
	setp.eq.b32 	%p129, %r515, 1;
	selp.f32 	%f455, %f453, %f454, %p129;
	selp.f32 	%f456, %f454, %f453, %p129;
	and.b32  	%r516, %r514, 2;
	setp.eq.s32 	%p130, %r516, 0;
	neg.f32 	%f457, %f455;
	selp.f32 	%f458, %f455, %f457, %p130;
	add.s32 	%r517, %r514, 1;
	and.b32  	%r518, %r517, 2;
	setp.eq.s32 	%p131, %r518, 0;
	mov.f32 	%f459, 0f00000000;
	sub.f32 	%f460, %f459, %f456;
	selp.f32 	%f461, %f456, %f460, %p131;
	cvt.rzi.f32.f32 	%f462, %f751;
	setp.eq.f32 	%p132, %f462, %f751;
	mul.f32 	%f463, %f751, 0f00000000;
	selp.f32 	%f84, %f463, %f458, %p132;
	abs.f32 	%f464, %f751;
	setp.gt.f32 	%p133, %f464, 0f4B800000;
	add.f32 	%f465, %f84, 0f3F800000;
	selp.f32 	%f83, %f465, %f461, %p133;
$L__BB0_77:                             // %L673
	@%p28 bra 	$L__BB0_220;
// %bb.78:
	@%p318 bra 	$L__BB0_216;
	bra.uni 	$L__BB0_79;
$L__BB0_216:
	mov.b32 	%r271, %f785;
	and.b32  	%r531, %r271, 8388607;
	or.b32  	%r3808, %r531, 1065353216;
	mov.b32 	%f784, %r3808;
	add.s32 	%r532, %r271, -1073741824;
	and.b32  	%r3809, %r532, -8388608;
	setp.eq.s32 	%p141, %r3809, 0;
	@%p141 bra 	$L__BB0_219;
// %bb.217:                             // %__nv_fmaf_rn.exit4.i.i.i1144.preheader
	mov.f32 	%f475, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f474,%f475;
	// end inline asm
$L__BB0_218:                            // %__nv_fmaf_rn.exit4.i.i.i1144
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r533, %r3809, 192937984;
	add.s32 	%r534, %r3808, %r533;
	mov.b32 	%f476, %r534;
	mul.f32 	%f477, %f474, %f476;
	sub.f32 	%f478, %f476, %f477;
	fma.rn.f32 	%f479, %f478, %f474, %f477;
	sub.f32 	%f480, %f476, %f479;
	fma.rz.f32 	%f481, %f480, %f474, %f479;
	cvt.rzi.f32.f32 	%f482, %f481;
	sub.f32 	%f784, %f476, %f482;
	sub.s32 	%r3809, %r3809, %r533;
	mov.b32 	%r3808, %f784;
	setp.ne.s32 	%p142, %r3809, 0;
	setp.ne.s32 	%p143, %r3808, 0;
	and.pred  	%p144, %p142, %p143;
	@%p144 bra 	$L__BB0_218;
$L__BB0_219:                            // %__internal_fmodf_slowpath_mod.exit.i.i1146
	setp.gt.u32 	%p145, %r271, 2139095039;
	selp.f32 	%f483, 0f7FFFFFFF, 0f4B800000, %p145;
	mul.f32 	%f484, %f784, 0f34000000;
	mul.f32 	%f785, %f483, %f484;
	bra.uni 	$L__BB0_220;
$L__BB0_79:                             // %__nv_fast_fdividef.exit.i.i.i1123
	mov.f32 	%f466, 0f40000000;
	div.approx.f32 	%f467, %f785, %f466;
	cvt.rzi.f32.f32 	%f783, %f467;
	fma.rn.f32 	%f187, %f783, 0fC0000000, %f785;
	mov.b32 	%r270, %f187;
	setp.lt.u32 	%p136, %r270, 1073741824;
	@%p136 bra 	$L__BB0_215;
// %bb.80:
	setp.lt.u32 	%p137, %r270, -2147483647;
	@%p137 bra 	$L__BB0_213;
// %bb.81:
	add.f32 	%f472, %f783, 0fBF800000;
	setp.lt.f32 	%p140, %f187, 0fC0000000;
	add.f32 	%f473, %f472, 0fBF800000;
	selp.f32 	%f783, %f473, %f472, %p140;
	bra.uni 	$L__BB0_215;
$L__BB0_213:
	add.f32 	%f783, %f783, 0f3F800000;
	setp.ltu.f32 	%p138, %f187, 0f40800000;
	@%p138 bra 	$L__BB0_215;
// %bb.214:                             // %__nv_fmaf_rn.exit.i.i.i1127
	add.f32 	%f468, %f783, 0f3F800000;
	fma.rn.f32 	%f470, %f466, 0fC0400000, %f187;
	setp.ge.f32 	%p139, %f470, 0f00000000;
	add.f32 	%f471, %f468, 0f3F800000;
	selp.f32 	%f783, %f471, %f468, %p139;
$L__BB0_215:                            // %__internal_fmodf_fastpath_quot.exit.i.i1130
	fma.rn.f32 	%f785, %f783, 0fC0000000, %f785;
$L__BB0_220:                            // %__internal_fmodf_kernel.exit.i1149
	abs.f32 	%f485, %f785;
	setp.gtu.f32 	%p146, %f485, 0f7F800000;
	@%p146 bra 	$L__BB0_222;
// %bb.221:
	mov.b32 	%r535, %f785;
	or.b32  	%r536, %r264, %r535;
	mov.b32 	%f785, %r536;
$L__BB0_222:                            // %__nv_fmodf.exit1150
	mov.f32 	%f486, 0f00000000;
	mov.f32 	%f104, %f486;
	mov.f32 	%f105, %f486;
	@%p48 bra 	$L__BB0_97;
// %bb.82:                              // %L775
	cvt.u16.u32 	%rs15, %r3704;
	and.b16  	%rs16, %rs15, 255;
	mul.lo.s16 	%rs17, %rs16, 171;
	shr.u16 	%rs18, %rs17, 13;
	mul.lo.s16 	%rs19, %rs18, 48;
	sub.s16 	%rs20, %rs15, %rs19;
	and.b16  	%rs21, %rs20, 255;
	cvt.rn.f32.u16 	%f518, %rs21;
	div.approx.f32 	%f85, %f518, %f729;
	abs.f32 	%f757, %f85;
	setp.lt.f32 	%p155, %f757, 0f40000000;
	@%p155 bra 	$L__BB0_94;
// %bb.83:
	setp.gtu.f32 	%p156, %f757, 0f4B800000;
	@%p156 bra 	$L__BB0_90;
	bra.uni 	$L__BB0_84;
$L__BB0_90:
	mov.b32 	%r46, %f757;
	and.b32  	%r552, %r46, 8388607;
	or.b32  	%r3716, %r552, 1065353216;
	mov.b32 	%f756, %r3716;
	add.s32 	%r553, %r46, -1073741824;
	and.b32  	%r3717, %r553, -8388608;
	setp.eq.s32 	%p162, %r3717, 0;
	@%p162 bra 	$L__BB0_93;
// %bb.91:                              // %__nv_fmaf_rn.exit4.i.i.i1175.preheader
	mov.f32 	%f529, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f528,%f529;
	// end inline asm
$L__BB0_92:                             // %__nv_fmaf_rn.exit4.i.i.i1175
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r554, %r3717, 192937984;
	add.s32 	%r555, %r3716, %r554;
	mov.b32 	%f530, %r555;
	mul.f32 	%f531, %f528, %f530;
	sub.f32 	%f532, %f530, %f531;
	fma.rn.f32 	%f533, %f532, %f528, %f531;
	sub.f32 	%f534, %f530, %f533;
	fma.rz.f32 	%f535, %f534, %f528, %f533;
	cvt.rzi.f32.f32 	%f536, %f535;
	sub.f32 	%f756, %f530, %f536;
	sub.s32 	%r3717, %r3717, %r554;
	mov.b32 	%r3716, %f756;
	setp.ne.s32 	%p163, %r3717, 0;
	setp.ne.s32 	%p164, %r3716, 0;
	and.pred  	%p165, %p163, %p164;
	@%p165 bra 	$L__BB0_92;
$L__BB0_93:                             // %__internal_fmodf_slowpath_mod.exit.i.i1177
	setp.gt.u32 	%p166, %r46, 2139095039;
	selp.f32 	%f537, 0f7FFFFFFF, 0f4B800000, %p166;
	mul.f32 	%f538, %f756, 0f34000000;
	mul.f32 	%f757, %f537, %f538;
	bra.uni 	$L__BB0_94;
$L__BB0_84:                             // %__nv_fast_fdividef.exit.i.i.i1154
	mov.f32 	%f520, 0f40000000;
	div.approx.f32 	%f521, %f757, %f520;
	cvt.rzi.f32.f32 	%f755, %f521;
	fma.rn.f32 	%f88, %f755, 0fC0000000, %f757;
	mov.b32 	%r45, %f88;
	setp.lt.u32 	%p157, %r45, 1073741824;
	@%p157 bra 	$L__BB0_89;
// %bb.85:
	setp.lt.u32 	%p158, %r45, -2147483647;
	@%p158 bra 	$L__BB0_87;
// %bb.86:
	add.f32 	%f526, %f755, 0fBF800000;
	setp.lt.f32 	%p161, %f88, 0fC0000000;
	add.f32 	%f527, %f526, 0fBF800000;
	selp.f32 	%f755, %f527, %f526, %p161;
	bra.uni 	$L__BB0_89;
$L__BB0_87:
	add.f32 	%f755, %f755, 0f3F800000;
	setp.ltu.f32 	%p159, %f88, 0f40800000;
	@%p159 bra 	$L__BB0_89;
// %bb.88:                              // %__nv_fmaf_rn.exit.i.i.i1158
	add.f32 	%f522, %f755, 0f3F800000;
	fma.rn.f32 	%f524, %f520, 0fC0400000, %f88;
	setp.ge.f32 	%p160, %f524, 0f00000000;
	add.f32 	%f525, %f522, 0f3F800000;
	selp.f32 	%f755, %f525, %f522, %p160;
$L__BB0_89:                             // %__internal_fmodf_fastpath_quot.exit.i.i1161
	fma.rn.f32 	%f757, %f755, 0fC0000000, %f757;
$L__BB0_94:                             // %__internal_fmodf_kernel.exit.i1180
	abs.f32 	%f539, %f757;
	setp.gtu.f32 	%p167, %f539, 0f7F800000;
	@%p167 bra 	$L__BB0_96;
// %bb.95:
	mov.b32 	%r556, %f85;
	and.b32  	%r557, %r556, -2147483648;
	mov.b32 	%r558, %f757;
	or.b32  	%r559, %r557, %r558;
	mov.b32 	%f757, %r559;
$L__BB0_96:                             // %__nv_fmodf.exit1181
	add.f32 	%f540, %f757, %f757;
	mov.b32 	%r560, %f540;
	and.b32  	%r561, %r560, -2147483648;
	or.b32  	%r562, %r561, 1056964608;
	mov.b32 	%f541, %r562;
	add.f32 	%f542, %f540, %f541;
	cvt.rzi.f32.f32 	%f543, %f542;
	abs.f32 	%f544, %f540;
	setp.gt.f32 	%p168, %f544, 0f4B000000;
	selp.f32 	%f545, %f540, %f543, %p168;
	cvt.rzi.f32.f32 	%f546, %f540;
	setp.lt.f32 	%p169, %f544, 0f3F000000;
	selp.f32 	%f547, %f546, %f545, %p169;
	cvt.rzi.s32.f32 	%r563, %f547;
	fma.rn.f32 	%f548, %f547, 0fBF000000, %f757;
	mul.f32 	%f549, %f548, %f548;
	fma.rn.f32 	%f550, %f549, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f551, %f549, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f552, %f550, %f549, 0fC0A55DF6;
	fma.rn.f32 	%f553, %f551, %f549, 0f4081E0CF;
	fma.rn.f32 	%f554, %f549, %f548, 0f00000000;
	fma.rn.f32 	%f555, %f553, %f549, 0fC09DE9E6;
	fma.rn.f32 	%f556, %f552, %f554, 0f00000000;
	fma.rn.f32 	%f557, %f555, %f549, 0f3F800000;
	fma.rn.f32 	%f558, %f548, 0f40490FDB, %f556;
	and.b32  	%r564, %r563, 1;
	setp.eq.b32 	%p170, %r564, 1;
	selp.f32 	%f559, %f557, %f558, %p170;
	selp.f32 	%f560, %f558, %f557, %p170;
	and.b32  	%r565, %r563, 2;
	setp.eq.s32 	%p171, %r565, 0;
	neg.f32 	%f561, %f559;
	selp.f32 	%f562, %f559, %f561, %p171;
	add.s32 	%r566, %r563, 1;
	and.b32  	%r567, %r566, 2;
	setp.eq.s32 	%p172, %r567, 0;
	mov.f32 	%f563, 0f00000000;
	sub.f32 	%f564, %f563, %f560;
	selp.f32 	%f565, %f560, %f564, %p172;
	cvt.rzi.f32.f32 	%f566, %f757;
	setp.eq.f32 	%p173, %f566, %f757;
	mul.f32 	%f567, %f757, 0f00000000;
	selp.f32 	%f105, %f567, %f562, %p173;
	abs.f32 	%f568, %f757;
	setp.gt.f32 	%p174, %f568, 0f4B800000;
	add.f32 	%f569, %f105, 0f3F800000;
	selp.f32 	%f104, %f569, %f565, %p174;
$L__BB0_97:                             // %L809
	mov.f32 	%f125, %f486;
	mov.f32 	%f126, %f486;
	@%p69 bra 	$L__BB0_113;
// %bb.98:                              // %L813
	mul.hi.u32 	%r569, %r3705, -1431655765;
	shr.u32 	%r570, %r569, 5;
	mul.lo.s32 	%r571, %r570, 48;
	sub.s32 	%r572, %r3705, %r571;
	cvt.rn.f32.s32 	%f571, %r572;
	div.approx.f32 	%f106, %f571, %f729;
	abs.f32 	%f763, %f106;
	setp.lt.f32 	%p176, %f763, 0f40000000;
	@%p176 bra 	$L__BB0_110;
// %bb.99:
	setp.gtu.f32 	%p177, %f763, 0f4B800000;
	@%p177 bra 	$L__BB0_106;
	bra.uni 	$L__BB0_100;
$L__BB0_106:
	mov.b32 	%r54, %f763;
	and.b32  	%r573, %r54, 8388607;
	or.b32  	%r3718, %r573, 1065353216;
	mov.b32 	%f762, %r3718;
	add.s32 	%r574, %r54, -1073741824;
	and.b32  	%r3719, %r574, -8388608;
	setp.eq.s32 	%p183, %r3719, 0;
	@%p183 bra 	$L__BB0_109;
// %bb.107:                             // %__nv_fmaf_rn.exit4.i.i.i1206.preheader
	mov.f32 	%f582, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f581,%f582;
	// end inline asm
$L__BB0_108:                            // %__nv_fmaf_rn.exit4.i.i.i1206
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r575, %r3719, 192937984;
	add.s32 	%r576, %r3718, %r575;
	mov.b32 	%f583, %r576;
	mul.f32 	%f584, %f581, %f583;
	sub.f32 	%f585, %f583, %f584;
	fma.rn.f32 	%f586, %f585, %f581, %f584;
	sub.f32 	%f587, %f583, %f586;
	fma.rz.f32 	%f588, %f587, %f581, %f586;
	cvt.rzi.f32.f32 	%f589, %f588;
	sub.f32 	%f762, %f583, %f589;
	sub.s32 	%r3719, %r3719, %r575;
	mov.b32 	%r3718, %f762;
	setp.ne.s32 	%p184, %r3719, 0;
	setp.ne.s32 	%p185, %r3718, 0;
	and.pred  	%p186, %p184, %p185;
	@%p186 bra 	$L__BB0_108;
$L__BB0_109:                            // %__internal_fmodf_slowpath_mod.exit.i.i1208
	setp.gt.u32 	%p187, %r54, 2139095039;
	selp.f32 	%f590, 0f7FFFFFFF, 0f4B800000, %p187;
	mul.f32 	%f591, %f762, 0f34000000;
	mul.f32 	%f763, %f590, %f591;
	bra.uni 	$L__BB0_110;
$L__BB0_100:                            // %__nv_fast_fdividef.exit.i.i.i1185
	mov.f32 	%f573, 0f40000000;
	div.approx.f32 	%f574, %f763, %f573;
	cvt.rzi.f32.f32 	%f761, %f574;
	fma.rn.f32 	%f109, %f761, 0fC0000000, %f763;
	mov.b32 	%r53, %f109;
	setp.lt.u32 	%p178, %r53, 1073741824;
	@%p178 bra 	$L__BB0_105;
// %bb.101:
	setp.lt.u32 	%p179, %r53, -2147483647;
	@%p179 bra 	$L__BB0_103;
// %bb.102:
	add.f32 	%f579, %f761, 0fBF800000;
	setp.lt.f32 	%p182, %f109, 0fC0000000;
	add.f32 	%f580, %f579, 0fBF800000;
	selp.f32 	%f761, %f580, %f579, %p182;
	bra.uni 	$L__BB0_105;
$L__BB0_103:
	add.f32 	%f761, %f761, 0f3F800000;
	setp.ltu.f32 	%p180, %f109, 0f40800000;
	@%p180 bra 	$L__BB0_105;
// %bb.104:                             // %__nv_fmaf_rn.exit.i.i.i1189
	add.f32 	%f575, %f761, 0f3F800000;
	fma.rn.f32 	%f577, %f573, 0fC0400000, %f109;
	setp.ge.f32 	%p181, %f577, 0f00000000;
	add.f32 	%f578, %f575, 0f3F800000;
	selp.f32 	%f761, %f578, %f575, %p181;
$L__BB0_105:                            // %__internal_fmodf_fastpath_quot.exit.i.i1192
	fma.rn.f32 	%f763, %f761, 0fC0000000, %f763;
$L__BB0_110:                            // %__internal_fmodf_kernel.exit.i1211
	abs.f32 	%f592, %f763;
	setp.gtu.f32 	%p188, %f592, 0f7F800000;
	@%p188 bra 	$L__BB0_112;
// %bb.111:
	mov.b32 	%r577, %f106;
	and.b32  	%r578, %r577, -2147483648;
	mov.b32 	%r579, %f763;
	or.b32  	%r580, %r578, %r579;
	mov.b32 	%f763, %r580;
$L__BB0_112:                            // %__nv_fmodf.exit1212
	add.f32 	%f593, %f763, %f763;
	mov.b32 	%r581, %f593;
	and.b32  	%r582, %r581, -2147483648;
	or.b32  	%r583, %r582, 1056964608;
	mov.b32 	%f594, %r583;
	add.f32 	%f595, %f593, %f594;
	cvt.rzi.f32.f32 	%f596, %f595;
	abs.f32 	%f597, %f593;
	setp.gt.f32 	%p189, %f597, 0f4B000000;
	selp.f32 	%f598, %f593, %f596, %p189;
	cvt.rzi.f32.f32 	%f599, %f593;
	setp.lt.f32 	%p190, %f597, 0f3F000000;
	selp.f32 	%f600, %f599, %f598, %p190;
	cvt.rzi.s32.f32 	%r584, %f600;
	fma.rn.f32 	%f601, %f600, 0fBF000000, %f763;
	mul.f32 	%f602, %f601, %f601;
	fma.rn.f32 	%f603, %f602, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f604, %f602, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f605, %f603, %f602, 0fC0A55DF6;
	fma.rn.f32 	%f606, %f604, %f602, 0f4081E0CF;
	fma.rn.f32 	%f607, %f602, %f601, 0f00000000;
	fma.rn.f32 	%f608, %f606, %f602, 0fC09DE9E6;
	fma.rn.f32 	%f609, %f605, %f607, 0f00000000;
	fma.rn.f32 	%f610, %f608, %f602, 0f3F800000;
	fma.rn.f32 	%f611, %f601, 0f40490FDB, %f609;
	and.b32  	%r585, %r584, 1;
	setp.eq.b32 	%p191, %r585, 1;
	selp.f32 	%f612, %f610, %f611, %p191;
	selp.f32 	%f613, %f611, %f610, %p191;
	and.b32  	%r586, %r584, 2;
	setp.eq.s32 	%p192, %r586, 0;
	neg.f32 	%f614, %f612;
	selp.f32 	%f615, %f612, %f614, %p192;
	add.s32 	%r587, %r584, 1;
	and.b32  	%r588, %r587, 2;
	setp.eq.s32 	%p193, %r588, 0;
	mov.f32 	%f616, 0f00000000;
	sub.f32 	%f617, %f616, %f613;
	selp.f32 	%f618, %f613, %f617, %p193;
	cvt.rzi.f32.f32 	%f619, %f763;
	setp.eq.f32 	%p194, %f619, %f763;
	mul.f32 	%f620, %f763, 0f00000000;
	selp.f32 	%f126, %f620, %f615, %p194;
	abs.f32 	%f621, %f763;
	setp.gt.f32 	%p195, %f621, 0f4B800000;
	add.f32 	%f622, %f126, 0f3F800000;
	selp.f32 	%f125, %f622, %f618, %p195;
$L__BB0_113:                            // %L847
	mov.f32 	%f146, %f486;
	mov.f32 	%f147, %f486;
	@%p1 bra 	$L__BB0_129;
// %bb.114:                             // %L885
	cvt.u16.u32 	%rs22, %r3704;
	and.b16  	%rs23, %rs22, 255;
	mul.lo.s16 	%rs24, %rs23, 171;
	shr.u16 	%rs25, %rs24, 10;
	mul.lo.s16 	%rs26, %rs25, 6;
	sub.s16 	%rs27, %rs22, %rs26;
	and.b16  	%rs28, %rs27, 255;
	cvt.rn.f32.u16 	%f624, %rs28;
	div.approx.f32 	%f127, %f624, %f730;
	abs.f32 	%f769, %f127;
	setp.lt.f32 	%p196, %f769, 0f40000000;
	@%p196 bra 	$L__BB0_126;
// %bb.115:
	setp.gtu.f32 	%p197, %f769, 0f4B800000;
	@%p197 bra 	$L__BB0_122;
	bra.uni 	$L__BB0_116;
$L__BB0_122:
	mov.b32 	%r64, %f769;
	and.b32  	%r596, %r64, 8388607;
	or.b32  	%r3720, %r596, 1065353216;
	mov.b32 	%f768, %r3720;
	add.s32 	%r597, %r64, -1073741824;
	and.b32  	%r3721, %r597, -8388608;
	setp.eq.s32 	%p203, %r3721, 0;
	@%p203 bra 	$L__BB0_125;
// %bb.123:                             // %__nv_fmaf_rn.exit4.i.i.i1237.preheader
	mov.f32 	%f635, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f634,%f635;
	// end inline asm
$L__BB0_124:                            // %__nv_fmaf_rn.exit4.i.i.i1237
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r598, %r3721, 192937984;
	add.s32 	%r599, %r3720, %r598;
	mov.b32 	%f636, %r599;
	mul.f32 	%f637, %f634, %f636;
	sub.f32 	%f638, %f636, %f637;
	fma.rn.f32 	%f639, %f638, %f634, %f637;
	sub.f32 	%f640, %f636, %f639;
	fma.rz.f32 	%f641, %f640, %f634, %f639;
	cvt.rzi.f32.f32 	%f642, %f641;
	sub.f32 	%f768, %f636, %f642;
	sub.s32 	%r3721, %r3721, %r598;
	mov.b32 	%r3720, %f768;
	setp.ne.s32 	%p204, %r3721, 0;
	setp.ne.s32 	%p205, %r3720, 0;
	and.pred  	%p206, %p204, %p205;
	@%p206 bra 	$L__BB0_124;
$L__BB0_125:                            // %__internal_fmodf_slowpath_mod.exit.i.i1239
	setp.gt.u32 	%p207, %r64, 2139095039;
	selp.f32 	%f643, 0f7FFFFFFF, 0f4B800000, %p207;
	mul.f32 	%f644, %f768, 0f34000000;
	mul.f32 	%f769, %f643, %f644;
	bra.uni 	$L__BB0_126;
$L__BB0_116:                            // %__nv_fast_fdividef.exit.i.i.i1216
	mov.f32 	%f626, 0f40000000;
	div.approx.f32 	%f627, %f769, %f626;
	cvt.rzi.f32.f32 	%f767, %f627;
	fma.rn.f32 	%f130, %f767, 0fC0000000, %f769;
	mov.b32 	%r63, %f130;
	setp.lt.u32 	%p198, %r63, 1073741824;
	@%p198 bra 	$L__BB0_121;
// %bb.117:
	setp.lt.u32 	%p199, %r63, -2147483647;
	@%p199 bra 	$L__BB0_119;
// %bb.118:
	add.f32 	%f632, %f767, 0fBF800000;
	setp.lt.f32 	%p202, %f130, 0fC0000000;
	add.f32 	%f633, %f632, 0fBF800000;
	selp.f32 	%f767, %f633, %f632, %p202;
	bra.uni 	$L__BB0_121;
$L__BB0_119:
	add.f32 	%f767, %f767, 0f3F800000;
	setp.ltu.f32 	%p200, %f130, 0f40800000;
	@%p200 bra 	$L__BB0_121;
// %bb.120:                             // %__nv_fmaf_rn.exit.i.i.i1220
	add.f32 	%f628, %f767, 0f3F800000;
	fma.rn.f32 	%f630, %f626, 0fC0400000, %f130;
	setp.ge.f32 	%p201, %f630, 0f00000000;
	add.f32 	%f631, %f628, 0f3F800000;
	selp.f32 	%f767, %f631, %f628, %p201;
$L__BB0_121:                            // %__internal_fmodf_fastpath_quot.exit.i.i1223
	fma.rn.f32 	%f769, %f767, 0fC0000000, %f769;
$L__BB0_126:                            // %__internal_fmodf_kernel.exit.i1242
	abs.f32 	%f645, %f769;
	setp.gtu.f32 	%p208, %f645, 0f7F800000;
	@%p208 bra 	$L__BB0_128;
// %bb.127:
	mov.b32 	%r600, %f127;
	and.b32  	%r601, %r600, -2147483648;
	mov.b32 	%r602, %f769;
	or.b32  	%r603, %r601, %r602;
	mov.b32 	%f769, %r603;
$L__BB0_128:                            // %__nv_fmodf.exit1243
	add.f32 	%f646, %f769, %f769;
	mov.b32 	%r604, %f646;
	and.b32  	%r605, %r604, -2147483648;
	or.b32  	%r606, %r605, 1056964608;
	mov.b32 	%f647, %r606;
	add.f32 	%f648, %f646, %f647;
	cvt.rzi.f32.f32 	%f649, %f648;
	abs.f32 	%f650, %f646;
	setp.gt.f32 	%p209, %f650, 0f4B000000;
	selp.f32 	%f651, %f646, %f649, %p209;
	cvt.rzi.f32.f32 	%f652, %f646;
	setp.lt.f32 	%p210, %f650, 0f3F000000;
	selp.f32 	%f653, %f652, %f651, %p210;
	cvt.rzi.s32.f32 	%r607, %f653;
	fma.rn.f32 	%f654, %f653, 0fBF000000, %f769;
	mul.f32 	%f655, %f654, %f654;
	fma.rn.f32 	%f656, %f655, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f657, %f655, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f658, %f656, %f655, 0fC0A55DF6;
	fma.rn.f32 	%f659, %f657, %f655, 0f4081E0CF;
	fma.rn.f32 	%f660, %f655, %f654, 0f00000000;
	fma.rn.f32 	%f661, %f659, %f655, 0fC09DE9E6;
	fma.rn.f32 	%f662, %f658, %f660, 0f00000000;
	fma.rn.f32 	%f663, %f661, %f655, 0f3F800000;
	fma.rn.f32 	%f664, %f654, 0f40490FDB, %f662;
	and.b32  	%r608, %r607, 1;
	setp.eq.b32 	%p211, %r608, 1;
	selp.f32 	%f665, %f663, %f664, %p211;
	selp.f32 	%f666, %f664, %f663, %p211;
	and.b32  	%r609, %r607, 2;
	setp.eq.s32 	%p212, %r609, 0;
	neg.f32 	%f667, %f665;
	selp.f32 	%f668, %f665, %f667, %p212;
	add.s32 	%r610, %r607, 1;
	and.b32  	%r611, %r610, 2;
	setp.eq.s32 	%p213, %r611, 0;
	mov.f32 	%f669, 0f00000000;
	sub.f32 	%f670, %f669, %f666;
	selp.f32 	%f671, %f666, %f670, %p213;
	cvt.rzi.f32.f32 	%f672, %f769;
	setp.eq.f32 	%p214, %f672, %f769;
	mul.f32 	%f673, %f769, 0f00000000;
	selp.f32 	%f147, %f673, %f668, %p214;
	abs.f32 	%f674, %f769;
	setp.gt.f32 	%p215, %f674, 0f4B800000;
	add.f32 	%f675, %f147, 0f3F800000;
	selp.f32 	%f146, %f675, %f671, %p215;
$L__BB0_129:                            // %L919
	mov.f32 	%f167, %f486;
	mov.f32 	%f168, %f486;
	@%p2 bra 	$L__BB0_145;
// %bb.130:                             // %L927
	mul.hi.u32 	%r613, %r3705, -1431655765;
	shr.u32 	%r614, %r613, 2;
	mul.lo.s32 	%r615, %r614, 6;
	sub.s32 	%r616, %r3705, %r615;
	cvt.rn.f32.s32 	%f677, %r616;
	div.approx.f32 	%f148, %f677, %f730;
	abs.f32 	%f775, %f148;
	setp.lt.f32 	%p216, %f775, 0f40000000;
	@%p216 bra 	$L__BB0_142;
// %bb.131:
	setp.gtu.f32 	%p217, %f775, 0f4B800000;
	@%p217 bra 	$L__BB0_138;
	bra.uni 	$L__BB0_132;
$L__BB0_138:
	mov.b32 	%r72, %f775;
	and.b32  	%r617, %r72, 8388607;
	or.b32  	%r3722, %r617, 1065353216;
	mov.b32 	%f774, %r3722;
	add.s32 	%r618, %r72, -1073741824;
	and.b32  	%r3723, %r618, -8388608;
	setp.eq.s32 	%p223, %r3723, 0;
	@%p223 bra 	$L__BB0_141;
// %bb.139:                             // %__nv_fmaf_rn.exit4.i.i.i1268.preheader
	mov.f32 	%f688, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f687,%f688;
	// end inline asm
$L__BB0_140:                            // %__nv_fmaf_rn.exit4.i.i.i1268
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r619, %r3723, 192937984;
	add.s32 	%r620, %r3722, %r619;
	mov.b32 	%f689, %r620;
	mul.f32 	%f690, %f687, %f689;
	sub.f32 	%f691, %f689, %f690;
	fma.rn.f32 	%f692, %f691, %f687, %f690;
	sub.f32 	%f693, %f689, %f692;
	fma.rz.f32 	%f694, %f693, %f687, %f692;
	cvt.rzi.f32.f32 	%f695, %f694;
	sub.f32 	%f774, %f689, %f695;
	sub.s32 	%r3723, %r3723, %r619;
	mov.b32 	%r3722, %f774;
	setp.ne.s32 	%p224, %r3723, 0;
	setp.ne.s32 	%p225, %r3722, 0;
	and.pred  	%p226, %p224, %p225;
	@%p226 bra 	$L__BB0_140;
$L__BB0_141:                            // %__internal_fmodf_slowpath_mod.exit.i.i1270
	setp.gt.u32 	%p227, %r72, 2139095039;
	selp.f32 	%f696, 0f7FFFFFFF, 0f4B800000, %p227;
	mul.f32 	%f697, %f774, 0f34000000;
	mul.f32 	%f775, %f696, %f697;
	bra.uni 	$L__BB0_142;
$L__BB0_132:                            // %__nv_fast_fdividef.exit.i.i.i1247
	mov.f32 	%f679, 0f40000000;
	div.approx.f32 	%f680, %f775, %f679;
	cvt.rzi.f32.f32 	%f773, %f680;
	fma.rn.f32 	%f151, %f773, 0fC0000000, %f775;
	mov.b32 	%r71, %f151;
	setp.lt.u32 	%p218, %r71, 1073741824;
	@%p218 bra 	$L__BB0_137;
// %bb.133:
	setp.lt.u32 	%p219, %r71, -2147483647;
	@%p219 bra 	$L__BB0_135;
// %bb.134:
	add.f32 	%f685, %f773, 0fBF800000;
	setp.lt.f32 	%p222, %f151, 0fC0000000;
	add.f32 	%f686, %f685, 0fBF800000;
	selp.f32 	%f773, %f686, %f685, %p222;
	bra.uni 	$L__BB0_137;
$L__BB0_135:
	add.f32 	%f773, %f773, 0f3F800000;
	setp.ltu.f32 	%p220, %f151, 0f40800000;
	@%p220 bra 	$L__BB0_137;
// %bb.136:                             // %__nv_fmaf_rn.exit.i.i.i1251
	add.f32 	%f681, %f773, 0f3F800000;
	fma.rn.f32 	%f683, %f679, 0fC0400000, %f151;
	setp.ge.f32 	%p221, %f683, 0f00000000;
	add.f32 	%f684, %f681, 0f3F800000;
	selp.f32 	%f773, %f684, %f681, %p221;
$L__BB0_137:                            // %__internal_fmodf_fastpath_quot.exit.i.i1254
	fma.rn.f32 	%f775, %f773, 0fC0000000, %f775;
$L__BB0_142:                            // %__internal_fmodf_kernel.exit.i1273
	abs.f32 	%f698, %f775;
	setp.gtu.f32 	%p228, %f698, 0f7F800000;
	@%p228 bra 	$L__BB0_144;
// %bb.143:
	mov.b32 	%r621, %f148;
	and.b32  	%r622, %r621, -2147483648;
	mov.b32 	%r623, %f775;
	or.b32  	%r624, %r622, %r623;
	mov.b32 	%f775, %r624;
$L__BB0_144:                            // %__nv_fmodf.exit1274
	add.f32 	%f699, %f775, %f775;
	mov.b32 	%r625, %f699;
	and.b32  	%r626, %r625, -2147483648;
	or.b32  	%r627, %r626, 1056964608;
	mov.b32 	%f700, %r627;
	add.f32 	%f701, %f699, %f700;
	cvt.rzi.f32.f32 	%f702, %f701;
	abs.f32 	%f703, %f699;
	setp.gt.f32 	%p229, %f703, 0f4B000000;
	selp.f32 	%f704, %f699, %f702, %p229;
	cvt.rzi.f32.f32 	%f705, %f699;
	setp.lt.f32 	%p230, %f703, 0f3F000000;
	selp.f32 	%f706, %f705, %f704, %p230;
	cvt.rzi.s32.f32 	%r628, %f706;
	fma.rn.f32 	%f707, %f706, 0fBF000000, %f775;
	mul.f32 	%f708, %f707, %f707;
	fma.rn.f32 	%f709, %f708, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f710, %f708, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f711, %f709, %f708, 0fC0A55DF6;
	fma.rn.f32 	%f712, %f710, %f708, 0f4081E0CF;
	fma.rn.f32 	%f713, %f708, %f707, 0f00000000;
	fma.rn.f32 	%f714, %f712, %f708, 0fC09DE9E6;
	fma.rn.f32 	%f715, %f711, %f713, 0f00000000;
	fma.rn.f32 	%f716, %f714, %f708, 0f3F800000;
	fma.rn.f32 	%f717, %f707, 0f40490FDB, %f715;
	and.b32  	%r629, %r628, 1;
	setp.eq.b32 	%p231, %r629, 1;
	selp.f32 	%f718, %f716, %f717, %p231;
	selp.f32 	%f719, %f717, %f716, %p231;
	and.b32  	%r630, %r628, 2;
	setp.eq.s32 	%p232, %r630, 0;
	neg.f32 	%f720, %f718;
	selp.f32 	%f721, %f718, %f720, %p232;
	add.s32 	%r631, %r628, 1;
	and.b32  	%r632, %r631, 2;
	setp.eq.s32 	%p233, %r632, 0;
	mov.f32 	%f722, 0f00000000;
	sub.f32 	%f723, %f722, %f719;
	selp.f32 	%f724, %f719, %f723, %p233;
	cvt.rzi.f32.f32 	%f725, %f775;
	setp.eq.f32 	%p234, %f725, %f775;
	mul.f32 	%f726, %f775, 0f00000000;
	selp.f32 	%f168, %f726, %f721, %p234;
	abs.f32 	%f727, %f775;
	setp.gt.f32 	%p235, %f727, 0f4B800000;
	add.f32 	%f728, %f168, 0f3F800000;
	selp.f32 	%f167, %f728, %f724, %p235;
$L__BB0_145:                            // %L961
	mov.u32 	%r280, 999999999;
	cvt.u16.u32 	%rs241, %r1;
	@%p91 bra 	$L__BB0_224;
// %bb.146:                             // %L997
	ld.param.u64 	%rd1, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	and.b16  	%rs30, %rs241, 255;
	mul.lo.s16 	%rs31, %rs30, 171;
	shr.u16 	%rs32, %rs31, 12;
	mul.lo.s16 	%rs33, %rs32, 24;
	sub.s16 	%rs34, %rs241, %rs33;
	cvt.u32.u16 	%r646, %rs34;
	and.b32  	%r647, %r646, 255;
	mad.lo.s32 	%r648, %r647, 24, %r3;
	cvt.u16.u32 	%rs35, %r648;
	mul.hi.u16 	%rs36, %rs35, -7281;
	shr.u16 	%rs37, %rs36, 9;
	mul.lo.s16 	%rs38, %rs37, 576;
	sub.s16 	%rs39, %rs35, %rs38;
	cvt.u32.u16 	%r649, %rs39;
	mul.wide.u32 	%rd50, %r649, 4;
	add.s64 	%rd51, %rd1, %rd50;
	ld.global.u32 	%r650, [%rd51];
	shl.b32 	%r651, %r650, 16;
	cvt.s32.s16 	%r83, %r650;
	shr.s32 	%r84, %r650, 16;
	or.b32  	%r652, %r651, 65535;
	setp.lt.u32 	%p237, %r652, 1638399;
	setp.lt.u32 	%p238, %r650, 1572864;
	and.pred  	%p239, %p237, %p238;
	@%p239 bra 	$L__BB0_223;
	bra.uni 	$L__BB0_147;
$L__BB0_223:                            // %L1237
	mul.lo.s32 	%r656, %r84, 801;
	mad.lo.s32 	%r280, %r83, 33, %r656;
$L__BB0_224:                            // %pass503
	add.f32 	%f224, %f781, %f781;
	mov.b32 	%r429, %f224;
	add.f32 	%f487, %f785, %f785;
	and.b32  	%r430, %r429, -2147483648;
	mov.b32 	%r543, %f487;
	or.b32  	%r431, %r430, 1056964608;
	and.b32  	%r544, %r543, -2147483648;
	mov.b32 	%f225, %r431;
	or.b32  	%r545, %r544, 1056964608;
	add.f32 	%f226, %f224, %f225;
	abs.f32 	%f228, %f224;
	mov.b32 	%f488, %r545;
	cvt.rzi.f32.f32 	%f227, %f226;
	setp.gt.f32 	%p41, %f228, 0f4B000000;
	add.f32 	%f489, %f487, %f488;
	abs.f32 	%f491, %f487;
	selp.f32 	%f229, %f224, %f227, %p41;
	cvt.rzi.f32.f32 	%f230, %f224;
	setp.lt.f32 	%p42, %f228, 0f3F000000;
	cvt.rzi.f32.f32 	%f490, %f489;
	setp.gt.f32 	%p148, %f491, 0f4B000000;
	selp.f32 	%f231, %f230, %f229, %p42;
	selp.f32 	%f492, %f487, %f490, %p148;
	cvt.rzi.f32.f32 	%f493, %f487;
	setp.lt.f32 	%p149, %f491, 0f3F000000;
	fma.rn.f32 	%f232, %f231, 0fBF000000, %f781;
	selp.f32 	%f494, %f493, %f492, %p149;
	mul.f32 	%f233, %f232, %f232;
	fma.rn.f32 	%f495, %f494, 0fBF000000, %f785;
	fma.rn.f32 	%f234, %f233, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f235, %f233, 0f3E684E12, 0fBFAAD2E0;
	mul.f32 	%f496, %f495, %f495;
	cvt.rzi.s32.f32 	%r432, %f231;
	fma.rn.f32 	%f236, %f234, %f233, 0fC0A55DF6;
	fma.rn.f32 	%f237, %f235, %f233, 0f4081E0CF;
	fma.rn.f32 	%f238, %f233, %f232, 0f00000000;
	fma.rn.f32 	%f497, %f496, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f498, %f496, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f239, %f237, %f233, 0fC09DE9E6;
	fma.rn.f32 	%f240, %f236, %f238, 0f00000000;
	and.b32  	%r433, %r432, 1;
	cvt.rzi.s32.f32 	%r546, %f494;
	fma.rn.f32 	%f499, %f497, %f496, 0fC0A55DF6;
	fma.rn.f32 	%f500, %f498, %f496, 0f4081E0CF;
	fma.rn.f32 	%f501, %f496, %f495, 0f00000000;
	fma.rn.f32 	%f241, %f239, %f233, 0f3F800000;
	fma.rn.f32 	%f242, %f232, 0f40490FDB, %f240;
	setp.eq.b32 	%p43, %r433, 1;
	fma.rn.f32 	%f502, %f500, %f496, 0fC09DE9E6;
	fma.rn.f32 	%f503, %f499, %f501, 0f00000000;
	and.b32  	%r547, %r546, 1;
	selp.f32 	%f243, %f241, %f242, %p43;
	and.b32  	%r434, %r432, 2;
	fma.rn.f32 	%f504, %f502, %f496, 0f3F800000;
	fma.rn.f32 	%f505, %f495, 0f40490FDB, %f503;
	setp.eq.b32 	%p150, %r547, 1;
	setp.eq.s32 	%p44, %r434, 0;
	neg.f32 	%f245, %f243;
	add.s32 	%r435, %r432, 1;
	cvt.rzi.f32.f32 	%f249, %f781;
	selp.f32 	%f506, %f504, %f505, %p150;
	and.b32  	%r548, %r546, 2;
	selp.f32 	%f244, %f242, %f241, %p43;
	selp.f32 	%f246, %f243, %f245, %p44;
	and.b32  	%r436, %r435, 2;
	setp.eq.f32 	%p46, %f249, %f781;
	mul.f32 	%f250, %f781, 0f00000000;
	setp.eq.s32 	%p151, %r548, 0;
	neg.f32 	%f508, %f506;
	add.s32 	%r549, %r546, 1;
	cvt.rzi.f32.f32 	%f512, %f785;
	setp.eq.s32 	%p45, %r436, 0;
	sub.f32 	%f247, %f223, %f244;
	selp.f32 	%f251, %f250, %f246, %p46;
	abs.f32 	%f252, %f781;
	selp.f32 	%f507, %f505, %f504, %p150;
	selp.f32 	%f509, %f506, %f508, %p151;
	and.b32  	%r550, %r549, 2;
	setp.eq.f32 	%p153, %f512, %f785;
	mul.f32 	%f513, %f785, 0f00000000;
	selp.f32 	%f248, %f244, %f247, %p45;
	setp.gt.f32 	%p47, %f252, 0f4B800000;
	add.f32 	%f253, %f251, 0f3F800000;
	setp.eq.s32 	%p152, %r550, 0;
	sub.f32 	%f510, %f486, %f507;
	selp.f32 	%f514, %f513, %f509, %p153;
	abs.f32 	%f515, %f785;
	selp.f32 	%f254, %f253, %f248, %p47;
	selp.f32 	%f511, %f507, %f510, %p152;
	setp.gt.f32 	%p154, %f515, 0f4B800000;
	add.f32 	%f516, %f514, 0f3F800000;
	mov.b32 	%r425, %f254;
	mov.b32 	%r428, %f251;
	selp.f32 	%f517, %f516, %f511, %p154;
	xor.b32  	%r424, %r428, -2147483648;
	mov.b32 	%r520, %f62;
	mov.b32 	%r521, %f83;
	mov.b32 	%r526, %f63;
	mov.b32 	%r527, %f84;
	mov.b32 	%r539, %f517;
	mov.b32 	%r542, %f514;
	mov.b32 	%r476, %f20;
	mov.b32 	%r477, %f41;
	mov.b32 	%r479, %f21;
	mov.b32 	%r480, %f42;
	xor.b32  	%r523, %r526, -2147483648;
	xor.b32  	%r524, %r527, -2147483648;
	xor.b32  	%r538, %r542, -2147483648;
	mov.b32 	%r590, %f104;
	mov.b32 	%r591, %f125;
	mov.b32 	%r593, %f105;
	mov.b32 	%r594, %f126;
	mov.b32 	%r634, %f146;
	mov.b32 	%r635, %f167;
	mov.b32 	%r640, %f147;
	xor.b32  	%r637, %r640, -2147483648;
	mov.b32 	%r641, %f168;
	xor.b32  	%r638, %r641, -2147483648;
	and.b32  	%r657, %r1, 24;
	setp.ne.s32 	%p240, %r657, 24;
	cvt.u16.u32 	%rs40, %r255;
	mul.lo.s16 	%rs41, %rs40, 171;
	shr.u16 	%rs42, %rs41, 10;
	mul.lo.s16 	%rs43, %rs42, 6;
	sub.s16 	%rs44, %rs40, %rs43;
	cvt.u32.u16 	%r658, %rs44;
	and.b32  	%r281, %r658, 255;
	mul.lo.s32 	%r3724, %r2, 1152;
	@%p240 bra 	$L__BB0_148;
// %bb.225:                             // %pass503.L1497_crit_edge
	mov.u32 	%r87, 0;
	mov.u32 	%r88, %r87;
	bra.uni 	$L__BB0_149;
$L__BB0_148:                            // %pass507
	ld.param.u64 	%rd2, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10];
	mul.lo.s32 	%r659, %r281, 24;
	mul.lo.s32 	%r660, %r254, 144;
	or.b32  	%r661, %r3724, %r3;
	add.s32 	%r662, %r661, %r660;
	add.s32 	%r663, %r662, %r659;
	mul.wide.u32 	%rd57, %r663, 4;
	add.s64 	%rd58, %rd2, %rd57;
	ld.global.u32 	%r87, [%rd58];
	or.b32  	%r664, %r3, 576;
	add.s32 	%r665, %r664, %r3724;
	add.s32 	%r666, %r665, %r660;
	add.s32 	%r667, %r666, %r659;
	mul.wide.u32 	%rd59, %r667, 4;
	add.s64 	%rd60, %rd2, %rd59;
	ld.global.u32 	%r88, [%rd60];
$L__BB0_149:                            // %L1497
	ld.param.u64 	%rd3, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11];
	ld.param.u64 	%rd4, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12];
	// begin inline asm
	cvt.rn.f16x2.f32 %r423, %r425, %r424;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r426, %r428, %r425;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r475, %r477, %r476;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r478, %r480, %r479;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r519, %r521, %r520;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r522, %r524, %r523;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r525, %r527, %r526;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r528, %r521, %r520;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r537, %r539, %r538;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r540, %r542, %r539;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r589, %r591, %r590;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r592, %r594, %r593;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r633, %r635, %r634;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r636, %r638, %r637;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r639, %r641, %r640;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r642, %r635, %r634;
	// end inline asm
	mov.u32 	%r120, 0;
	shl.b32 	%r670, %r391, 14;
	shl.b32 	%r671, %r395, 8;
	add.s32 	%r89, %r671, %r670;
	shl.b32 	%r672, %r1, 3;
	and.b32  	%r673, %r672, 128;
	shl.b32 	%r674, %r2, 8;
	or.b32  	%r675, %r673, %r674;
	shl.b32 	%r676, %r1, 2;
	and.b32  	%r677, %r676, 60;
	or.b32  	%r90, %r675, %r677;
	or.b32  	%r678, %r676, %r675;
	or.b32  	%r91, %r678, 64;
	add.s32 	%r92, %r3, 24;
	shr.u32 	%r679, %r1, 4;
	and.b32  	%r680, %r267, 30;
	or.b32  	%r681, %r680, %r679;
	mul.lo.s32 	%r93, %r681, 257;
	or.b32  	%r682, %r267, %r679;
	or.b32  	%r683, %r682, 32;
	mul.lo.s32 	%r94, %r683, 257;
	shr.u32 	%r684, %r3, 3;
	and.b16  	%rs46, %rs241, 255;
	mul.lo.s16 	%rs47, %rs46, 171;
	shr.u16 	%rs48, %rs47, 12;
	mul.lo.s16 	%rs49, %rs48, 24;
	sub.s16 	%rs50, %rs241, %rs49;
	cvt.u32.u16 	%r685, %rs50;
	and.b32  	%r95, %r685, 255;
	and.b32  	%r686, %r4, 224;
	mad.lo.s32 	%r96, %r684, 257, %r686;
	shr.u32 	%r687, %r92, 3;
	mad.lo.s32 	%r97, %r687, 257, %r686;
	add.s32 	%r688, %r3, 48;
	shr.u32 	%r689, %r688, 3;
	mad.lo.s32 	%r98, %r689, 257, %r686;
	add.s32 	%r690, %r3, 72;
	shr.u32 	%r691, %r690, 3;
	mad.lo.s32 	%r99, %r691, 257, %r686;
	or.b32  	%r692, %r684, 12;
	mad.lo.s32 	%r100, %r692, 257, %r686;
	add.s32 	%r693, %r3, 120;
	shr.u32 	%r694, %r693, 3;
	mad.lo.s32 	%r101, %r694, 257, %r686;
	add.s32 	%r695, %r3, 144;
	shr.u32 	%r696, %r695, 3;
	mad.lo.s32 	%r102, %r696, 257, %r686;
	add.s32 	%r697, %r3, 168;
	shr.u32 	%r698, %r697, 3;
	mad.lo.s32 	%r103, %r698, 257, %r686;
	or.b32  	%r699, %r684, 24;
	mad.lo.s32 	%r104, %r699, 257, %r686;
	add.s32 	%r700, %r3, 216;
	shr.u32 	%r701, %r700, 3;
	mad.lo.s32 	%r105, %r701, 257, %r686;
	add.s32 	%r702, %r3, 240;
	shr.u32 	%r703, %r702, 3;
	mad.lo.s32 	%r106, %r703, 257, %r686;
	add.s32 	%r704, %r3, 264;
	shr.u32 	%r705, %r704, 3;
	mad.lo.s32 	%r107, %r705, 257, %r686;
	or.b32  	%r706, %r684, 36;
	mad.lo.s32 	%r108, %r706, 257, %r686;
	add.s32 	%r707, %r3, 312;
	shr.u32 	%r708, %r707, 3;
	mad.lo.s32 	%r109, %r708, 257, %r686;
	add.s32 	%r709, %r3, 336;
	shr.u32 	%r710, %r709, 3;
	mad.lo.s32 	%r110, %r710, 257, %r686;
	add.s32 	%r711, %r3, 360;
	shr.u32 	%r712, %r711, 3;
	mad.lo.s32 	%r111, %r712, 257, %r686;
	or.b32  	%r713, %r684, 48;
	mad.lo.s32 	%r112, %r713, 257, %r686;
	add.s32 	%r714, %r3, 408;
	shr.u32 	%r715, %r714, 3;
	mad.lo.s32 	%r113, %r715, 257, %r686;
	add.s32 	%r716, %r3, 432;
	shr.u32 	%r717, %r716, 3;
	mad.lo.s32 	%r114, %r717, 257, %r686;
	add.s32 	%r718, %r3, 456;
	shr.u32 	%r719, %r718, 3;
	mad.lo.s32 	%r115, %r719, 257, %r686;
	or.b32  	%r720, %r684, 60;
	mad.lo.s32 	%r116, %r720, 257, %r686;
	add.s32 	%r721, %r3, 504;
	bfe.u32 	%r722, %r721, 3, 6;
	mad.lo.s32 	%r117, %r722, 257, %r686;
	mul.lo.s32 	%r723, %r3, 33;
	mad.lo.s32 	%r724, %r254, 4806, %r723;
	mad.lo.s32 	%r725, %r281, 801, %r724;
	bfe.s32 	%r726, %r1, 1, 1;
	and.b32  	%r727, %r726, 2056;
	mul.lo.s32 	%r728, %r679, 257;
	and.b32  	%r729, %r1, 1;
	neg.s32 	%r730, %r729;
	and.b32  	%r731, %r730, 4112;
	bfe.s32 	%r732, %r1, 3, 1;
	and.b32  	%r733, %r732, 514;
	bfe.s32 	%r734, %r1, 2, 1;
	and.b32  	%r735, %r734, 1028;
	add.s32 	%r736, %r728, %r3;
	add.s32 	%r737, %r736, %r727;
	add.s32 	%r738, %r737, %r731;
	add.s32 	%r739, %r738, %r733;
	add.s32 	%r740, %r739, %r735;
	mul.wide.u32 	%rd61, %r740, 4;
	mov.u64 	%rd62, shmem;
	add.s64 	%rd7, %rd62, %rd61;
	or.b32  	%r741, %r3, 8256;
	add.s32 	%r742, %r741, %r728;
	add.s32 	%r743, %r742, %r727;
	add.s32 	%r744, %r743, %r731;
	add.s32 	%r745, %r744, %r733;
	add.s32 	%r746, %r745, %r735;
	mul.wide.u32 	%rd63, %r746, 4;
	add.s64 	%rd8, %rd62, %rd63;
	or.b32  	%r747, %r3, 32;
	add.s32 	%r748, %r747, %r728;
	add.s32 	%r749, %r748, %r727;
	add.s32 	%r750, %r749, %r731;
	add.s32 	%r751, %r750, %r733;
	add.s32 	%r752, %r751, %r735;
	mul.wide.u32 	%rd64, %r752, 4;
	add.s64 	%rd9, %rd62, %rd64;
	or.b32  	%r753, %r3, 8288;
	add.s32 	%r754, %r753, %r728;
	add.s32 	%r755, %r754, %r727;
	add.s32 	%r756, %r755, %r731;
	add.s32 	%r757, %r756, %r733;
	add.s32 	%r758, %r757, %r735;
	mul.wide.u32 	%rd65, %r758, 4;
	add.s64 	%rd10, %rd62, %rd65;
	bfe.s32 	%r759, %r3, 2, 1;
	and.b32  	%r760, %r3, 4;
	setp.eq.s32 	%p241, %r760, 0;
	and.b32  	%r761, %r759, 2056;
	and.b32  	%r762, %r3, 1;
	neg.s32 	%r763, %r762;
	and.b32  	%r764, %r763, 8256;
	bfe.s32 	%r765, %r3, 1, 1;
	and.b32  	%r766, %r765, 4112;
	mul.lo.s32 	%r767, %r254, 6;
	shr.u32 	%r768, %r3, 4;
	bfe.s32 	%r769, %r3, 3, 1;
	and.b32  	%r770, %r3, 8;
	setp.eq.s32 	%p242, %r770, 0;
	and.b32  	%r771, %r769, 1028;
	mad.lo.s32 	%r772, %r768, 514, %r767;
	add.s32 	%r773, %r772, %r761;
	add.s32 	%r774, %r773, %r764;
	add.s32 	%r775, %r774, %r766;
	add.s32 	%r776, %r775, %r771;
	add.s32 	%r777, %r776, %r281;
	mul.wide.u32 	%rd66, %r777, 4;
	add.s64 	%rd11, %rd62, %rd66;
	shr.u32 	%r778, %r92, 5;
	bfe.s32 	%r779, %r92, 4, 1;
	and.b32  	%r780, %r779, 514;
	selp.b32 	%r781, 1028, 0, %p242;
	mad.lo.s32 	%r782, %r778, 257, %r767;
	add.s32 	%r783, %r782, %r761;
	add.s32 	%r784, %r783, %r764;
	add.s32 	%r785, %r784, %r766;
	add.s32 	%r786, %r785, %r781;
	add.s32 	%r787, %r786, %r281;
	add.s32 	%r788, %r787, %r780;
	mul.wide.u32 	%rd67, %r788, 4;
	add.s64 	%rd12, %rd62, %rd67;
	selp.b32 	%r789, 32, 2088, %p241;
	add.s32 	%r790, %r772, %r789;
	add.s32 	%r791, %r790, %r764;
	add.s32 	%r792, %r791, %r766;
	add.s32 	%r793, %r792, %r771;
	add.s32 	%r794, %r793, %r281;
	mul.wide.u32 	%rd68, %r794, 4;
	add.s64 	%rd13, %rd62, %rd68;
	add.s32 	%r795, %r788, 32;
	mul.wide.u32 	%rd69, %r795, 4;
	add.s64 	%rd14, %rd62, %rd69;
	mul.lo.s32 	%r796, %r393, 589824;
	mad.lo.s32 	%r797, %r397, 1152, %r796;
	mad.lo.s32 	%r798, %r3, 24, %r3724;
	add.s32 	%r118, %r798, %r95;
	cvt.s64.s32 	%rd15, %r797;
	cvt.u16.u32 	%rs51, %r92;
	and.b16  	%rs52, %rs51, 255;
	mul.lo.s16 	%rs53, %rs52, 171;
	shr.u16 	%rs54, %rs53, 13;
	mul.lo.s16 	%rs55, %rs54, 48;
	sub.s16 	%rs56, %rs51, %rs55;
	cvt.u32.u16 	%r799, %rs56;
	and.b32  	%r800, %r799, 255;
	or.b32  	%r801, %r3724, %r95;
	mad.lo.s32 	%r119, %r800, 24, %r801;
	mul.wide.u32 	%rd70, %r725, 4;
	add.s64 	%rd16, %rd62, %rd70;
	add.s32 	%r802, %r740, 64;
	mul.wide.u32 	%rd71, %r802, 4;
	add.s64 	%rd17, %rd62, %rd71;
	add.s32 	%r803, %r746, 64;
	mul.wide.u32 	%rd72, %r803, 4;
	add.s64 	%rd18, %rd62, %rd72;
	add.s32 	%r804, %r752, 64;
	mul.wide.u32 	%rd73, %r804, 4;
	add.s64 	%rd19, %rd62, %rd73;
	add.s32 	%r805, %r758, 64;
	mul.wide.u32 	%rd74, %r805, 4;
	add.s64 	%rd20, %rd62, %rd74;
	add.s32 	%r806, %r740, 128;
	mul.wide.u32 	%rd75, %r806, 4;
	add.s64 	%rd21, %rd62, %rd75;
	add.s32 	%r807, %r746, 128;
	mul.wide.u32 	%rd76, %r807, 4;
	add.s64 	%rd22, %rd62, %rd76;
	add.s32 	%r808, %r752, 128;
	mul.wide.u32 	%rd77, %r808, 4;
	add.s64 	%rd23, %rd62, %rd77;
	add.s32 	%r809, %r758, 128;
	mul.wide.u32 	%rd78, %r809, 4;
	add.s64 	%rd24, %rd62, %rd78;
	add.s32 	%r810, %r740, 192;
	mul.wide.u32 	%rd79, %r810, 4;
	add.s64 	%rd25, %rd62, %rd79;
	add.s32 	%r811, %r746, 192;
	mul.wide.u32 	%rd80, %r811, 4;
	add.s64 	%rd26, %rd62, %rd80;
	add.s32 	%r812, %r752, 192;
	mul.wide.u32 	%rd81, %r812, 4;
	add.s64 	%rd27, %rd62, %rd81;
	add.s32 	%r813, %r758, 192;
	mul.wide.u32 	%rd82, %r813, 4;
	add.s64 	%rd28, %rd62, %rd82;
	add.s32 	%r814, %r777, 64;
	mul.wide.u32 	%rd83, %r814, 4;
	add.s64 	%rd29, %rd62, %rd83;
	add.s32 	%r815, %r788, 64;
	mul.wide.u32 	%rd84, %r815, 4;
	add.s64 	%rd30, %rd62, %rd84;
	add.s32 	%r816, %r794, 64;
	mul.wide.u32 	%rd85, %r816, 4;
	add.s64 	%rd31, %rd62, %rd85;
	add.s32 	%r817, %r788, 96;
	mul.wide.u32 	%rd86, %r817, 4;
	add.s64 	%rd32, %rd62, %rd86;
	add.s32 	%r818, %r777, 128;
	mul.wide.u32 	%rd87, %r818, 4;
	add.s64 	%rd33, %rd62, %rd87;
	add.s32 	%r819, %r788, 128;
	mul.wide.u32 	%rd88, %r819, 4;
	add.s64 	%rd34, %rd62, %rd88;
	add.s32 	%r820, %r794, 128;
	mul.wide.u32 	%rd89, %r820, 4;
	add.s64 	%rd35, %rd62, %rd89;
	add.s32 	%r821, %r788, 160;
	mul.wide.u32 	%rd90, %r821, 4;
	add.s64 	%rd36, %rd62, %rd90;
	add.s32 	%r822, %r777, 192;
	mul.wide.u32 	%rd91, %r822, 4;
	add.s64 	%rd37, %rd62, %rd91;
	add.s32 	%r823, %r788, 192;
	mul.wide.u32 	%rd92, %r823, 4;
	add.s64 	%rd38, %rd62, %rd92;
	add.s32 	%r824, %r794, 192;
	mul.wide.u32 	%rd93, %r824, 4;
	add.s64 	%rd39, %rd62, %rd93;
	add.s32 	%r825, %r788, 224;
	mul.wide.u32 	%rd94, %r825, 4;
	add.s64 	%rd40, %rd62, %rd94;
	setp.lt.u32 	%p244, %r1, 16;
	setp.gt.u32 	%p273, %r3, 7;
	setp.lt.u32 	%p277, %r1, 24;
	mov.u32 	%r3757, %r120;
	mov.u32 	%r3758, %r120;
	mov.u32 	%r3759, %r120;
	mov.u32 	%r3760, %r120;
	bra.uni 	$L__BB0_150;
$L__BB0_196:                            // %L41253
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r253, %r120, 48;
	setp.ne.s32 	%p317, %r120, 4032;
	mov.u32 	%r120, %r253;
	@%p317 bra 	$L__BB0_150;
	bra.uni 	$L__BB0_197;
$L__BB0_150:                            // %L1500
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_177 Depth 2
                                        //     Child Loop BB0_187 Depth 2
	add.s32 	%r826, %r120, %r391;
	setp.lt.s32 	%p243, %r826, %r392;
	@%p243 bra 	$L__BB0_151;
	bra.uni 	$L__BB0_197;
$L__BB0_151:                            // %oksrem684
                                        //   in Loop: Header=BB0_150 Depth=1
	mul.hi.u32 	%r1019, %r120, -1431655765;
	shr.u32 	%r1020, %r1019, 5;
	mul.lo.s32 	%r286, %r1020, 48;
	add.s32 	%r1021, %r286, %r3;
	cvt.u16.u32 	%rs57, %r1021;
	shr.s16 	%rs58, %rs57, 15;
	shr.u16 	%rs59, %rs58, 4;
	add.s16 	%rs60, %rs57, %rs59;
	and.b16  	%rs61, %rs60, -4096;
	sub.s16 	%rs62, %rs57, %rs61;
	mul.wide.s16 	%r1022, %rs62, 16384;
	or.b32  	%r1023, %r90, %r1022;
	add.s32 	%r1024, %r89, %r1023;
	shr.s32 	%r1025, %r1024, 31;
	shr.u32 	%r1026, %r1025, 6;
	add.s32 	%r1027, %r1024, %r1026;
	shr.s32 	%r1028, %r1027, 26;
	setp.lt.s32 	%p245, %r1024, 0;
	and.b32  	%r1029, %r1027, -67108864;
	setp.ne.s32 	%p246, %r1029, %r1024;
	and.pred  	%p247, %p245, %p246;
	selp.u32 	%r1030, 1, 0, %p247;
	sub.s32 	%r1031, %r1030, %r1028;
	shl.b32 	%r1032, %r1031, 26;
	add.s32 	%r1033, %r1032, %r1024;
	mul.wide.s32 	%rd95, %r1033, 4;
	add.s64 	%rd96, %rd3, %rd95;
	ld.global.v4.u32 	{%r1034, %r1035, %r1036, %r1037}, [%rd96];
	or.b32  	%r1038, %r91, %r1022;
	add.s32 	%r1039, %r89, %r1038;
	shr.s32 	%r1040, %r1039, 31;
	shr.u32 	%r1041, %r1040, 6;
	add.s32 	%r1042, %r1039, %r1041;
	shr.u32 	%r1043, %r1042, 26;
	shr.u32 	%r1044, %r1039, 31;
	sub.s32 	%r1045, %r1044, %r1043;
	shl.b32 	%r1046, %r1045, 26;
	add.s32 	%r1047, %r1046, %r1039;
	mul.wide.s32 	%rd97, %r1047, 4;
	add.s64 	%rd98, %rd3, %rd97;
	ld.global.v4.u32 	{%r1048, %r1049, %r1050, %r1051}, [%rd98];
	add.s32 	%r1052, %r92, %r286;
	cvt.u16.u32 	%rs63, %r1052;
	shr.s16 	%rs64, %rs63, 15;
	shr.u16 	%rs65, %rs64, 4;
	add.s16 	%rs66, %rs63, %rs65;
	and.b16  	%rs67, %rs66, -4096;
	sub.s16 	%rs68, %rs63, %rs67;
	mul.wide.s16 	%r1053, %rs68, 16384;
	or.b32  	%r1054, %r90, %r1053;
	add.s32 	%r1055, %r89, %r1054;
	shr.s32 	%r1056, %r1055, 31;
	shr.u32 	%r1057, %r1056, 6;
	add.s32 	%r1058, %r1055, %r1057;
	shr.s32 	%r1059, %r1058, 26;
	setp.lt.s32 	%p248, %r1055, 0;
	and.b32  	%r1060, %r1058, -67108864;
	setp.ne.s32 	%p249, %r1060, %r1055;
	and.pred  	%p250, %p248, %p249;
	selp.u32 	%r1061, 1, 0, %p250;
	sub.s32 	%r1062, %r1061, %r1059;
	shl.b32 	%r1063, %r1062, 26;
	add.s32 	%r1064, %r1063, %r1055;
	mul.wide.s32 	%rd99, %r1064, 4;
	add.s64 	%rd100, %rd3, %rd99;
	ld.global.v4.u32 	{%r1065, %r1066, %r1067, %r1068}, [%rd100];
	or.b32  	%r1069, %r91, %r1053;
	add.s32 	%r1070, %r89, %r1069;
	shr.s32 	%r1071, %r1070, 31;
	shr.u32 	%r1072, %r1071, 6;
	add.s32 	%r1073, %r1070, %r1072;
	shr.u32 	%r1074, %r1073, 26;
	shr.u32 	%r1075, %r1070, 31;
	sub.s32 	%r1076, %r1075, %r1074;
	shl.b32 	%r1077, %r1076, 26;
	add.s32 	%r1078, %r1077, %r1070;
	mul.wide.s32 	%rd101, %r1078, 4;
	add.s64 	%rd102, %rd3, %rd101;
	ld.global.v4.u32 	{%r1079, %r1080, %r1081, %r1082}, [%rd102];
	selp.b32 	%r1083, %r1036, %r1034, %p244;
	shfl.sync.bfly.b32	%r1084, %r1083, 16, 31, -1;
	selp.b32 	%r829, %r1034, %r1084, %p244;
	selp.b32 	%r834, %r1084, %r1036, %p244;
	selp.b32 	%r1085, %r1037, %r1035, %p244;
	shfl.sync.bfly.b32	%r1086, %r1085, 16, 31, -1;
	selp.b32 	%r837, %r1035, %r1086, %p244;
	selp.b32 	%r842, %r1086, %r1037, %p244;
	selp.b32 	%r1087, %r1050, %r1048, %p244;
	shfl.sync.bfly.b32	%r1088, %r1087, 16, 31, -1;
	selp.b32 	%r845, %r1048, %r1088, %p244;
	selp.b32 	%r850, %r1088, %r1050, %p244;
	selp.b32 	%r1089, %r1051, %r1049, %p244;
	shfl.sync.bfly.b32	%r1090, %r1089, 16, 31, -1;
	selp.b32 	%r853, %r1049, %r1090, %p244;
	selp.b32 	%r858, %r1090, %r1051, %p244;
	selp.b32 	%r1091, %r1067, %r1065, %p244;
	shfl.sync.bfly.b32	%r1092, %r1091, 16, 31, -1;
	selp.b32 	%r861, %r1065, %r1092, %p244;
	selp.b32 	%r866, %r1092, %r1067, %p244;
	selp.b32 	%r1093, %r1068, %r1066, %p244;
	shfl.sync.bfly.b32	%r1094, %r1093, 16, 31, -1;
	selp.b32 	%r869, %r1066, %r1094, %p244;
	selp.b32 	%r874, %r1094, %r1068, %p244;
	selp.b32 	%r1095, %r1081, %r1079, %p244;
	shfl.sync.bfly.b32	%r1096, %r1095, 16, 31, -1;
	selp.b32 	%r877, %r1079, %r1096, %p244;
	selp.b32 	%r882, %r1096, %r1081, %p244;
	selp.b32 	%r1097, %r1082, %r1080, %p244;
	shfl.sync.bfly.b32	%r1098, %r1097, 16, 31, -1;
	selp.b32 	%r885, %r1080, %r1098, %p244;
	selp.b32 	%r890, %r1098, %r1082, %p244;
	shl.b32 	%r830, %r834, 4;
	mov.u32 	%r828, 252645135;
	// begin inline asm
	lop3.b32 %r892, %r828, %r829, %r830, 202;
	// end inline asm
	shr.u32 	%r833, %r829, 4;
	// begin inline asm
	lop3.b32 %r908, %r828, %r833, %r834, 202;
	// end inline asm
	shl.b32 	%r838, %r842, 4;
	// begin inline asm
	lop3.b32 %r900, %r828, %r837, %r838, 202;
	// end inline asm
	shr.u32 	%r841, %r837, 4;
	// begin inline asm
	lop3.b32 %r916, %r828, %r841, %r842, 202;
	// end inline asm
	shl.b32 	%r846, %r850, 4;
	// begin inline asm
	lop3.b32 %r924, %r828, %r845, %r846, 202;
	// end inline asm
	shr.u32 	%r849, %r845, 4;
	// begin inline asm
	lop3.b32 %r940, %r828, %r849, %r850, 202;
	// end inline asm
	shl.b32 	%r854, %r858, 4;
	// begin inline asm
	lop3.b32 %r932, %r828, %r853, %r854, 202;
	// end inline asm
	shr.u32 	%r857, %r853, 4;
	// begin inline asm
	lop3.b32 %r948, %r828, %r857, %r858, 202;
	// end inline asm
	shl.b32 	%r862, %r866, 4;
	// begin inline asm
	lop3.b32 %r893, %r828, %r861, %r862, 202;
	// end inline asm
	shr.u32 	%r865, %r861, 4;
	// begin inline asm
	lop3.b32 %r909, %r828, %r865, %r866, 202;
	// end inline asm
	shl.b32 	%r870, %r874, 4;
	// begin inline asm
	lop3.b32 %r901, %r828, %r869, %r870, 202;
	// end inline asm
	shr.u32 	%r873, %r869, 4;
	// begin inline asm
	lop3.b32 %r917, %r828, %r873, %r874, 202;
	// end inline asm
	shl.b32 	%r878, %r882, 4;
	// begin inline asm
	lop3.b32 %r925, %r828, %r877, %r878, 202;
	// end inline asm
	shr.u32 	%r881, %r877, 4;
	// begin inline asm
	lop3.b32 %r941, %r828, %r881, %r882, 202;
	// end inline asm
	shl.b32 	%r886, %r890, 4;
	// begin inline asm
	lop3.b32 %r933, %r828, %r885, %r886, 202;
	// end inline asm
	shr.u32 	%r889, %r885, 4;
	// begin inline asm
	lop3.b32 %r949, %r828, %r889, %r890, 202;
	// end inline asm
	mov.u32 	%r894, 25152;
	// begin inline asm
	prmt.b32 %r956, %r892, %r893, %r894;
	// end inline asm
	mov.u32 	%r898, 29521;
	// begin inline asm
	prmt.b32 %r988, %r892, %r893, %r898;
	// end inline asm
	// begin inline asm
	prmt.b32 %r964, %r900, %r901, %r894;
	// end inline asm
	// begin inline asm
	prmt.b32 %r996, %r900, %r901, %r898;
	// end inline asm
	// begin inline asm
	prmt.b32 %r957, %r908, %r909, %r894;
	// end inline asm
	// begin inline asm
	prmt.b32 %r989, %r908, %r909, %r898;
	// end inline asm
	// begin inline asm
	prmt.b32 %r965, %r916, %r917, %r894;
	// end inline asm
	// begin inline asm
	prmt.b32 %r997, %r916, %r917, %r898;
	// end inline asm
	// begin inline asm
	prmt.b32 %r972, %r924, %r925, %r894;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1004, %r924, %r925, %r898;
	// end inline asm
	// begin inline asm
	prmt.b32 %r980, %r932, %r933, %r894;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1012, %r932, %r933, %r898;
	// end inline asm
	// begin inline asm
	prmt.b32 %r973, %r940, %r941, %r894;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1005, %r940, %r941, %r898;
	// end inline asm
	// begin inline asm
	prmt.b32 %r981, %r948, %r949, %r894;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1013, %r948, %r949, %r898;
	// end inline asm
	mov.u32 	%r1014, 21520;
	// begin inline asm
	prmt.b32 %r955, %r956, %r957, %r1014;
	// end inline asm
	mov.u32 	%r1018, 30258;
	// begin inline asm
	prmt.b32 %r959, %r956, %r957, %r1018;
	// end inline asm
	// begin inline asm
	prmt.b32 %r963, %r964, %r965, %r1014;
	// end inline asm
	// begin inline asm
	prmt.b32 %r967, %r964, %r965, %r1018;
	// end inline asm
	// begin inline asm
	prmt.b32 %r971, %r972, %r973, %r1014;
	// end inline asm
	// begin inline asm
	prmt.b32 %r975, %r972, %r973, %r1018;
	// end inline asm
	// begin inline asm
	prmt.b32 %r979, %r980, %r981, %r1014;
	// end inline asm
	// begin inline asm
	prmt.b32 %r983, %r980, %r981, %r1018;
	// end inline asm
	// begin inline asm
	prmt.b32 %r987, %r988, %r989, %r1014;
	// end inline asm
	// begin inline asm
	prmt.b32 %r991, %r988, %r989, %r1018;
	// end inline asm
	// begin inline asm
	prmt.b32 %r995, %r996, %r997, %r1014;
	// end inline asm
	// begin inline asm
	prmt.b32 %r999, %r996, %r997, %r1018;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1003, %r1004, %r1005, %r1014;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1007, %r1004, %r1005, %r1018;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1011, %r1012, %r1013, %r1014;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1015, %r1012, %r1013, %r1018;
	// end inline asm
	mul.hi.s16 	%rs69, %rs57, 10923;
	shr.u16 	%rs70, %rs69, 15;
	shr.s16 	%rs71, %rs69, 2;
	add.s16 	%rs72, %rs71, %rs70;
	mul.lo.s16 	%rs73, %rs72, 24;
	sub.s16 	%rs74, %rs57, %rs73;
	cvt.s32.s16 	%r1099, %rs74;
	add.s32 	%r1100, %r93, %r1099;
	mul.wide.s32 	%rd103, %r1100, 4;
	add.s64 	%rd105, %rd62, %rd103;
	st.shared.u32 	[%rd105], %r955;
	add.s32 	%r1101, %r1100, 128;
	mul.wide.u32 	%rd106, %r1101, 4;
	add.s64 	%rd107, %rd62, %rd106;
	st.shared.u32 	[%rd107], %r963;
	add.s32 	%r1102, %r1100, 64;
	mul.wide.u32 	%rd108, %r1102, 4;
	add.s64 	%rd109, %rd62, %rd108;
	st.shared.u32 	[%rd109], %r959;
	add.s32 	%r1103, %r1100, 192;
	mul.wide.u32 	%rd110, %r1103, 4;
	add.s64 	%rd111, %rd62, %rd110;
	st.shared.u32 	[%rd111], %r967;
	add.s32 	%r1104, %r94, %r1099;
	mul.wide.u32 	%rd112, %r1104, 4;
	add.s64 	%rd113, %rd62, %rd112;
	st.shared.u32 	[%rd113], %r971;
	add.s32 	%r1105, %r1104, 128;
	mul.wide.u32 	%rd114, %r1105, 4;
	add.s64 	%rd115, %rd62, %rd114;
	st.shared.u32 	[%rd115], %r979;
	add.s32 	%r1106, %r1104, 64;
	mul.wide.u32 	%rd116, %r1106, 4;
	add.s64 	%rd117, %rd62, %rd116;
	st.shared.u32 	[%rd117], %r975;
	add.s32 	%r1107, %r1104, 192;
	mul.wide.u32 	%rd118, %r1107, 4;
	add.s64 	%rd119, %rd62, %rd118;
	st.shared.u32 	[%rd119], %r983;
	add.s32 	%r1108, %r1100, 32;
	mul.wide.u32 	%rd120, %r1108, 4;
	add.s64 	%rd121, %rd62, %rd120;
	st.shared.u32 	[%rd121], %r987;
	add.s32 	%r1109, %r1100, 160;
	mul.wide.u32 	%rd122, %r1109, 4;
	add.s64 	%rd123, %rd62, %rd122;
	st.shared.u32 	[%rd123], %r995;
	add.s32 	%r1110, %r1100, 96;
	mul.wide.u32 	%rd124, %r1110, 4;
	add.s64 	%rd125, %rd62, %rd124;
	st.shared.u32 	[%rd125], %r991;
	add.s32 	%r1111, %r1100, 224;
	mul.wide.u32 	%rd126, %r1111, 4;
	add.s64 	%rd127, %rd62, %rd126;
	st.shared.u32 	[%rd127], %r999;
	add.s32 	%r1112, %r1104, 32;
	mul.wide.u32 	%rd128, %r1112, 4;
	add.s64 	%rd129, %rd62, %rd128;
	st.shared.u32 	[%rd129], %r1003;
	add.s32 	%r1113, %r1104, 160;
	mul.wide.u32 	%rd130, %r1113, 4;
	add.s64 	%rd131, %rd62, %rd130;
	st.shared.u32 	[%rd131], %r1011;
	add.s32 	%r1114, %r1104, 96;
	mul.wide.u32 	%rd132, %r1114, 4;
	add.s64 	%rd133, %rd62, %rd132;
	st.shared.u32 	[%rd133], %r1007;
	add.s32 	%r1115, %r1104, 224;
	mul.wide.u32 	%rd134, %r1115, 4;
	add.s64 	%rd135, %rd62, %rd134;
	st.shared.u32 	[%rd135], %r1015;
	bar.sync 	0;
	add.s32 	%r1116, %r286, %r95;
	cvt.u16.u32 	%rs75, %r1116;
	mul.hi.s16 	%rs76, %rs75, 10923;
	shr.u16 	%rs77, %rs76, 15;
	shr.s16 	%rs78, %rs76, 2;
	add.s16 	%rs79, %rs78, %rs77;
	mul.lo.s16 	%rs80, %rs79, 24;
	sub.s16 	%rs81, %rs75, %rs80;
	cvt.s32.s16 	%r287, %rs81;
	add.s32 	%r1117, %r96, %r287;
	mul.wide.s32 	%rd136, %r1117, 4;
	add.s64 	%rd137, %rd62, %rd136;
	ld.shared.u32 	%r288, [%rd137];
	add.s32 	%r1118, %r97, %r287;
	mul.wide.u32 	%rd138, %r1118, 4;
	add.s64 	%rd139, %rd62, %rd138;
	ld.shared.u32 	%r289, [%rd139];
	add.s32 	%r1119, %r98, %r287;
	mul.wide.u32 	%rd140, %r1119, 4;
	add.s64 	%rd141, %rd62, %rd140;
	ld.shared.u32 	%r290, [%rd141];
	add.s32 	%r1120, %r99, %r287;
	mul.wide.u32 	%rd142, %r1120, 4;
	add.s64 	%rd143, %rd62, %rd142;
	ld.shared.u32 	%r291, [%rd143];
	add.s32 	%r1121, %r100, %r287;
	mul.wide.u32 	%rd144, %r1121, 4;
	add.s64 	%rd145, %rd62, %rd144;
	ld.shared.u32 	%r292, [%rd145];
	add.s32 	%r1122, %r101, %r287;
	mul.wide.u32 	%rd146, %r1122, 4;
	add.s64 	%rd147, %rd62, %rd146;
	ld.shared.u32 	%r293, [%rd147];
	add.s32 	%r1123, %r102, %r287;
	mul.wide.u32 	%rd148, %r1123, 4;
	add.s64 	%rd149, %rd62, %rd148;
	ld.shared.u32 	%r294, [%rd149];
	add.s32 	%r1124, %r103, %r287;
	mul.wide.u32 	%rd150, %r1124, 4;
	add.s64 	%rd151, %rd62, %rd150;
	ld.shared.u32 	%r295, [%rd151];
	add.s32 	%r1125, %r104, %r287;
	mul.wide.u32 	%rd152, %r1125, 4;
	add.s64 	%rd153, %rd62, %rd152;
	ld.shared.u32 	%r296, [%rd153];
	add.s32 	%r1126, %r105, %r287;
	mul.wide.u32 	%rd154, %r1126, 4;
	add.s64 	%rd155, %rd62, %rd154;
	ld.shared.u32 	%r297, [%rd155];
	add.s32 	%r1127, %r106, %r287;
	mul.wide.u32 	%rd156, %r1127, 4;
	add.s64 	%rd157, %rd62, %rd156;
	ld.shared.u32 	%r298, [%rd157];
	add.s32 	%r1128, %r107, %r287;
	mul.wide.u32 	%rd158, %r1128, 4;
	add.s64 	%rd159, %rd62, %rd158;
	ld.shared.u32 	%r299, [%rd159];
	add.s32 	%r1129, %r108, %r287;
	mul.wide.u32 	%rd160, %r1129, 4;
	add.s64 	%rd161, %rd62, %rd160;
	ld.shared.u32 	%r300, [%rd161];
	add.s32 	%r1130, %r109, %r287;
	mul.wide.u32 	%rd162, %r1130, 4;
	add.s64 	%rd163, %rd62, %rd162;
	ld.shared.u32 	%r301, [%rd163];
	add.s32 	%r1131, %r110, %r287;
	mul.wide.u32 	%rd164, %r1131, 4;
	add.s64 	%rd165, %rd62, %rd164;
	ld.shared.u32 	%r302, [%rd165];
	add.s32 	%r1132, %r111, %r287;
	mul.wide.u32 	%rd166, %r1132, 4;
	add.s64 	%rd167, %rd62, %rd166;
	ld.shared.u32 	%r303, [%rd167];
	add.s32 	%r1133, %r112, %r287;
	mul.wide.u32 	%rd168, %r1133, 4;
	add.s64 	%rd169, %rd62, %rd168;
	ld.shared.u32 	%r304, [%rd169];
	add.s32 	%r1134, %r113, %r287;
	mul.wide.u32 	%rd170, %r1134, 4;
	add.s64 	%rd171, %rd62, %rd170;
	ld.shared.u32 	%r305, [%rd171];
	add.s32 	%r1135, %r114, %r287;
	mul.wide.u32 	%rd172, %r1135, 4;
	add.s64 	%rd173, %rd62, %rd172;
	ld.shared.u32 	%r306, [%rd173];
	add.s32 	%r1136, %r115, %r287;
	mul.wide.u32 	%rd174, %r1136, 4;
	add.s64 	%rd175, %rd62, %rd174;
	ld.shared.u32 	%r307, [%rd175];
	add.s32 	%r1137, %r116, %r287;
	mul.wide.u32 	%rd176, %r1137, 4;
	add.s64 	%rd177, %rd62, %rd176;
	ld.shared.u32 	%r308, [%rd177];
	add.s32 	%r1138, %r117, %r287;
	mul.wide.s32 	%rd178, %r1138, 4;
	add.s64 	%rd179, %rd62, %rd178;
	ld.shared.u32 	%r309, [%rd179];
	bar.sync 	0;
	shfl.sync.idx.b32	%r310, %r280, 0, 31, -1;
	shfl.sync.idx.b32	%r311, %r280, 1, 31, -1;
	shfl.sync.idx.b32	%r312, %r280, 2, 31, -1;
	shfl.sync.idx.b32	%r313, %r280, 3, 31, -1;
	shfl.sync.idx.b32	%r314, %r280, 4, 31, -1;
	shfl.sync.idx.b32	%r315, %r280, 5, 31, -1;
	shfl.sync.idx.b32	%r316, %r280, 6, 31, -1;
	shfl.sync.idx.b32	%r317, %r280, 7, 31, -1;
	shfl.sync.idx.b32	%r318, %r280, 8, 31, -1;
	shfl.sync.idx.b32	%r319, %r280, 9, 31, -1;
	shfl.sync.idx.b32	%r320, %r280, 10, 31, -1;
	shfl.sync.idx.b32	%r321, %r280, 11, 31, -1;
	shfl.sync.idx.b32	%r322, %r280, 12, 31, -1;
	shfl.sync.idx.b32	%r323, %r280, 13, 31, -1;
	shfl.sync.idx.b32	%r324, %r280, 14, 31, -1;
	shfl.sync.idx.b32	%r325, %r280, 15, 31, -1;
	shfl.sync.idx.b32	%r326, %r280, 16, 31, -1;
	shfl.sync.idx.b32	%r327, %r280, 17, 31, -1;
	shfl.sync.idx.b32	%r328, %r280, 18, 31, -1;
	shfl.sync.idx.b32	%r329, %r280, 19, 31, -1;
	shfl.sync.idx.b32	%r330, %r280, 20, 31, -1;
	shfl.sync.idx.b32	%r331, %r280, 21, 31, -1;
	shfl.sync.idx.b32	%r332, %r280, 22, 31, -1;
	shfl.sync.idx.b32	%r333, %r280, 23, 31, -1;
	setp.eq.s32 	%p251, %r310, 999999999;
	@%p251 bra 	$L__BB0_152;
// %bb.226:                             // %oksrem3326
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1139, %r310, %r287;
	mul.wide.s32 	%rd180, %r1139, 4;
	add.s64 	%rd182, %rd62, %rd180;
	st.shared.u32 	[%rd182], %r288;
	setp.eq.s32 	%p252, %r311, 999999999;
	@%p252 bra 	$L__BB0_153;
// %bb.227:                             // %oksrem3394
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1140, %r311, %r287;
	mul.wide.s32 	%rd183, %r1140, 4;
	add.s64 	%rd185, %rd62, %rd183;
	st.shared.u32 	[%rd185], %r289;
	setp.eq.s32 	%p253, %r312, 999999999;
	@%p253 bra 	$L__BB0_154;
// %bb.228:                             // %oksrem3462
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1141, %r312, %r287;
	mul.wide.s32 	%rd186, %r1141, 4;
	add.s64 	%rd188, %rd62, %rd186;
	st.shared.u32 	[%rd188], %r290;
	setp.eq.s32 	%p254, %r313, 999999999;
	@%p254 bra 	$L__BB0_155;
// %bb.229:                             // %oksrem3530
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1142, %r313, %r287;
	mul.wide.s32 	%rd189, %r1142, 4;
	add.s64 	%rd191, %rd62, %rd189;
	st.shared.u32 	[%rd191], %r291;
	setp.eq.s32 	%p255, %r314, 999999999;
	@%p255 bra 	$L__BB0_156;
// %bb.230:                             // %oksrem3598
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1143, %r314, %r287;
	mul.wide.s32 	%rd192, %r1143, 4;
	add.s64 	%rd194, %rd62, %rd192;
	st.shared.u32 	[%rd194], %r292;
	setp.eq.s32 	%p256, %r315, 999999999;
	@%p256 bra 	$L__BB0_157;
// %bb.231:                             // %oksrem3666
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1144, %r315, %r287;
	mul.wide.s32 	%rd195, %r1144, 4;
	add.s64 	%rd197, %rd62, %rd195;
	st.shared.u32 	[%rd197], %r293;
	setp.eq.s32 	%p257, %r316, 999999999;
	@%p257 bra 	$L__BB0_158;
// %bb.232:                             // %oksrem3734
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1145, %r316, %r287;
	mul.wide.s32 	%rd198, %r1145, 4;
	add.s64 	%rd200, %rd62, %rd198;
	st.shared.u32 	[%rd200], %r294;
	setp.eq.s32 	%p258, %r317, 999999999;
	@%p258 bra 	$L__BB0_159;
// %bb.233:                             // %oksrem3802
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1146, %r317, %r287;
	mul.wide.s32 	%rd201, %r1146, 4;
	add.s64 	%rd203, %rd62, %rd201;
	st.shared.u32 	[%rd203], %r295;
	setp.eq.s32 	%p259, %r318, 999999999;
	@%p259 bra 	$L__BB0_160;
// %bb.234:                             // %oksrem3870
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1147, %r318, %r287;
	mul.wide.s32 	%rd204, %r1147, 4;
	add.s64 	%rd206, %rd62, %rd204;
	st.shared.u32 	[%rd206], %r296;
	setp.eq.s32 	%p260, %r319, 999999999;
	@%p260 bra 	$L__BB0_161;
// %bb.235:                             // %oksrem3938
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1148, %r319, %r287;
	mul.wide.s32 	%rd207, %r1148, 4;
	add.s64 	%rd209, %rd62, %rd207;
	st.shared.u32 	[%rd209], %r297;
	setp.eq.s32 	%p261, %r320, 999999999;
	@%p261 bra 	$L__BB0_162;
// %bb.236:                             // %oksrem4006
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1149, %r320, %r287;
	mul.wide.s32 	%rd210, %r1149, 4;
	add.s64 	%rd212, %rd62, %rd210;
	st.shared.u32 	[%rd212], %r298;
	setp.eq.s32 	%p262, %r321, 999999999;
	@%p262 bra 	$L__BB0_163;
// %bb.237:                             // %oksrem4074
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1150, %r321, %r287;
	mul.wide.s32 	%rd213, %r1150, 4;
	add.s64 	%rd215, %rd62, %rd213;
	st.shared.u32 	[%rd215], %r299;
	setp.eq.s32 	%p263, %r322, 999999999;
	@%p263 bra 	$L__BB0_164;
// %bb.238:                             // %oksrem4142
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1151, %r322, %r287;
	mul.wide.s32 	%rd216, %r1151, 4;
	add.s64 	%rd218, %rd62, %rd216;
	st.shared.u32 	[%rd218], %r300;
	setp.eq.s32 	%p264, %r323, 999999999;
	@%p264 bra 	$L__BB0_165;
// %bb.239:                             // %oksrem4210
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1152, %r323, %r287;
	mul.wide.s32 	%rd219, %r1152, 4;
	add.s64 	%rd221, %rd62, %rd219;
	st.shared.u32 	[%rd221], %r301;
	setp.eq.s32 	%p265, %r324, 999999999;
	@%p265 bra 	$L__BB0_166;
// %bb.240:                             // %oksrem4278
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1153, %r324, %r287;
	mul.wide.s32 	%rd222, %r1153, 4;
	add.s64 	%rd224, %rd62, %rd222;
	st.shared.u32 	[%rd224], %r302;
	setp.eq.s32 	%p266, %r325, 999999999;
	@%p266 bra 	$L__BB0_167;
// %bb.241:                             // %oksrem4346
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1154, %r325, %r287;
	mul.wide.s32 	%rd225, %r1154, 4;
	add.s64 	%rd227, %rd62, %rd225;
	st.shared.u32 	[%rd227], %r303;
	setp.eq.s32 	%p267, %r326, 999999999;
	@%p267 bra 	$L__BB0_168;
// %bb.242:                             // %oksrem4414
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1155, %r326, %r287;
	mul.wide.s32 	%rd228, %r1155, 4;
	add.s64 	%rd230, %rd62, %rd228;
	st.shared.u32 	[%rd230], %r304;
	setp.eq.s32 	%p268, %r327, 999999999;
	@%p268 bra 	$L__BB0_169;
// %bb.243:                             // %oksrem4482
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1156, %r327, %r287;
	mul.wide.s32 	%rd231, %r1156, 4;
	add.s64 	%rd233, %rd62, %rd231;
	st.shared.u32 	[%rd233], %r305;
	setp.eq.s32 	%p269, %r328, 999999999;
	@%p269 bra 	$L__BB0_170;
// %bb.244:                             // %oksrem4550
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1157, %r328, %r287;
	mul.wide.s32 	%rd234, %r1157, 4;
	add.s64 	%rd236, %rd62, %rd234;
	st.shared.u32 	[%rd236], %r306;
	setp.eq.s32 	%p270, %r329, 999999999;
	@%p270 bra 	$L__BB0_171;
// %bb.245:                             // %oksrem4618
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1158, %r329, %r287;
	mul.wide.s32 	%rd237, %r1158, 4;
	add.s64 	%rd239, %rd62, %rd237;
	st.shared.u32 	[%rd239], %r307;
	setp.eq.s32 	%p271, %r330, 999999999;
	@%p271 bra 	$L__BB0_172;
// %bb.246:                             // %oksrem4686
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1159, %r330, %r287;
	mul.wide.s32 	%rd240, %r1159, 4;
	add.s64 	%rd242, %rd62, %rd240;
	st.shared.u32 	[%rd242], %r308;
	setp.eq.s32 	%p272, %r331, 999999999;
	@%p272 bra 	$L__BB0_173;
// %bb.247:                             // %oksrem4755
                                        //   in Loop: Header=BB0_150 Depth=1
	selp.b32 	%r1160, 0, %r309, %p273;
	add.s32 	%r1161, %r331, %r287;
	mul.wide.s32 	%rd243, %r1161, 4;
	add.s64 	%rd245, %rd62, %rd243;
	st.shared.u32 	[%rd245], %r1160;
	setp.eq.s32 	%p274, %r332, 999999999;
	@%p274 bra 	$L__BB0_174;
// %bb.248:                             // %oksrem4823
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1162, %r332, %r287;
	mul.wide.s32 	%rd246, %r1162, 4;
	add.s64 	%rd248, %rd62, %rd246;
	mov.u32 	%r3732, 0;
	st.shared.u32 	[%rd248], %r3732;
	setp.eq.s32 	%p275, %r333, 999999999;
	@%p275 bra 	$L__BB0_175;
// %bb.249:                             // %oksrem4890
                                        //   in Loop: Header=BB0_150 Depth=1
	add.s32 	%r1165, %r333, %r287;
	mul.wide.s32 	%rd249, %r1165, 4;
	add.s64 	%rd251, %rd62, %rd249;
	st.shared.u32 	[%rd251], %r3732;
	bar.sync 	0;
	mov.u32 	%r3733, %r3732;
	mov.u32 	%r3734, %r3732;
	mov.u32 	%r3735, %r3732;
	mov.u32 	%r3736, %r3732;
	mov.u32 	%r3737, %r3732;
	mov.u32 	%r3738, %r3732;
	mov.u32 	%r3739, %r3732;
	mov.u32 	%r3740, %r3732;
	mov.u32 	%r3741, %r3732;
	mov.u32 	%r3742, %r3732;
	mov.u32 	%r3743, %r3732;
	mov.u32 	%r3744, %r3732;
	mov.u32 	%r3745, %r3732;
	mov.u32 	%r3746, %r3732;
	mov.u32 	%r3747, %r3732;
	mov.u32 	%r3748, %r3732;
	mov.u32 	%r3749, %r3732;
	mov.u32 	%r3750, %r3732;
	mov.u32 	%r3751, %r3732;
	mov.u32 	%r3752, %r3732;
	mov.u32 	%r3753, %r3732;
	mov.u32 	%r3754, %r3732;
	mov.u32 	%r3755, %r3732;
	@%p91 bra 	$L__BB0_176;
// %bb.250:                             // %oksrem4959
                                        //   in Loop: Header=BB0_150 Depth=1
	cvt.u16.u32 	%rs82, %r286;
	mul.hi.s16 	%rs83, %rs82, 10923;
	shr.u16 	%rs84, %rs83, 15;
	shr.s16 	%rs85, %rs83, 2;
	add.s16 	%rs86, %rs85, %rs84;
	mul.lo.s16 	%rs87, %rs86, 24;
	sub.s16 	%rs88, %rs82, %rs87;
	cvt.s32.s16 	%r1166, %rs88;
	mul.wide.s32 	%rd252, %r1166, 4;
	add.s64 	%rd253, %rd16, %rd252;
	ld.shared.u32 	%r3732, [%rd253];
	ld.shared.u32 	%r3733, [%rd16+4];
	ld.shared.u32 	%r3734, [%rd16+8];
	ld.shared.u32 	%r3735, [%rd16+12];
	ld.shared.u32 	%r3736, [%rd16+16];
	ld.shared.u32 	%r3737, [%rd16+20];
	ld.shared.u32 	%r3738, [%rd16+24];
	ld.shared.u32 	%r3739, [%rd16+28];
	ld.shared.u32 	%r3740, [%rd16+32];
	ld.shared.u32 	%r3741, [%rd16+36];
	ld.shared.u32 	%r3742, [%rd16+40];
	ld.shared.u32 	%r3743, [%rd16+44];
	ld.shared.u32 	%r3744, [%rd16+48];
	ld.shared.u32 	%r3745, [%rd16+52];
	ld.shared.u32 	%r3746, [%rd16+56];
	ld.shared.u32 	%r3747, [%rd16+60];
	add.s16 	%rs89, %rs82, 16;
	mul.hi.s16 	%rs90, %rs89, 10923;
	shr.u16 	%rs91, %rs90, 15;
	shr.s16 	%rs92, %rs90, 2;
	add.s16 	%rs93, %rs92, %rs91;
	mul.lo.s16 	%rs94, %rs93, 24;
	sub.s16 	%rs95, %rs89, %rs94;
	cvt.s32.s16 	%r1167, %rs95;
	mul.wide.s32 	%rd254, %r1167, 4;
	add.s64 	%rd255, %rd16, %rd254;
	ld.shared.u32 	%r3748, [%rd255];
	add.s16 	%rs96, %rs82, 17;
	mul.hi.s16 	%rs97, %rs96, 10923;
	shr.u16 	%rs98, %rs97, 15;
	shr.s16 	%rs99, %rs97, 2;
	add.s16 	%rs100, %rs99, %rs98;
	mul.lo.s16 	%rs101, %rs100, 24;
	sub.s16 	%rs102, %rs96, %rs101;
	cvt.s32.s16 	%r1168, %rs102;
	mul.wide.s32 	%rd256, %r1168, 4;
	add.s64 	%rd257, %rd16, %rd256;
	ld.shared.u32 	%r3749, [%rd257];
	add.s16 	%rs103, %rs82, 18;
	mul.hi.s16 	%rs104, %rs103, 10923;
	shr.u16 	%rs105, %rs104, 15;
	shr.s16 	%rs106, %rs104, 2;
	add.s16 	%rs107, %rs106, %rs105;
	mul.lo.s16 	%rs108, %rs107, 24;
	sub.s16 	%rs109, %rs103, %rs108;
	cvt.s32.s16 	%r1169, %rs109;
	mul.wide.s32 	%rd258, %r1169, 4;
	add.s64 	%rd259, %rd16, %rd258;
	ld.shared.u32 	%r3750, [%rd259];
	add.s16 	%rs110, %rs82, 19;
	mul.hi.s16 	%rs111, %rs110, 10923;
	shr.u16 	%rs112, %rs111, 15;
	shr.s16 	%rs113, %rs111, 2;
	add.s16 	%rs114, %rs113, %rs112;
	mul.lo.s16 	%rs115, %rs114, 24;
	sub.s16 	%rs116, %rs110, %rs115;
	cvt.s32.s16 	%r1170, %rs116;
	mul.wide.s32 	%rd260, %r1170, 4;
	add.s64 	%rd261, %rd16, %rd260;
	ld.shared.u32 	%r3751, [%rd261];
	add.s16 	%rs117, %rs82, 20;
	mul.hi.s16 	%rs118, %rs117, 10923;
	shr.u16 	%rs119, %rs118, 15;
	shr.s16 	%rs120, %rs118, 2;
	add.s16 	%rs121, %rs120, %rs119;
	mul.lo.s16 	%rs122, %rs121, 24;
	sub.s16 	%rs123, %rs117, %rs122;
	cvt.s32.s16 	%r1171, %rs123;
	mul.wide.s32 	%rd262, %r1171, 4;
	add.s64 	%rd263, %rd16, %rd262;
	ld.shared.u32 	%r3752, [%rd263];
	add.s16 	%rs124, %rs82, 21;
	mul.hi.s16 	%rs125, %rs124, 10923;
	shr.u16 	%rs126, %rs125, 15;
	shr.s16 	%rs127, %rs125, 2;
	add.s16 	%rs128, %rs127, %rs126;
	mul.lo.s16 	%rs129, %rs128, 24;
	sub.s16 	%rs130, %rs124, %rs129;
	cvt.s32.s16 	%r1172, %rs130;
	mul.wide.s32 	%rd264, %r1172, 4;
	add.s64 	%rd265, %rd16, %rd264;
	ld.shared.u32 	%r3753, [%rd265];
	add.s16 	%rs131, %rs82, 22;
	mul.hi.s16 	%rs132, %rs131, 10923;
	shr.u16 	%rs133, %rs132, 15;
	shr.s16 	%rs134, %rs132, 2;
	add.s16 	%rs135, %rs134, %rs133;
	mul.lo.s16 	%rs136, %rs135, 24;
	sub.s16 	%rs137, %rs131, %rs136;
	cvt.s32.s16 	%r1173, %rs137;
	mul.wide.s32 	%rd266, %r1173, 4;
	add.s64 	%rd267, %rd16, %rd266;
	ld.shared.u32 	%r3754, [%rd267];
	add.s16 	%rs138, %rs82, 23;
	mul.hi.s16 	%rs139, %rs138, 10923;
	shr.u16 	%rs140, %rs139, 15;
	shr.s16 	%rs141, %rs139, 2;
	add.s16 	%rs142, %rs141, %rs140;
	mul.lo.s16 	%rs143, %rs142, 24;
	sub.s16 	%rs144, %rs138, %rs143;
	cvt.s32.s16 	%r1174, %rs144;
	mul.wide.s32 	%rd268, %r1174, 4;
	add.s64 	%rd269, %rd16, %rd268;
	ld.shared.u32 	%r3755, [%rd269];
$L__BB0_176:                            // %L13906
                                        //   in Loop: Header=BB0_150 Depth=1
	bar.sync 	0;
	mov.u32 	%r3756, 12;
	bra.uni 	$L__BB0_177;
$L__BB0_184:                            // %L27570
                                        //   in Loop: Header=BB0_177 Depth=2
	add.s32 	%r3758, %r3758, 1;
	mov.u32 	%r3757, 0;
	mov.u32 	%r3759, %r3757;
	mov.u32 	%r3760, %r3757;
$L__BB0_185:                            // %L27571
                                        //   in Loop: Header=BB0_177 Depth=2
	bar.sync 	0;
	add.s32 	%r3756, %r3756, -4;
	setp.ne.s32 	%p296, %r3756, -12;
	@%p296 bra 	$L__BB0_177;
	bra.uni 	$L__BB0_186;
$L__BB0_177:                            // %L13932
                                        //   Parent Loop BB0_150 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p278, %r3756, 12;
	selp.b32 	%r1712, %r3732, 0, %p278;
	setp.eq.s32 	%p279, %r3756, 8;
	selp.b32 	%r1713, %r3736, %r1712, %p279;
	setp.eq.s32 	%p280, %r3756, 4;
	selp.b32 	%r1714, %r3740, %r1713, %p280;
	setp.eq.s32 	%p281, %r3756, 0;
	selp.b32 	%r1715, %r3744, %r1714, %p281;
	setp.eq.s32 	%p282, %r3756, -4;
	selp.b32 	%r1716, %r3748, %r1715, %p282;
	setp.eq.s32 	%p283, %r3756, -8;
	selp.b32 	%r1717, %r3752, %r1716, %p283;
	selp.b32 	%r1718, %r3733, 0, %p278;
	selp.b32 	%r1719, %r3737, %r1718, %p279;
	selp.b32 	%r1720, %r3741, %r1719, %p280;
	selp.b32 	%r1721, %r3745, %r1720, %p281;
	selp.b32 	%r1722, %r3749, %r1721, %p282;
	selp.b32 	%r1723, %r3753, %r1722, %p283;
	selp.b32 	%r1724, %r3734, 0, %p278;
	selp.b32 	%r1725, %r3738, %r1724, %p279;
	selp.b32 	%r1726, %r3742, %r1725, %p280;
	selp.b32 	%r1727, %r3746, %r1726, %p281;
	selp.b32 	%r1728, %r3750, %r1727, %p282;
	selp.b32 	%r1729, %r3754, %r1728, %p283;
	selp.b32 	%r1730, %r3735, 0, %p278;
	selp.b32 	%r1731, %r3739, %r1730, %p279;
	selp.b32 	%r1732, %r3743, %r1731, %p280;
	selp.b32 	%r1733, %r3747, %r1732, %p281;
	selp.b32 	%r1734, %r3751, %r1733, %p282;
	selp.b32 	%r1735, %r3755, %r1734, %p283;
	mov.u16 	%rs182, 25600;
	// begin inline asm
	mov.b32 %r1181, {%rs182, %rs182};
	// end inline asm
	mov.u16 	%rs184, 21504;
	// begin inline asm
	mov.b32 %r1192, {%rs184, %rs184};
	// end inline asm
	xor.b32  	%r1180, %r1717, -2004318072;
	mov.u32 	%r1317, 983055;
	// begin inline asm
	lop3.b32 %r1178, %r1317, %r1180, %r1181, 202;
	// end inline asm
	mov.u16 	%rs188, 18432;
	// begin inline asm
	mov.b32 %r1182, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1183, %r1181, %r1182;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1186, %r1178, %r1183;
	// end inline asm
	mov.u32 	%r1328, 15728880;
	// begin inline asm
	lop3.b32 %r1189, %r1328, %r1180, %r1192, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1193, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1194, %r1192, %r1193;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1197, %r1189, %r1194;
	// end inline asm
	// begin inline asm
	mov.b32 %r1227, {%rs182, %rs182};
	// end inline asm
	// begin inline asm
	mov.b32 %r1238, {%rs184, %rs184};
	// end inline asm
	xor.b32  	%r1226, %r1723, -2004318072;
	// begin inline asm
	lop3.b32 %r1224, %r1317, %r1226, %r1227, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1228, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1229, %r1227, %r1228;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1232, %r1224, %r1229;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1235, %r1328, %r1226, %r1238, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1239, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1240, %r1238, %r1239;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1243, %r1235, %r1240;
	// end inline asm
	// begin inline asm
	mov.b32 %r1273, {%rs182, %rs182};
	// end inline asm
	// begin inline asm
	mov.b32 %r1284, {%rs184, %rs184};
	// end inline asm
	xor.b32  	%r1272, %r1729, -2004318072;
	// begin inline asm
	lop3.b32 %r1270, %r1317, %r1272, %r1273, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1274, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1275, %r1273, %r1274;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1278, %r1270, %r1275;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1281, %r1328, %r1272, %r1284, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1285, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1286, %r1284, %r1285;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1289, %r1281, %r1286;
	// end inline asm
	// begin inline asm
	mov.b32 %r1319, {%rs182, %rs182};
	// end inline asm
	// begin inline asm
	mov.b32 %r1330, {%rs184, %rs184};
	// end inline asm
	xor.b32  	%r1318, %r1735, -2004318072;
	// begin inline asm
	lop3.b32 %r1316, %r1317, %r1318, %r1319, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1320, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1321, %r1319, %r1320;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1324, %r1316, %r1321;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1327, %r1328, %r1318, %r1330, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1331, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1332, %r1330, %r1331;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1335, %r1327, %r1332;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r87;
    mov.b32 {%r2re, %r2im}, %r1186;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1360, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r88;
    mov.b32 {%r2re, %r2im}, %r1197;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1363, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r87;
    mov.b32 {%r2re, %r2im}, %r1232;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1366, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r88;
    mov.b32 {%r2re, %r2im}, %r1243;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1369, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r87;
    mov.b32 {%r2re, %r2im}, %r1278;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1372, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r88;
    mov.b32 {%r2re, %r2im}, %r1289;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1375, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r87;
    mov.b32 {%r2re, %r2im}, %r1324;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1378, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r88;
    mov.b32 {%r2re, %r2im}, %r1335;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1381, {%r0re, %r0im};
}

	// end inline asm
	mov.u32 	%r1647, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1447, %r1444}, {%r423, %r426}, {%r1360}, {%r1647, %r1647};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1456, %r1453}, {%r423, %r426}, {%r1363}, {%r1647, %r1647};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1465, %r1462}, {%r423, %r426}, {%r1366}, {%r1647, %r1647};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1474, %r1471}, {%r423, %r426}, {%r1369}, {%r1647, %r1647};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1483, %r1480}, {%r423, %r426}, {%r1372}, {%r1647, %r1647};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1492, %r1489}, {%r423, %r426}, {%r1375}, {%r1647, %r1647};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1501, %r1498}, {%r423, %r426}, {%r1378}, {%r1647, %r1647};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1510, %r1507}, {%r423, %r426}, {%r1381}, {%r1647, %r1647};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1440, %r478;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1442, %r1440, %r1444;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1445, %r475, %r1447, %r1442;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1449, %r478;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1451, %r1449, %r1453;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1454, %r475, %r1456, %r1451;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1458, %r478;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1460, %r1458, %r1462;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1463, %r475, %r1465, %r1460;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1467, %r478;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1469, %r1467, %r1471;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1472, %r475, %r1474, %r1469;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1476, %r478;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1478, %r1476, %r1480;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1481, %r475, %r1483, %r1478;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1485, %r478;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1487, %r1485, %r1489;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1490, %r475, %r1492, %r1487;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1494, %r478;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1496, %r1494, %r1498;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1499, %r475, %r1501, %r1496;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1503, %r478;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1505, %r1503, %r1507;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1508, %r475, %r1510, %r1505;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1512, %r478, %r1447;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1515, %r475, %r1444, %r1512;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1519, %r478, %r1456;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1522, %r475, %r1453, %r1519;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1526, %r478, %r1465;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1529, %r475, %r1462, %r1526;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1533, %r478, %r1474;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1536, %r475, %r1471, %r1533;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1540, %r478, %r1483;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1543, %r475, %r1480, %r1540;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1547, %r478, %r1492;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1550, %r475, %r1489, %r1547;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1554, %r478, %r1501;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1557, %r475, %r1498, %r1554;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1561, %r478, %r1510;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1564, %r475, %r1507, %r1561;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1649, %r1650}, {%r519, %r525, %r522, %r528}, {%r1445, %r1515}, {%r1647, %r1647};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1657, %r1658}, {%r519, %r525, %r522, %r528}, {%r1454, %r1522}, {%r1647, %r1647};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1665, %r1666}, {%r519, %r525, %r522, %r528}, {%r1463, %r1529}, {%r1647, %r1647};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1673, %r1674}, {%r519, %r525, %r522, %r528}, {%r1472, %r1536}, {%r1647, %r1647};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1681, %r1682}, {%r519, %r525, %r522, %r528}, {%r1481, %r1543}, {%r1647, %r1647};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1689, %r1690}, {%r519, %r525, %r522, %r528}, {%r1490, %r1550}, {%r1647, %r1647};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1697, %r1698}, {%r519, %r525, %r522, %r528}, {%r1499, %r1557}, {%r1647, %r1647};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1705, %r1706}, {%r519, %r525, %r522, %r528}, {%r1508, %r1564}, {%r1647, %r1647};
	// end inline asm
	// begin inline asm
	prmt.b32 %r1648, %r1649, %r1650, %r1014;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1652, %r1649, %r1650, %r1018;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1656, %r1657, %r1658, %r1014;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1660, %r1657, %r1658, %r1018;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1664, %r1665, %r1666, %r1014;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1668, %r1665, %r1666, %r1018;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1672, %r1673, %r1674, %r1014;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1676, %r1673, %r1674, %r1018;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1680, %r1681, %r1682, %r1014;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1684, %r1681, %r1682, %r1018;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1688, %r1689, %r1690, %r1014;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1692, %r1689, %r1690, %r1018;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1696, %r1697, %r1698, %r1014;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1700, %r1697, %r1698, %r1018;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1704, %r1705, %r1706, %r1014;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1708, %r1705, %r1706, %r1018;
	// end inline asm
	st.shared.u32 	[%rd7], %r1648;
	st.shared.u32 	[%rd8], %r1652;
	st.shared.u32 	[%rd9], %r1656;
	st.shared.u32 	[%rd10], %r1660;
	st.shared.u32 	[%rd17], %r1664;
	st.shared.u32 	[%rd18], %r1668;
	st.shared.u32 	[%rd19], %r1672;
	st.shared.u32 	[%rd20], %r1676;
	st.shared.u32 	[%rd21], %r1680;
	st.shared.u32 	[%rd22], %r1684;
	st.shared.u32 	[%rd23], %r1688;
	st.shared.u32 	[%rd24], %r1692;
	st.shared.u32 	[%rd25], %r1696;
	st.shared.u32 	[%rd26], %r1700;
	st.shared.u32 	[%rd27], %r1704;
	st.shared.u32 	[%rd28], %r1708;
	@%p277 bra 	$L__BB0_251;
	bra.uni 	$L__BB0_178;
$L__BB0_251:                            // %pass8550
                                        //   in Loop: Header=BB0_177 Depth=2
	st.shared.u32 	[%rd7], %r1648;
	st.shared.u32 	[%rd8], %r1652;
	st.shared.u32 	[%rd9], %r1656;
	st.shared.u32 	[%rd10], %r1660;
	st.shared.u32 	[%rd17], %r1664;
	st.shared.u32 	[%rd18], %r1668;
	st.shared.u32 	[%rd19], %r1672;
	st.shared.u32 	[%rd20], %r1676;
	st.shared.u32 	[%rd21], %r1680;
	st.shared.u32 	[%rd22], %r1684;
	st.shared.u32 	[%rd23], %r1688;
	st.shared.u32 	[%rd24], %r1692;
	st.shared.u32 	[%rd25], %r1696;
	st.shared.u32 	[%rd26], %r1700;
	st.shared.u32 	[%rd27], %r1704;
	st.shared.u32 	[%rd28], %r1708;
$L__BB0_178:                            // %L22306
                                        //   in Loop: Header=BB0_177 Depth=2
	bar.sync 	0;
	mov.u32 	%r3761, %r1647;
	mov.u32 	%r3762, %r1647;
	mov.u32 	%r3763, %r1647;
	mov.u32 	%r3764, %r1647;
	@%p277 bra 	$L__BB0_252;
	bra.uni 	$L__BB0_179;
$L__BB0_252:                            // %pass10645
                                        //   in Loop: Header=BB0_177 Depth=2
	ld.shared.u32 	%r3761, [%rd11];
	ld.shared.u32 	%r3762, [%rd12];
	ld.shared.u32 	%r3763, [%rd13];
	ld.shared.u32 	%r3764, [%rd14];
$L__BB0_179:                            // %L23381
                                        //   in Loop: Header=BB0_177 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1772, %r1769}, {%r537, %r540}, {%r3761}, {%r1647, %r1647};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1781, %r1778}, {%r537, %r540}, {%r3762}, {%r1647, %r1647};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1790, %r1787}, {%r537, %r540}, {%r3763}, {%r1647, %r1647};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1799, %r1796}, {%r537, %r540}, {%r3764}, {%r1647, %r1647};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1765, %r592;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1767, %r1765, %r1769;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1770, %r589, %r1772, %r1767;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1774, %r592;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1776, %r1774, %r1778;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1779, %r589, %r1781, %r1776;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1783, %r592;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1785, %r1783, %r1787;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1788, %r589, %r1790, %r1785;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1792, %r592;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1794, %r1792, %r1796;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1797, %r589, %r1799, %r1794;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1801, %r592, %r1772;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1804, %r589, %r1769, %r1801;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1808, %r592, %r1781;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1811, %r589, %r1778, %r1808;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1815, %r592, %r1790;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1818, %r589, %r1787, %r1815;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1822, %r592, %r1799;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1825, %r589, %r1796, %r1822;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1870, %r1873}, {%r633, %r639, %r636, %r642}, {%r1770, %r1804}, {%r1647, %r1647};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1889, %r1892}, {%r633, %r639, %r636, %r642}, {%r1779, %r1811}, {%r1647, %r1647};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1877, %r1881}, {%r633, %r639, %r636, %r642}, {%r1788, %r1818}, {%r1647, %r1647};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1896, %r1900}, {%r633, %r639, %r636, %r642}, {%r1797, %r1825}, {%r1647, %r1647};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1869, %r1870, %r1870;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1872, %r1873, %r1873, %r1869;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1876, %r1877, %r1877, %r1872;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1880, %r1881, %r1881, %r1876;
	// end inline asm
	mov.u32 	%r1904, 492117333;
	// begin inline asm
	fma.rn.f16x2 %r1884, %r1904, %r1880, %r3760;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1888, %r1889, %r1889;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1891, %r1892, %r1892, %r1888;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1895, %r1896, %r1896, %r1891;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1899, %r1900, %r1900, %r1895;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1903, %r1904, %r1899, %r3759;
	// end inline asm
	mov.u32 	%r3765, %r1647;
	mov.u32 	%r3766, %r1647;
	mov.u32 	%r3767, %r1647;
	mov.u32 	%r3768, %r1647;
	@%p277 bra 	$L__BB0_253;
	bra.uni 	$L__BB0_180;
$L__BB0_253:                            // %pass11250
                                        //   in Loop: Header=BB0_177 Depth=2
	ld.shared.u32 	%r3765, [%rd29];
	ld.shared.u32 	%r3766, [%rd30];
	ld.shared.u32 	%r3767, [%rd31];
	ld.shared.u32 	%r3768, [%rd32];
$L__BB0_180:                            // %L24600
                                        //   in Loop: Header=BB0_177 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1943, %r1940}, {%r537, %r540}, {%r3765}, {%r1647, %r1647};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1952, %r1949}, {%r537, %r540}, {%r3766}, {%r1647, %r1647};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1961, %r1958}, {%r537, %r540}, {%r3767}, {%r1647, %r1647};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1970, %r1967}, {%r537, %r540}, {%r3768}, {%r1647, %r1647};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1936, %r592;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1938, %r1936, %r1940;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1941, %r589, %r1943, %r1938;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1945, %r592;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1947, %r1945, %r1949;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1950, %r589, %r1952, %r1947;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1954, %r592;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1956, %r1954, %r1958;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1959, %r589, %r1961, %r1956;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1963, %r592;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1965, %r1963, %r1967;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1968, %r589, %r1970, %r1965;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1972, %r592, %r1943;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1975, %r589, %r1940, %r1972;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1979, %r592, %r1952;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1982, %r589, %r1949, %r1979;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1986, %r592, %r1961;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1989, %r589, %r1958, %r1986;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1993, %r592, %r1970;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1996, %r589, %r1967, %r1993;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2041, %r2044}, {%r633, %r639, %r636, %r642}, {%r1941, %r1975}, {%r1647, %r1647};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2060, %r2063}, {%r633, %r639, %r636, %r642}, {%r1950, %r1982}, {%r1647, %r1647};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2048, %r2052}, {%r633, %r639, %r636, %r642}, {%r1959, %r1989}, {%r1647, %r1647};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2067, %r2071}, {%r633, %r639, %r636, %r642}, {%r1968, %r1996}, {%r1647, %r1647};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2040, %r2041, %r2041;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2043, %r2044, %r2044, %r2040;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2047, %r2048, %r2048, %r2043;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2051, %r2052, %r2052, %r2047;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2055, %r1904, %r2051, %r1884;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2059, %r2060, %r2060;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2062, %r2063, %r2063, %r2059;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2066, %r2067, %r2067, %r2062;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2070, %r2071, %r2071, %r2066;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2074, %r1904, %r2070, %r1903;
	// end inline asm
	mov.u32 	%r3769, %r1647;
	mov.u32 	%r3770, %r1647;
	mov.u32 	%r3771, %r1647;
	mov.u32 	%r3772, %r1647;
	@%p277 bra 	$L__BB0_254;
	bra.uni 	$L__BB0_181;
$L__BB0_254:                            // %pass11855
                                        //   in Loop: Header=BB0_177 Depth=2
	ld.shared.u32 	%r3769, [%rd33];
	ld.shared.u32 	%r3770, [%rd34];
	ld.shared.u32 	%r3771, [%rd35];
	ld.shared.u32 	%r3772, [%rd36];
$L__BB0_181:                            // %L25819
                                        //   in Loop: Header=BB0_177 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2114, %r2111}, {%r537, %r540}, {%r3769}, {%r1647, %r1647};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2123, %r2120}, {%r537, %r540}, {%r3770}, {%r1647, %r1647};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2132, %r2129}, {%r537, %r540}, {%r3771}, {%r1647, %r1647};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2141, %r2138}, {%r537, %r540}, {%r3772}, {%r1647, %r1647};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2107, %r592;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2109, %r2107, %r2111;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2112, %r589, %r2114, %r2109;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2116, %r592;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2118, %r2116, %r2120;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2121, %r589, %r2123, %r2118;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2125, %r592;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2127, %r2125, %r2129;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2130, %r589, %r2132, %r2127;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2134, %r592;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2136, %r2134, %r2138;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2139, %r589, %r2141, %r2136;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2143, %r592, %r2114;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2146, %r589, %r2111, %r2143;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2150, %r592, %r2123;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2153, %r589, %r2120, %r2150;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2157, %r592, %r2132;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2160, %r589, %r2129, %r2157;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2164, %r592, %r2141;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2167, %r589, %r2138, %r2164;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2212, %r2215}, {%r633, %r639, %r636, %r642}, {%r2112, %r2146}, {%r1647, %r1647};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2231, %r2234}, {%r633, %r639, %r636, %r642}, {%r2121, %r2153}, {%r1647, %r1647};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2219, %r2223}, {%r633, %r639, %r636, %r642}, {%r2130, %r2160}, {%r1647, %r1647};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2238, %r2242}, {%r633, %r639, %r636, %r642}, {%r2139, %r2167}, {%r1647, %r1647};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2211, %r2212, %r2212;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2214, %r2215, %r2215, %r2211;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2218, %r2219, %r2219, %r2214;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2222, %r2223, %r2223, %r2218;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2226, %r1904, %r2222, %r2055;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2230, %r2231, %r2231;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2233, %r2234, %r2234, %r2230;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2237, %r2238, %r2238, %r2233;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2241, %r2242, %r2242, %r2237;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2245, %r1904, %r2241, %r2074;
	// end inline asm
	mov.u32 	%r3773, %r1647;
	mov.u32 	%r3774, %r1647;
	mov.u32 	%r3775, %r1647;
	mov.u32 	%r3776, %r1647;
	@%p277 bra 	$L__BB0_255;
	bra.uni 	$L__BB0_182;
$L__BB0_255:                            // %pass12460
                                        //   in Loop: Header=BB0_177 Depth=2
	ld.shared.u32 	%r3773, [%rd37];
	ld.shared.u32 	%r3774, [%rd38];
	ld.shared.u32 	%r3775, [%rd39];
	ld.shared.u32 	%r3776, [%rd40];
$L__BB0_182:                            // %L27038
                                        //   in Loop: Header=BB0_177 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2285, %r2282}, {%r537, %r540}, {%r3773}, {%r1647, %r1647};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2294, %r2291}, {%r537, %r540}, {%r3774}, {%r1647, %r1647};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2303, %r2300}, {%r537, %r540}, {%r3775}, {%r1647, %r1647};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2312, %r2309}, {%r537, %r540}, {%r3776}, {%r1647, %r1647};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2278, %r592;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2280, %r2278, %r2282;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2283, %r589, %r2285, %r2280;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2287, %r592;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2289, %r2287, %r2291;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2292, %r589, %r2294, %r2289;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2296, %r592;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2298, %r2296, %r2300;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2301, %r589, %r2303, %r2298;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2305, %r592;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2307, %r2305, %r2309;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2310, %r589, %r2312, %r2307;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2314, %r592, %r2285;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2317, %r589, %r2282, %r2314;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2321, %r592, %r2294;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2324, %r589, %r2291, %r2321;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2328, %r592, %r2303;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2331, %r589, %r2300, %r2328;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2335, %r592, %r2312;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2338, %r589, %r2309, %r2335;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2383, %r2386}, {%r633, %r639, %r636, %r642}, {%r2283, %r2317}, {%r1647, %r1647};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2402, %r2405}, {%r633, %r639, %r636, %r642}, {%r2292, %r2324}, {%r1647, %r1647};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2390, %r2394}, {%r633, %r639, %r636, %r642}, {%r2301, %r2331}, {%r1647, %r1647};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2409, %r2413}, {%r633, %r639, %r636, %r642}, {%r2310, %r2338}, {%r1647, %r1647};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2382, %r2383, %r2383;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2385, %r2386, %r2386, %r2382;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2389, %r2390, %r2390, %r2385;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2393, %r2394, %r2394, %r2389;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3760, %r1904, %r2393, %r2226;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2401, %r2402, %r2402;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2404, %r2405, %r2405, %r2401;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2408, %r2409, %r2409, %r2404;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2412, %r2413, %r2413, %r2408;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3759, %r1904, %r2412, %r2245;
	// end inline asm
	add.s32 	%r3757, %r3757, 4;
	setp.eq.s32 	%p288, %r3757, 24;
	@%p288 bra 	$L__BB0_183;
	bra.uni 	$L__BB0_185;
$L__BB0_183:                            // %pass12918
                                        //   in Loop: Header=BB0_177 Depth=2
	@%p91 bra 	$L__BB0_184;
// %bb.256:                             // %pass12954
                                        //   in Loop: Header=BB0_177 Depth=2
	mul.lo.s32 	%r2420, %r3758, 589824;
	add.s32 	%r2421, %r118, %r2420;
	cvt.s64.s32 	%rd270, %r2421;
	add.s64 	%rd271, %rd270, %rd15;
	mul.hi.s64 	%rd272, %rd271, 1024819115206086201;
	shr.u64 	%rd273, %rd272, 63;
	shr.s64 	%rd274, %rd272, 25;
	add.s64 	%rd275, %rd274, %rd273;
	setp.lt.s64 	%p290, %rd271, 0;
	mul.lo.s64 	%rd276, %rd275, 603979776;
	setp.ne.s64 	%p291, %rd276, %rd271;
	and.pred  	%p292, %p290, %p291;
	selp.s64 	%rd277, -1, 0, %p292;
	add.s64 	%rd278, %rd275, %rd277;
	mul.lo.s64 	%rd279, %rd278, -603979776;
	add.s64 	%rd280, %rd279, %rd271;
	shl.b64 	%rd281, %rd280, 2;
	add.s64 	%rd282, %rd4, %rd281;
	st.global.u32 	[%rd282], %r3760;
	add.s32 	%r2422, %r119, %r2420;
	cvt.s64.s32 	%rd283, %r2422;
	add.s64 	%rd284, %rd283, %rd15;
	mul.hi.s64 	%rd285, %rd284, 1024819115206086201;
	shr.u64 	%rd286, %rd285, 63;
	shr.s64 	%rd287, %rd285, 25;
	add.s64 	%rd288, %rd287, %rd286;
	setp.lt.s64 	%p293, %rd284, 0;
	mul.lo.s64 	%rd289, %rd288, 603979776;
	setp.ne.s64 	%p294, %rd289, %rd284;
	and.pred  	%p295, %p293, %p294;
	selp.s64 	%rd290, -1, 0, %p295;
	add.s64 	%rd291, %rd288, %rd290;
	mul.lo.s64 	%rd292, %rd291, -603979776;
	add.s64 	%rd293, %rd292, %rd284;
	shl.b64 	%rd294, %rd293, 2;
	add.s64 	%rd295, %rd4, %rd294;
	st.global.u32 	[%rd295], %r3759;
	bra.uni 	$L__BB0_184;
$L__BB0_186:                            // %L27596.preheader
                                        //   in Loop: Header=BB0_150 Depth=1
	mov.u32 	%r3781, 12;
	bra.uni 	$L__BB0_187;
$L__BB0_194:                            // %L41234
                                        //   in Loop: Header=BB0_187 Depth=2
	add.s32 	%r3758, %r3758, 1;
	mov.u32 	%r3757, 0;
	mov.u32 	%r3759, %r3757;
	mov.u32 	%r3760, %r3757;
$L__BB0_195:                            // %L41235
                                        //   in Loop: Header=BB0_187 Depth=2
	bar.sync 	0;
	add.s32 	%r3781, %r3781, -4;
	setp.ne.s32 	%p316, %r3781, -12;
	@%p316 bra 	$L__BB0_187;
	bra.uni 	$L__BB0_196;
$L__BB0_187:                            // %L27596
                                        //   Parent Loop BB0_150 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p298, %r3781, 12;
	selp.b32 	%r2961, %r3732, 0, %p298;
	setp.eq.s32 	%p299, %r3781, 8;
	selp.b32 	%r2962, %r3736, %r2961, %p299;
	setp.eq.s32 	%p300, %r3781, 4;
	selp.b32 	%r2963, %r3740, %r2962, %p300;
	setp.eq.s32 	%p301, %r3781, 0;
	selp.b32 	%r2964, %r3744, %r2963, %p301;
	setp.eq.s32 	%p302, %r3781, -4;
	selp.b32 	%r2965, %r3748, %r2964, %p302;
	setp.eq.s32 	%p303, %r3781, -8;
	selp.b32 	%r2966, %r3752, %r2965, %p303;
	selp.b32 	%r2967, %r3733, 0, %p298;
	selp.b32 	%r2968, %r3737, %r2967, %p299;
	selp.b32 	%r2969, %r3741, %r2968, %p300;
	selp.b32 	%r2970, %r3745, %r2969, %p301;
	selp.b32 	%r2971, %r3749, %r2970, %p302;
	selp.b32 	%r2972, %r3753, %r2971, %p303;
	selp.b32 	%r2973, %r3734, 0, %p298;
	selp.b32 	%r2974, %r3738, %r2973, %p299;
	selp.b32 	%r2975, %r3742, %r2974, %p300;
	selp.b32 	%r2976, %r3746, %r2975, %p301;
	selp.b32 	%r2977, %r3750, %r2976, %p302;
	selp.b32 	%r2978, %r3754, %r2977, %p303;
	selp.b32 	%r2979, %r3735, 0, %p298;
	selp.b32 	%r2980, %r3739, %r2979, %p299;
	selp.b32 	%r2981, %r3743, %r2980, %p300;
	selp.b32 	%r2982, %r3747, %r2981, %p301;
	selp.b32 	%r2983, %r3751, %r2982, %p302;
	selp.b32 	%r2984, %r3755, %r2983, %p303;
	// begin inline asm
	mov.b32 %r2452, {%rs182, %rs182};
	// end inline asm
	// begin inline asm
	mov.b32 %r2463, {%rs184, %rs184};
	// end inline asm
	shr.u32 	%r2985, %r2966, 8;
	xor.b32  	%r2462, %r2985, 8947848;
	// begin inline asm
	lop3.b32 %r2449, %r1317, %r2462, %r2452, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2453, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2454, %r2452, %r2453;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2457, %r2449, %r2454;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2460, %r1328, %r2462, %r2463, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2464, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2465, %r2463, %r2464;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2468, %r2460, %r2465;
	// end inline asm
	// begin inline asm
	mov.b32 %r2498, {%rs182, %rs182};
	// end inline asm
	// begin inline asm
	mov.b32 %r2509, {%rs184, %rs184};
	// end inline asm
	shr.u32 	%r2986, %r2972, 8;
	xor.b32  	%r2508, %r2986, 8947848;
	// begin inline asm
	lop3.b32 %r2495, %r1317, %r2508, %r2498, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2499, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2500, %r2498, %r2499;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2503, %r2495, %r2500;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2506, %r1328, %r2508, %r2509, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2510, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2511, %r2509, %r2510;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2514, %r2506, %r2511;
	// end inline asm
	// begin inline asm
	mov.b32 %r2544, {%rs182, %rs182};
	// end inline asm
	// begin inline asm
	mov.b32 %r2555, {%rs184, %rs184};
	// end inline asm
	shr.u32 	%r2987, %r2978, 8;
	xor.b32  	%r2554, %r2987, 8947848;
	// begin inline asm
	lop3.b32 %r2541, %r1317, %r2554, %r2544, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2545, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2546, %r2544, %r2545;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2549, %r2541, %r2546;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2552, %r1328, %r2554, %r2555, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2556, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2557, %r2555, %r2556;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2560, %r2552, %r2557;
	// end inline asm
	// begin inline asm
	mov.b32 %r2590, {%rs182, %rs182};
	// end inline asm
	// begin inline asm
	mov.b32 %r2601, {%rs184, %rs184};
	// end inline asm
	shr.u32 	%r2988, %r2984, 8;
	xor.b32  	%r2600, %r2988, 8947848;
	// begin inline asm
	lop3.b32 %r2587, %r1317, %r2600, %r2590, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2591, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2592, %r2590, %r2591;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2595, %r2587, %r2592;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2598, %r1328, %r2600, %r2601, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2602, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2603, %r2601, %r2602;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2606, %r2598, %r2603;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r87;
    mov.b32 {%r2re, %r2im}, %r2457;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2609, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r88;
    mov.b32 {%r2re, %r2im}, %r2468;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2612, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r87;
    mov.b32 {%r2re, %r2im}, %r2503;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2615, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r88;
    mov.b32 {%r2re, %r2im}, %r2514;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2618, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r87;
    mov.b32 {%r2re, %r2im}, %r2549;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2621, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r88;
    mov.b32 {%r2re, %r2im}, %r2560;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2624, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r87;
    mov.b32 {%r2re, %r2im}, %r2595;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2627, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r88;
    mov.b32 {%r2re, %r2im}, %r2606;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2630, {%r0re, %r0im};
}

	// end inline asm
	mov.u32 	%r2896, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2696, %r2693}, {%r423, %r426}, {%r2609}, {%r2896, %r2896};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2705, %r2702}, {%r423, %r426}, {%r2612}, {%r2896, %r2896};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2714, %r2711}, {%r423, %r426}, {%r2615}, {%r2896, %r2896};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2723, %r2720}, {%r423, %r426}, {%r2618}, {%r2896, %r2896};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2732, %r2729}, {%r423, %r426}, {%r2621}, {%r2896, %r2896};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2741, %r2738}, {%r423, %r426}, {%r2624}, {%r2896, %r2896};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2750, %r2747}, {%r423, %r426}, {%r2627}, {%r2896, %r2896};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2759, %r2756}, {%r423, %r426}, {%r2630}, {%r2896, %r2896};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2689, %r478;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2691, %r2689, %r2693;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2694, %r475, %r2696, %r2691;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2698, %r478;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2700, %r2698, %r2702;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2703, %r475, %r2705, %r2700;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2707, %r478;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2709, %r2707, %r2711;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2712, %r475, %r2714, %r2709;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2716, %r478;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2718, %r2716, %r2720;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2721, %r475, %r2723, %r2718;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2725, %r478;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2727, %r2725, %r2729;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2730, %r475, %r2732, %r2727;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2734, %r478;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2736, %r2734, %r2738;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2739, %r475, %r2741, %r2736;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2743, %r478;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2745, %r2743, %r2747;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2748, %r475, %r2750, %r2745;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2752, %r478;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2754, %r2752, %r2756;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2757, %r475, %r2759, %r2754;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2761, %r478, %r2696;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2764, %r475, %r2693, %r2761;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2768, %r478, %r2705;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2771, %r475, %r2702, %r2768;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2775, %r478, %r2714;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2778, %r475, %r2711, %r2775;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2782, %r478, %r2723;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2785, %r475, %r2720, %r2782;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2789, %r478, %r2732;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2792, %r475, %r2729, %r2789;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2796, %r478, %r2741;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2799, %r475, %r2738, %r2796;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2803, %r478, %r2750;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2806, %r475, %r2747, %r2803;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2810, %r478, %r2759;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2813, %r475, %r2756, %r2810;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2898, %r2899}, {%r519, %r525, %r522, %r528}, {%r2694, %r2764}, {%r2896, %r2896};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2906, %r2907}, {%r519, %r525, %r522, %r528}, {%r2703, %r2771}, {%r2896, %r2896};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2914, %r2915}, {%r519, %r525, %r522, %r528}, {%r2712, %r2778}, {%r2896, %r2896};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2922, %r2923}, {%r519, %r525, %r522, %r528}, {%r2721, %r2785}, {%r2896, %r2896};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2930, %r2931}, {%r519, %r525, %r522, %r528}, {%r2730, %r2792}, {%r2896, %r2896};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2938, %r2939}, {%r519, %r525, %r522, %r528}, {%r2739, %r2799}, {%r2896, %r2896};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2946, %r2947}, {%r519, %r525, %r522, %r528}, {%r2748, %r2806}, {%r2896, %r2896};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2954, %r2955}, {%r519, %r525, %r522, %r528}, {%r2757, %r2813}, {%r2896, %r2896};
	// end inline asm
	// begin inline asm
	prmt.b32 %r2897, %r2898, %r2899, %r1014;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2901, %r2898, %r2899, %r1018;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2905, %r2906, %r2907, %r1014;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2909, %r2906, %r2907, %r1018;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2913, %r2914, %r2915, %r1014;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2917, %r2914, %r2915, %r1018;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2921, %r2922, %r2923, %r1014;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2925, %r2922, %r2923, %r1018;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2929, %r2930, %r2931, %r1014;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2933, %r2930, %r2931, %r1018;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2937, %r2938, %r2939, %r1014;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2941, %r2938, %r2939, %r1018;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2945, %r2946, %r2947, %r1014;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2949, %r2946, %r2947, %r1018;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2953, %r2954, %r2955, %r1014;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2957, %r2954, %r2955, %r1018;
	// end inline asm
	st.shared.u32 	[%rd7], %r2897;
	st.shared.u32 	[%rd8], %r2901;
	st.shared.u32 	[%rd9], %r2905;
	st.shared.u32 	[%rd10], %r2909;
	st.shared.u32 	[%rd17], %r2913;
	st.shared.u32 	[%rd18], %r2917;
	st.shared.u32 	[%rd19], %r2921;
	st.shared.u32 	[%rd20], %r2925;
	st.shared.u32 	[%rd21], %r2929;
	st.shared.u32 	[%rd22], %r2933;
	st.shared.u32 	[%rd23], %r2937;
	st.shared.u32 	[%rd24], %r2941;
	st.shared.u32 	[%rd25], %r2945;
	st.shared.u32 	[%rd26], %r2949;
	st.shared.u32 	[%rd27], %r2953;
	st.shared.u32 	[%rd28], %r2957;
	@%p277 bra 	$L__BB0_257;
	bra.uni 	$L__BB0_188;
$L__BB0_257:                            // %pass15346
                                        //   in Loop: Header=BB0_187 Depth=2
	st.shared.u32 	[%rd7], %r2897;
	st.shared.u32 	[%rd8], %r2901;
	st.shared.u32 	[%rd9], %r2905;
	st.shared.u32 	[%rd10], %r2909;
	st.shared.u32 	[%rd17], %r2913;
	st.shared.u32 	[%rd18], %r2917;
	st.shared.u32 	[%rd19], %r2921;
	st.shared.u32 	[%rd20], %r2925;
	st.shared.u32 	[%rd21], %r2929;
	st.shared.u32 	[%rd22], %r2933;
	st.shared.u32 	[%rd23], %r2937;
	st.shared.u32 	[%rd24], %r2941;
	st.shared.u32 	[%rd25], %r2945;
	st.shared.u32 	[%rd26], %r2949;
	st.shared.u32 	[%rd27], %r2953;
	st.shared.u32 	[%rd28], %r2957;
$L__BB0_188:                            // %L35970
                                        //   in Loop: Header=BB0_187 Depth=2
	bar.sync 	0;
	mov.u32 	%r3786, %r2896;
	mov.u32 	%r3787, %r2896;
	mov.u32 	%r3788, %r2896;
	mov.u32 	%r3789, %r2896;
	@%p277 bra 	$L__BB0_258;
	bra.uni 	$L__BB0_189;
$L__BB0_258:                            // %pass17441
                                        //   in Loop: Header=BB0_187 Depth=2
	ld.shared.u32 	%r3789, [%rd11];
	ld.shared.u32 	%r3788, [%rd12];
	ld.shared.u32 	%r3787, [%rd13];
	ld.shared.u32 	%r3786, [%rd14];
$L__BB0_189:                            // %L37045
                                        //   in Loop: Header=BB0_187 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3025, %r3022}, {%r537, %r540}, {%r3789}, {%r2896, %r2896};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3034, %r3031}, {%r537, %r540}, {%r3788}, {%r2896, %r2896};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3043, %r3040}, {%r537, %r540}, {%r3787}, {%r2896, %r2896};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3052, %r3049}, {%r537, %r540}, {%r3786}, {%r2896, %r2896};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3018, %r592;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3020, %r3018, %r3022;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3023, %r589, %r3025, %r3020;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3027, %r592;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3029, %r3027, %r3031;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3032, %r589, %r3034, %r3029;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3036, %r592;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3038, %r3036, %r3040;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3041, %r589, %r3043, %r3038;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3045, %r592;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3047, %r3045, %r3049;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3050, %r589, %r3052, %r3047;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3054, %r592, %r3025;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3057, %r589, %r3022, %r3054;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3061, %r592, %r3034;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3064, %r589, %r3031, %r3061;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3068, %r592, %r3043;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3071, %r589, %r3040, %r3068;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3075, %r592, %r3052;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3078, %r589, %r3049, %r3075;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3123, %r3126}, {%r633, %r639, %r636, %r642}, {%r3023, %r3057}, {%r2896, %r2896};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3142, %r3145}, {%r633, %r639, %r636, %r642}, {%r3032, %r3064}, {%r2896, %r2896};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3130, %r3134}, {%r633, %r639, %r636, %r642}, {%r3041, %r3071}, {%r2896, %r2896};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3149, %r3153}, {%r633, %r639, %r636, %r642}, {%r3050, %r3078}, {%r2896, %r2896};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3122, %r3123, %r3123;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3125, %r3126, %r3126, %r3122;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3129, %r3130, %r3130, %r3125;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3133, %r3134, %r3134, %r3129;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3137, %r1904, %r3133, %r3760;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3141, %r3142, %r3142;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3144, %r3145, %r3145, %r3141;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3148, %r3149, %r3149, %r3144;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3152, %r3153, %r3153, %r3148;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3156, %r1904, %r3152, %r3759;
	// end inline asm
	mov.u32 	%r3790, %r2896;
	mov.u32 	%r3791, %r2896;
	mov.u32 	%r3792, %r2896;
	mov.u32 	%r3793, %r2896;
	@%p277 bra 	$L__BB0_259;
	bra.uni 	$L__BB0_190;
$L__BB0_259:                            // %pass18046
                                        //   in Loop: Header=BB0_187 Depth=2
	ld.shared.u32 	%r3793, [%rd29];
	ld.shared.u32 	%r3792, [%rd30];
	ld.shared.u32 	%r3791, [%rd31];
	ld.shared.u32 	%r3790, [%rd32];
$L__BB0_190:                            // %L38264
                                        //   in Loop: Header=BB0_187 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3196, %r3193}, {%r537, %r540}, {%r3793}, {%r2896, %r2896};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3205, %r3202}, {%r537, %r540}, {%r3792}, {%r2896, %r2896};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3214, %r3211}, {%r537, %r540}, {%r3791}, {%r2896, %r2896};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3223, %r3220}, {%r537, %r540}, {%r3790}, {%r2896, %r2896};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3189, %r592;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3191, %r3189, %r3193;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3194, %r589, %r3196, %r3191;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3198, %r592;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3200, %r3198, %r3202;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3203, %r589, %r3205, %r3200;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3207, %r592;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3209, %r3207, %r3211;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3212, %r589, %r3214, %r3209;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3216, %r592;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3218, %r3216, %r3220;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3221, %r589, %r3223, %r3218;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3225, %r592, %r3196;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3228, %r589, %r3193, %r3225;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3232, %r592, %r3205;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3235, %r589, %r3202, %r3232;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3239, %r592, %r3214;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3242, %r589, %r3211, %r3239;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3246, %r592, %r3223;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3249, %r589, %r3220, %r3246;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3294, %r3297}, {%r633, %r639, %r636, %r642}, {%r3194, %r3228}, {%r2896, %r2896};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3313, %r3316}, {%r633, %r639, %r636, %r642}, {%r3203, %r3235}, {%r2896, %r2896};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3301, %r3305}, {%r633, %r639, %r636, %r642}, {%r3212, %r3242}, {%r2896, %r2896};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3320, %r3324}, {%r633, %r639, %r636, %r642}, {%r3221, %r3249}, {%r2896, %r2896};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3293, %r3294, %r3294;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3296, %r3297, %r3297, %r3293;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3300, %r3301, %r3301, %r3296;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3304, %r3305, %r3305, %r3300;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3308, %r1904, %r3304, %r3137;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3312, %r3313, %r3313;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3315, %r3316, %r3316, %r3312;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3319, %r3320, %r3320, %r3315;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3323, %r3324, %r3324, %r3319;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3327, %r1904, %r3323, %r3156;
	// end inline asm
	mov.u32 	%r3794, %r2896;
	mov.u32 	%r3795, %r2896;
	mov.u32 	%r3796, %r2896;
	mov.u32 	%r3797, %r2896;
	@%p277 bra 	$L__BB0_260;
	bra.uni 	$L__BB0_191;
$L__BB0_260:                            // %pass18651
                                        //   in Loop: Header=BB0_187 Depth=2
	ld.shared.u32 	%r3797, [%rd33];
	ld.shared.u32 	%r3796, [%rd34];
	ld.shared.u32 	%r3795, [%rd35];
	ld.shared.u32 	%r3794, [%rd36];
$L__BB0_191:                            // %L39483
                                        //   in Loop: Header=BB0_187 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3367, %r3364}, {%r537, %r540}, {%r3797}, {%r2896, %r2896};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3376, %r3373}, {%r537, %r540}, {%r3796}, {%r2896, %r2896};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3385, %r3382}, {%r537, %r540}, {%r3795}, {%r2896, %r2896};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3394, %r3391}, {%r537, %r540}, {%r3794}, {%r2896, %r2896};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3360, %r592;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3362, %r3360, %r3364;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3365, %r589, %r3367, %r3362;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3369, %r592;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3371, %r3369, %r3373;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3374, %r589, %r3376, %r3371;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3378, %r592;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3380, %r3378, %r3382;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3383, %r589, %r3385, %r3380;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3387, %r592;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3389, %r3387, %r3391;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3392, %r589, %r3394, %r3389;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3396, %r592, %r3367;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3399, %r589, %r3364, %r3396;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3403, %r592, %r3376;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3406, %r589, %r3373, %r3403;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3410, %r592, %r3385;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3413, %r589, %r3382, %r3410;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3417, %r592, %r3394;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3420, %r589, %r3391, %r3417;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3465, %r3468}, {%r633, %r639, %r636, %r642}, {%r3365, %r3399}, {%r2896, %r2896};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3484, %r3487}, {%r633, %r639, %r636, %r642}, {%r3374, %r3406}, {%r2896, %r2896};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3472, %r3476}, {%r633, %r639, %r636, %r642}, {%r3383, %r3413}, {%r2896, %r2896};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3491, %r3495}, {%r633, %r639, %r636, %r642}, {%r3392, %r3420}, {%r2896, %r2896};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3464, %r3465, %r3465;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3467, %r3468, %r3468, %r3464;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3471, %r3472, %r3472, %r3467;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3475, %r3476, %r3476, %r3471;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3479, %r1904, %r3475, %r3308;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3483, %r3484, %r3484;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3486, %r3487, %r3487, %r3483;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3490, %r3491, %r3491, %r3486;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3494, %r3495, %r3495, %r3490;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3498, %r1904, %r3494, %r3327;
	// end inline asm
	mov.u32 	%r3798, %r2896;
	mov.u32 	%r3799, %r2896;
	mov.u32 	%r3800, %r2896;
	mov.u32 	%r3801, %r2896;
	@%p277 bra 	$L__BB0_261;
	bra.uni 	$L__BB0_192;
$L__BB0_261:                            // %pass19256
                                        //   in Loop: Header=BB0_187 Depth=2
	ld.shared.u32 	%r3801, [%rd37];
	ld.shared.u32 	%r3800, [%rd38];
	ld.shared.u32 	%r3799, [%rd39];
	ld.shared.u32 	%r3798, [%rd40];
$L__BB0_192:                            // %L40702
                                        //   in Loop: Header=BB0_187 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3538, %r3535}, {%r537, %r540}, {%r3801}, {%r2896, %r2896};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3547, %r3544}, {%r537, %r540}, {%r3800}, {%r2896, %r2896};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3556, %r3553}, {%r537, %r540}, {%r3799}, {%r2896, %r2896};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3565, %r3562}, {%r537, %r540}, {%r3798}, {%r2896, %r2896};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3531, %r592;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3533, %r3531, %r3535;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3536, %r589, %r3538, %r3533;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3540, %r592;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3542, %r3540, %r3544;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3545, %r589, %r3547, %r3542;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3549, %r592;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3551, %r3549, %r3553;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3554, %r589, %r3556, %r3551;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3558, %r592;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3560, %r3558, %r3562;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3563, %r589, %r3565, %r3560;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3567, %r592, %r3538;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3570, %r589, %r3535, %r3567;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3574, %r592, %r3547;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3577, %r589, %r3544, %r3574;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3581, %r592, %r3556;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3584, %r589, %r3553, %r3581;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3588, %r592, %r3565;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3591, %r589, %r3562, %r3588;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3636, %r3639}, {%r633, %r639, %r636, %r642}, {%r3536, %r3570}, {%r2896, %r2896};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3655, %r3658}, {%r633, %r639, %r636, %r642}, {%r3545, %r3577}, {%r2896, %r2896};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3643, %r3647}, {%r633, %r639, %r636, %r642}, {%r3554, %r3584}, {%r2896, %r2896};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3662, %r3666}, {%r633, %r639, %r636, %r642}, {%r3563, %r3591}, {%r2896, %r2896};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3635, %r3636, %r3636;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3638, %r3639, %r3639, %r3635;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3642, %r3643, %r3643, %r3638;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3646, %r3647, %r3647, %r3642;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3760, %r1904, %r3646, %r3479;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3654, %r3655, %r3655;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3657, %r3658, %r3658, %r3654;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3661, %r3662, %r3662, %r3657;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3665, %r3666, %r3666, %r3661;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3759, %r1904, %r3665, %r3498;
	// end inline asm
	add.s32 	%r3757, %r3757, 4;
	setp.eq.s32 	%p308, %r3757, 24;
	@%p308 bra 	$L__BB0_193;
	bra.uni 	$L__BB0_195;
$L__BB0_193:                            // %pass19714
                                        //   in Loop: Header=BB0_187 Depth=2
	@%p91 bra 	$L__BB0_194;
// %bb.262:                             // %pass19750
                                        //   in Loop: Header=BB0_187 Depth=2
	mul.lo.s32 	%r3673, %r3758, 589824;
	add.s32 	%r3674, %r118, %r3673;
	cvt.s64.s32 	%rd296, %r3674;
	add.s64 	%rd297, %rd296, %rd15;
	mul.hi.s64 	%rd298, %rd297, 1024819115206086201;
	shr.u64 	%rd299, %rd298, 63;
	shr.s64 	%rd300, %rd298, 25;
	add.s64 	%rd301, %rd300, %rd299;
	setp.lt.s64 	%p310, %rd297, 0;
	mul.lo.s64 	%rd302, %rd301, 603979776;
	setp.ne.s64 	%p311, %rd302, %rd297;
	and.pred  	%p312, %p310, %p311;
	selp.s64 	%rd303, -1, 0, %p312;
	add.s64 	%rd304, %rd301, %rd303;
	mul.lo.s64 	%rd305, %rd304, -603979776;
	add.s64 	%rd306, %rd305, %rd297;
	shl.b64 	%rd307, %rd306, 2;
	add.s64 	%rd308, %rd4, %rd307;
	st.global.u32 	[%rd308], %r3760;
	add.s32 	%r3675, %r119, %r3673;
	cvt.s64.s32 	%rd309, %r3675;
	add.s64 	%rd310, %rd309, %rd15;
	mul.hi.s64 	%rd311, %rd310, 1024819115206086201;
	shr.u64 	%rd312, %rd311, 63;
	shr.s64 	%rd313, %rd311, 25;
	add.s64 	%rd314, %rd313, %rd312;
	setp.lt.s64 	%p313, %rd310, 0;
	mul.lo.s64 	%rd315, %rd314, 603979776;
	setp.ne.s64 	%p314, %rd315, %rd310;
	and.pred  	%p315, %p313, %p314;
	selp.s64 	%rd316, -1, 0, %p315;
	add.s64 	%rd317, %rd314, %rd316;
	mul.lo.s64 	%rd318, %rd317, -603979776;
	add.s64 	%rd319, %rd318, %rd310;
	shl.b64 	%rd320, %rd319, 2;
	add.s64 	%rd321, %rd4, %rd320;
	st.global.u32 	[%rd321], %r3759;
	bra.uni 	$L__BB0_194;
$L__BB0_197:                            // %L41270
	mov.u32 	%r3677, 0;
	st.global.u32 	[%rd6], %r3677;
	ret;
$L__BB0_152:                            // %L7443
	mov.u32 	%r3701, 5;
	st.global.u32 	[%rd6], %r3701;
	mov.u64 	%rd368, exception3856;
	cvta.global.u64 	%rd369, %rd368;
	{ // callseq 110, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd369;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 110
	{ // callseq 111, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r390;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 111
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_153:                            // %L7599
	mov.u32 	%r3700, 5;
	st.global.u32 	[%rd6], %r3700;
	mov.u64 	%rd366, exception3856;
	cvta.global.u64 	%rd367, %rd366;
	{ // callseq 108, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd367;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 108
	{ // callseq 109, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r390;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 109
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_154:                            // %L7755
	mov.u32 	%r3699, 5;
	st.global.u32 	[%rd6], %r3699;
	mov.u64 	%rd364, exception3856;
	cvta.global.u64 	%rd365, %rd364;
	{ // callseq 106, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd365;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 106
	{ // callseq 107, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r390;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 107
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_155:                            // %L7911
	mov.u32 	%r3698, 5;
	st.global.u32 	[%rd6], %r3698;
	mov.u64 	%rd362, exception3856;
	cvta.global.u64 	%rd363, %rd362;
	{ // callseq 104, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd363;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 104
	{ // callseq 105, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r390;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 105
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_156:                            // %L8067
	mov.u32 	%r3697, 5;
	st.global.u32 	[%rd6], %r3697;
	mov.u64 	%rd360, exception3856;
	cvta.global.u64 	%rd361, %rd360;
	{ // callseq 102, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd361;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 102
	{ // callseq 103, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r390;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 103
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_157:                            // %L8223
	mov.u32 	%r3696, 5;
	st.global.u32 	[%rd6], %r3696;
	mov.u64 	%rd358, exception3856;
	cvta.global.u64 	%rd359, %rd358;
	{ // callseq 100, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd359;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 100
	{ // callseq 101, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r390;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 101
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_158:                            // %L8379
	mov.u32 	%r3695, 5;
	st.global.u32 	[%rd6], %r3695;
	mov.u64 	%rd356, exception3856;
	cvta.global.u64 	%rd357, %rd356;
	{ // callseq 98, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd357;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 98
	{ // callseq 99, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r390;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 99
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_159:                            // %L8535
	mov.u32 	%r3694, 5;
	st.global.u32 	[%rd6], %r3694;
	mov.u64 	%rd354, exception3856;
	cvta.global.u64 	%rd355, %rd354;
	{ // callseq 96, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd355;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 96
	{ // callseq 97, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r390;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 97
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_160:                            // %L8691
	mov.u32 	%r3693, 5;
	st.global.u32 	[%rd6], %r3693;
	mov.u64 	%rd352, exception3856;
	cvta.global.u64 	%rd353, %rd352;
	{ // callseq 94, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd353;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 94
	{ // callseq 95, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r390;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 95
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_161:                            // %L8847
	mov.u32 	%r3692, 5;
	st.global.u32 	[%rd6], %r3692;
	mov.u64 	%rd350, exception3856;
	cvta.global.u64 	%rd351, %rd350;
	{ // callseq 92, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd351;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 92
	{ // callseq 93, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r390;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 93
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_162:                            // %L9003
	mov.u32 	%r3691, 5;
	st.global.u32 	[%rd6], %r3691;
	mov.u64 	%rd348, exception3856;
	cvta.global.u64 	%rd349, %rd348;
	{ // callseq 90, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd349;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 90
	{ // callseq 91, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r390;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 91
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_163:                            // %L9159
	mov.u32 	%r3690, 5;
	st.global.u32 	[%rd6], %r3690;
	mov.u64 	%rd346, exception3856;
	cvta.global.u64 	%rd347, %rd346;
	{ // callseq 88, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd347;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 88
	{ // callseq 89, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r390;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 89
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_164:                            // %L9315
	mov.u32 	%r3689, 5;
	st.global.u32 	[%rd6], %r3689;
	mov.u64 	%rd344, exception3856;
	cvta.global.u64 	%rd345, %rd344;
	{ // callseq 86, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd345;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 86
	{ // callseq 87, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r390;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 87
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_165:                            // %L9471
	mov.u32 	%r3688, 5;
	st.global.u32 	[%rd6], %r3688;
	mov.u64 	%rd342, exception3856;
	cvta.global.u64 	%rd343, %rd342;
	{ // callseq 84, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd343;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 84
	{ // callseq 85, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r390;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 85
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_166:                            // %L9627
	mov.u32 	%r3687, 5;
	st.global.u32 	[%rd6], %r3687;
	mov.u64 	%rd340, exception3856;
	cvta.global.u64 	%rd341, %rd340;
	{ // callseq 82, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd341;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 82
	{ // callseq 83, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r390;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 83
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_167:                            // %L9783
	mov.u32 	%r3686, 5;
	st.global.u32 	[%rd6], %r3686;
	mov.u64 	%rd338, exception3856;
	cvta.global.u64 	%rd339, %rd338;
	{ // callseq 80, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd339;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 80
	{ // callseq 81, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r390;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 81
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_168:                            // %L9939
	mov.u32 	%r3685, 5;
	st.global.u32 	[%rd6], %r3685;
	mov.u64 	%rd336, exception3856;
	cvta.global.u64 	%rd337, %rd336;
	{ // callseq 78, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd337;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 78
	{ // callseq 79, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r390;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 79
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_169:                            // %L10095
	mov.u32 	%r3684, 5;
	st.global.u32 	[%rd6], %r3684;
	mov.u64 	%rd334, exception3856;
	cvta.global.u64 	%rd335, %rd334;
	{ // callseq 76, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd335;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 76
	{ // callseq 77, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r390;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 77
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_170:                            // %L10251
	mov.u32 	%r3683, 5;
	st.global.u32 	[%rd6], %r3683;
	mov.u64 	%rd332, exception3856;
	cvta.global.u64 	%rd333, %rd332;
	{ // callseq 74, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd333;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 74
	{ // callseq 75, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r390;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 75
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_171:                            // %L10407
	mov.u32 	%r3682, 5;
	st.global.u32 	[%rd6], %r3682;
	mov.u64 	%rd330, exception3856;
	cvta.global.u64 	%rd331, %rd330;
	{ // callseq 72, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd331;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 72
	{ // callseq 73, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r390;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 73
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_172:                            // %L10563
	mov.u32 	%r3681, 5;
	st.global.u32 	[%rd6], %r3681;
	mov.u64 	%rd328, exception3856;
	cvta.global.u64 	%rd329, %rd328;
	{ // callseq 70, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd329;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 70
	{ // callseq 71, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r390;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 71
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_173:                            // %L10745
	mov.u32 	%r3680, 5;
	st.global.u32 	[%rd6], %r3680;
	mov.u64 	%rd326, exception3856;
	cvta.global.u64 	%rd327, %rd326;
	{ // callseq 68, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd327;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 68
	{ // callseq 69, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r390;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 69
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_174:                            // %L10901
	mov.u32 	%r3679, 5;
	st.global.u32 	[%rd6], %r3679;
	mov.u64 	%rd324, exception3856;
	cvta.global.u64 	%rd325, %rd324;
	{ // callseq 66, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd325;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 66
	{ // callseq 67, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r390;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 67
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_175:                            // %L11057
	mov.u32 	%r3678, 5;
	st.global.u32 	[%rd6], %r3678;
	mov.u64 	%rd322, exception3856;
	cvta.global.u64 	%rd323, %rd322;
	{ // callseq 64, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd323;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 64
	{ // callseq 65, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r390;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 65
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_6:                              // %L166
	mov.u32 	%r3703, 2;
	st.global.u32 	[%rd6], %r3703;
	mov.u64 	%rd372, exception3856;
	cvta.global.u64 	%rd373, %rd372;
	{ // callseq 114, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd373;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 114
	{ // callseq 115, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r390;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 115
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_13:                             // %L307
	mov.u32 	%r3702, 3;
	st.global.u32 	[%rd6], %r3702;
	mov.u64 	%rd370, exception3856;
	cvta.global.u64 	%rd371, %rd370;
	{ // callseq 112, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd371;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 112
	{ // callseq 113, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r390;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 113
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd47, exception1;
	cvta.global.u64 	%rd48, %rd47;
	{ // callseq 59, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd48;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 59
	{ // callseq 60, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r390;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 60
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_147:                            // %L1143
	add.u64 	%rd46, %SP, 0;
	add.u64 	%rd5, %SPL, 0;
	st.local.v2.u32 	[%rd5], {%r1, %r3};
	st.local.v2.u32 	[%rd5+8], {%r2, %r83};
	st.local.u32 	[%rd5+16], %r84;
	mov.u64 	%rd52, __unnamed_1;
	cvta.global.u64 	%rd53, %rd52;
	{ // callseq 61, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd53;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd46;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r653, [retval0+0];
	} // callseq 61
	mov.u32 	%r655, 4;
	st.global.u32 	[%rd6], %r655;
	mov.u64 	%rd55, exception3856;
	cvta.global.u64 	%rd56, %rd55;
	{ // callseq 62, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd56;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 62
	{ // callseq 63, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd41;
	st.param.b32 	[param0+8], %r390;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 63
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
