<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p224" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_224{left:96px;bottom:48px;letter-spacing:-0.1px;}
#t2_224{left:336px;bottom:48px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t3_224{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.15px;}
#t4_224{left:576px;bottom:1116px;letter-spacing:-0.18px;word-spacing:2.8px;}
#t5_224{left:96px;bottom:1038px;letter-spacing:0.14px;word-spacing:-0.85px;}
#t6_224{left:96px;bottom:1017px;letter-spacing:0.14px;word-spacing:-0.43px;}
#t7_224{left:96px;bottom:996px;letter-spacing:0.12px;word-spacing:-0.43px;}
#t8_224{left:96px;bottom:974px;letter-spacing:0.12px;word-spacing:-0.42px;}
#t9_224{left:96px;bottom:953px;letter-spacing:0.12px;word-spacing:-0.42px;}
#ta_224{left:96px;bottom:918px;letter-spacing:0.14px;word-spacing:-0.48px;}
#tb_224{left:96px;bottom:896px;letter-spacing:0.14px;word-spacing:-0.48px;}
#tc_224{left:96px;bottom:875px;letter-spacing:0.12px;word-spacing:-0.46px;}
#td_224{left:96px;bottom:853px;letter-spacing:0.12px;word-spacing:-0.42px;}
#te_224{left:96px;bottom:832px;letter-spacing:0.12px;word-spacing:-0.42px;}
#tf_224{left:96px;bottom:797px;letter-spacing:0.12px;word-spacing:-0.39px;}
#tg_224{left:96px;bottom:775px;letter-spacing:0.12px;word-spacing:-0.47px;}
#th_224{left:96px;bottom:754px;letter-spacing:0.13px;word-spacing:-0.46px;}
#ti_224{left:96px;bottom:733px;letter-spacing:0.14px;word-spacing:-0.56px;}
#tj_224{left:96px;bottom:711px;letter-spacing:0.12px;word-spacing:-0.39px;}
#tk_224{left:96px;bottom:676px;letter-spacing:0.13px;word-spacing:-0.48px;}
#tl_224{left:96px;bottom:655px;letter-spacing:0.14px;word-spacing:-0.49px;}
#tm_224{left:96px;bottom:633px;letter-spacing:0.12px;word-spacing:-0.5px;}
#tn_224{left:96px;bottom:612px;letter-spacing:0.14px;word-spacing:-0.5px;}
#to_224{left:96px;bottom:591px;letter-spacing:0.13px;word-spacing:-0.98px;}
#tp_224{left:96px;bottom:569px;letter-spacing:0.12px;word-spacing:-0.46px;}
#tq_224{left:96px;bottom:534px;letter-spacing:0.13px;word-spacing:-0.41px;}
#tr_224{left:96px;bottom:513px;letter-spacing:0.14px;word-spacing:-0.49px;}
#ts_224{left:96px;bottom:491px;letter-spacing:0.12px;word-spacing:-0.5px;}
#tt_224{left:96px;bottom:470px;letter-spacing:0.13px;word-spacing:-0.91px;}
#tu_224{left:96px;bottom:448px;letter-spacing:0.14px;word-spacing:-0.53px;}
#tv_224{left:96px;bottom:413px;letter-spacing:0.14px;word-spacing:-0.42px;}
#tw_224{left:96px;bottom:392px;letter-spacing:0.13px;word-spacing:-0.59px;}
#tx_224{left:96px;bottom:370px;letter-spacing:0.12px;word-spacing:-0.39px;}
#ty_224{left:96px;bottom:335px;letter-spacing:0.14px;word-spacing:-0.54px;}
#tz_224{left:96px;bottom:314px;letter-spacing:0.17px;word-spacing:-0.78px;}
#t10_224{left:96px;bottom:293px;letter-spacing:0.14px;word-spacing:-0.53px;}
#t11_224{left:96px;bottom:271px;letter-spacing:0.15px;word-spacing:-0.56px;}
#t12_224{left:96px;bottom:231px;letter-spacing:0.12px;}
#t13_224{left:162px;bottom:231px;letter-spacing:0.18px;word-spacing:-0.16px;}
#t14_224{left:96px;bottom:198px;letter-spacing:0.11px;word-spacing:-0.36px;}
#t15_224{left:96px;bottom:176px;letter-spacing:0.11px;word-spacing:-0.47px;}
#t16_224{left:369px;bottom:26px;letter-spacing:-0.67px;word-spacing:1.1px;}

.s1_224{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_224{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s3_224{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s4_224{font-size:31px;font-family:sub_ArialNarrow_nr;color:#40AB54;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts224" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: sub_ArialNarrow_nr;
	src: url("fonts/sub_ArialNarrow_nr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg224Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg224" style="-webkit-user-select: none;"><object width="935" height="1210" data="224/224.svg" type="image/svg+xml" id="pdf224" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_224" class="t s1_224">188 </span><span id="t2_224" class="t s1_224">Streaming SIMD Extensions Media and Scientific Programming </span>
<span id="t3_224" class="t s1_224">AMD64 Technology </span><span id="t4_224" class="t s1_224">24592—Rev. 3.23—October 2020 </span>
<span id="t5_224" class="t s2_224">The (V)MOVHPS and (V)MOVHPD instructions copy a vector of two single-precision floating-point </span>
<span id="t6_224" class="t s2_224">values ((V)MOVHPS) or one double-precision floating-point value ((V)MOVHPD) from a 64-bit </span>
<span id="t7_224" class="t s2_224">memory location to the high-order 64 bits of an XMM register, or from the high-order 64 bits of an </span>
<span id="t8_224" class="t s2_224">XMM register to a 64-bit memory location. In the memory-to-register case, the low-order 64 bits of </span>
<span id="t9_224" class="t s2_224">the destination XMM register are not modified. </span>
<span id="ta_224" class="t s2_224">The (V)MOVLPS and (V)MOVLPD instructions copy a vector of two single-precision floating-point </span>
<span id="tb_224" class="t s2_224">values ((V)MOVLPS) or one double-precision floating-point value ((V)MOVLPD) from a 64-bit </span>
<span id="tc_224" class="t s2_224">memory location to the low-order 64 bits of an XMM register, or from the low-order 64 bits of an </span>
<span id="td_224" class="t s2_224">XMM register to a 64-bit memory location. In the memory-to-register case, the high-order 64 bits of </span>
<span id="te_224" class="t s2_224">the destination XMM register are not modified. </span>
<span id="tf_224" class="t s2_224">The (V)MOVHLPS instruction copies a vector of two single-precision floating-point values from the </span>
<span id="tg_224" class="t s2_224">high-order 64 bits of an XMM register to the low-order 64 bits of another XMM register. The high- </span>
<span id="th_224" class="t s2_224">order 64 bits of the destination XMM register are not modified. The (V)MOVLHPS instruction </span>
<span id="ti_224" class="t s2_224">performs an analogous operation except in the opposite direct (low-order to high-order), and the low- </span>
<span id="tj_224" class="t s2_224">order 64 bits of the destination XMM register are not modified. </span>
<span id="tk_224" class="t s2_224">The (V)MOVSS instruction copies a scalar single-precision floating-point value from the low-order </span>
<span id="tl_224" class="t s2_224">32 bits of an XMM register or a 32-bit memory location to the low-order 32 bits of another XMM </span>
<span id="tm_224" class="t s2_224">register, or vice versa. If the source operand is an XMM register, the high-order 96 bits of the </span>
<span id="tn_224" class="t s2_224">destination XMM register are either cleared or left unmodified based on the instruction encoding. If </span>
<span id="to_224" class="t s2_224">the source operand is a 32-bit memory location, the high-order 96 bits of the destination XMM register </span>
<span id="tp_224" class="t s2_224">are cleared to all 0s. </span>
<span id="tq_224" class="t s2_224">The (V)MOVSD instruction copies a scalar double-precision floating-point value from the low-order </span>
<span id="tr_224" class="t s2_224">64 bits of an XMM register or a 64-bit memory location to the low-order 64 bits of another XMM </span>
<span id="ts_224" class="t s2_224">register, or vice versa. If the source operand is an XMM register, the high-order 64 bits of the </span>
<span id="tt_224" class="t s2_224">destination XMM register are not modified. If the source operand is a memory location, the high-order </span>
<span id="tu_224" class="t s2_224">64 bits of the destination XMM register are cleared to all 0s. </span>
<span id="tv_224" class="t s2_224">The above MOVSD instruction should not be confused with the same-mnemonic MOVSD (move </span>
<span id="tw_224" class="t s2_224">string doubleword) instruction in the general-purpose instruction set. Assemblers distinguish the two </span>
<span id="tx_224" class="t s2_224">instructions by their operand data types. </span>
<span id="ty_224" class="t s2_224">The basic function of each corresponding extended (V) form instruction is the same as the legacy </span>
<span id="tz_224" class="t s2_224">form. The instructions VMOVSS, VMOVSD, VMOVHPS, VMOVHPD, VMOVLPS, VMOVHLPS, </span>
<span id="t10_224" class="t s2_224">VMOVLHPS provide additional function, supporting the merging in of bits from a second register </span>
<span id="t11_224" class="t s2_224">source operand. </span>
<span id="t12_224" class="t s3_224">4.7.1.2 </span><span id="t13_224" class="t s3_224">Move with Duplication </span>
<span id="t14_224" class="t s2_224">These instructions move two copies of the affected data segments from the source XMM register or </span>
<span id="t15_224" class="t s2_224">128-bit memory operand to the target destination register. </span>
<span id="t16_224" class="t s4_224">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
