{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742317596700 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742317596700 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 18 22:36:36 2025 " "Processing started: Tue Mar 18 22:36:36 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742317596700 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1742317596700 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc t1b_cd_fd -c t1b_cd_fd " "Command: quartus_drc t1b_cd_fd -c t1b_cd_fd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1742317596701 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1742317596850 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "t1b_cd_fd.sdc " "Synopsys Design Constraints File file not found: 't1b_cd_fd.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1742317596882 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1742317596883 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1742317596884 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1742317596885 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 1 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 1 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " clk_1MHz~inputclkctrl " "Node  \"clk_1MHz~inputclkctrl\"" {  } { { "code/t1b_cd_fd.v" "" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1742317596893 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1742317596893 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " clk_1MHz~inputclkctrl " "Node  \"clk_1MHz~inputclkctrl\"" {  } { { "code/t1b_cd_fd.v" "" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1742317596893 ""} { "Info" "IDRC_NODES_INFO" " counter\[0\]~11 " "Node  \"counter\[0\]~11\"" {  } { { "code/t1b_cd_fd.v" "" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1742317596893 ""} { "Info" "IDRC_NODES_INFO" " frequency_counter\[5\]~30 " "Node  \"frequency_counter\[5\]~30\"" {  } { { "code/t1b_cd_fd.v" "" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1742317596893 ""} { "Info" "IDRC_NODES_INFO" " delayed_color\[0\]~0 " "Node  \"delayed_color\[0\]~0\"" {  } { { "code/t1b_cd_fd.v" "" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1742317596893 ""} { "Info" "IDRC_NODES_INFO" " Equal0~2 " "Node  \"Equal0~2\"" {  } { { "code/t1b_cd_fd.v" "" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1742317596893 ""} { "Info" "IDRC_NODES_INFO" " counter\[8\] " "Node  \"counter\[8\]\"" {  } { { "code/t1b_cd_fd.v" "" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1742317596893 ""} { "Info" "IDRC_NODES_INFO" " Selector1~0 " "Node  \"Selector1~0\"" {  } { { "code/t1b_cd_fd.v" "" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1742317596893 ""} { "Info" "IDRC_NODES_INFO" " state.S_CLEAR " "Node  \"state.S_CLEAR\"" {  } { { "code/t1b_cd_fd.v" "" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1742317596893 ""} { "Info" "IDRC_NODES_INFO" " Selector0~0 " "Node  \"Selector0~0\"" {  } { { "code/t1b_cd_fd.v" "" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1742317596893 ""} { "Info" "IDRC_NODES_INFO" " state.S_GREEN " "Node  \"state.S_GREEN\"" {  } { { "code/t1b_cd_fd.v" "" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1742317596893 ""} { "Info" "IDRC_NODES_INFO" " Selector5~0 " "Node  \"Selector5~0\"" {  } { { "code/t1b_cd_fd.v" "" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1742317596893 ""} { "Info" "IDRC_NODES_INFO" " gFreq\[5\] " "Node  \"gFreq\[5\]\"" {  } { { "code/t1b_cd_fd.v" "" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1742317596893 ""} { "Info" "IDRC_NODES_INFO" " gFreq\[4\] " "Node  \"gFreq\[4\]\"" {  } { { "code/t1b_cd_fd.v" "" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1742317596893 ""} { "Info" "IDRC_NODES_INFO" " bFreq\[5\] " "Node  \"bFreq\[5\]\"" {  } { { "code/t1b_cd_fd.v" "" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1742317596893 ""} { "Info" "IDRC_NODES_INFO" " Equal0~0 " "Node  \"Equal0~0\"" {  } { { "code/t1b_cd_fd.v" "" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1742317596893 ""} { "Info" "IDRC_NODES_INFO" " bFreq\[1\] " "Node  \"bFreq\[1\]\"" {  } { { "code/t1b_cd_fd.v" "" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1742317596893 ""} { "Info" "IDRC_NODES_INFO" " Equal0~1 " "Node  \"Equal0~1\"" {  } { { "code/t1b_cd_fd.v" "" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1742317596893 ""} { "Info" "IDRC_NODES_INFO" " frequency_counter\[9\] " "Node  \"frequency_counter\[9\]\"" {  } { { "code/t1b_cd_fd.v" "" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1742317596893 ""} { "Info" "IDRC_NODES_INFO" " frequency_counter\[8\] " "Node  \"frequency_counter\[8\]\"" {  } { { "code/t1b_cd_fd.v" "" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1742317596893 ""} { "Info" "IDRC_NODES_INFO" " rFreq\[5\] " "Node  \"rFreq\[5\]\"" {  } { { "code/t1b_cd_fd.v" "" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1742317596893 ""} { "Info" "IDRC_NODES_INFO" " state.S_RED " "Node  \"state.S_RED\"" {  } { { "code/t1b_cd_fd.v" "" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1742317596893 ""} { "Info" "IDRC_NODES_INFO" " bFreq\[0\] " "Node  \"bFreq\[0\]\"" {  } { { "code/t1b_cd_fd.v" "" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1742317596893 ""} { "Info" "IDRC_NODES_INFO" " bFreq\[4\] " "Node  \"bFreq\[4\]\"" {  } { { "code/t1b_cd_fd.v" "" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1742317596893 ""} { "Info" "IDRC_NODES_INFO" " rFreq\[4\] " "Node  \"rFreq\[4\]\"" {  } { { "code/t1b_cd_fd.v" "" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1742317596893 ""} { "Info" "IDRC_NODES_INFO" " gFreq\[3\] " "Node  \"gFreq\[3\]\"" {  } { { "code/t1b_cd_fd.v" "" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1742317596893 ""} { "Info" "IDRC_NODES_INFO" " frequency_counter\[5\] " "Node  \"frequency_counter\[5\]\"" {  } { { "code/t1b_cd_fd.v" "" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1742317596893 ""} { "Info" "IDRC_NODES_INFO" " gFreq\[1\] " "Node  \"gFreq\[1\]\"" {  } { { "code/t1b_cd_fd.v" "" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1742317596893 ""} { "Info" "IDRC_NODES_INFO" " rFreq\[1\] " "Node  \"rFreq\[1\]\"" {  } { { "code/t1b_cd_fd.v" "" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1742317596893 ""} { "Info" "IDRC_NODES_INFO" " bFreq\[3\] " "Node  \"bFreq\[3\]\"" {  } { { "code/t1b_cd_fd.v" "" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1742317596893 ""} { "Info" "IDRC_NODES_INFO" " gFreq\[2\] " "Node  \"gFreq\[2\]\"" {  } { { "code/t1b_cd_fd.v" "" { Text "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/code/t1b_cd_fd.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1742317596893 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1742317596893 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1742317596893 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "51 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 51 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1742317596894 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 2 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "564 " "Peak virtual memory: 564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742317596902 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 18 22:36:36 2025 " "Processing ended: Tue Mar 18 22:36:36 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742317596902 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742317596902 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742317596902 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1742317596902 ""}
