
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001311                       # Number of seconds simulated
sim_ticks                                  1310814279                       # Number of ticks simulated
final_tick                                 1310814279                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 217835                       # Simulator instruction rate (inst/s)
host_op_rate                                   217835                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              128419278                       # Simulator tick rate (ticks/s)
host_mem_usage                                 694944                       # Number of bytes of host memory used
host_seconds                                    10.21                       # Real time elapsed on the host
sim_insts                                     2223501                       # Number of instructions simulated
sim_ops                                       2223501                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        124480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        378752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst         11392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data          7488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst          4416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data          7104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst          4096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data          6080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst          1600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data          7744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst           448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data          5888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data          6912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data          6784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst          1344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data          5568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst           512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data          4736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst          2048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data          5760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data          6464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst          1344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data          5440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst           896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data          7552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data          5760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst           768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data          4672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             627904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       124480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst        11392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst         4416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst         1600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst         1344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst         1344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst          896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        155200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        86336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           86336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst           1945                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data           5918                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst            178                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data            117                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             69                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data            111                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst             64                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data             95                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst             25                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data            121                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst              7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data             92                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data            108                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data            106                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst             21                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data             87                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst              8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data             74                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst             32                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data             90                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data            101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst             21                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data             85                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst             14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data            118                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data             90                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst             12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data             73                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9811                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1349                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1349                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst         94963872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        288944060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst          8690781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data          5712480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst          3368898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data          5419532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst          3124775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data          4638338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst          1220615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data          5907778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst           341772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data          4491864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst           195298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data          5273058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst           244123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data          5175409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst          1025317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data          4247741                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst           390597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data          3613021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst          1562388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data          4394215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst           830018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data          4931286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst          1025317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data          4150092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst           683545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data          5761304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst           146474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data          4394215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst           585895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data          3564197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             479018279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst     94963872                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst      8690781                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst      3368898                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst      3124775                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst      1220615                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst       341772                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst       195298                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst       244123                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst      1025317                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst       390597                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst      1562388                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst       830018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst      1025317                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst       683545                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst       146474                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst       585895                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        118399687                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        65864403                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             65864403                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        65864403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst        94963872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       288944060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst         8690781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data         5712480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst         3368898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data         5419532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst         3124775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data         4638338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst         1220615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data         5907778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst          341772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data         4491864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst          195298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data         5273058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst          244123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data         5175409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst         1025317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data         4247741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst          390597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data         3613021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst         1562388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data         4394215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst          830018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data         4931286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst         1025317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data         4150092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst          683545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data         5761304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst          146474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data         4394215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst          585895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data         3564197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            544882682                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups                133682                       # Number of BP lookups
system.cpu00.branchPred.condPredicted           74686                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            5775                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups              87477                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                 67050                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           76.648719                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                 26635                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               94                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.indirectLookups          3674                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectHits             2897                       # Number of indirect target hits.
system.cpu00.branchPred.indirectMisses            777                       # Number of indirect misses.
system.cpu00.branchPredindirectMispredicted          251                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1161                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                     183465                       # DTB read hits
system.cpu00.dtb.read_misses                      628                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                 184093                       # DTB read accesses
system.cpu00.dtb.write_hits                    128026                       # DTB write hits
system.cpu00.dtb.write_misses                    1133                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                129159                       # DTB write accesses
system.cpu00.dtb.data_hits                     311491                       # DTB hits
system.cpu00.dtb.data_misses                     1761                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                 313252                       # DTB accesses
system.cpu00.itb.fetch_hits                    150480                       # ITB hits
system.cpu00.itb.fetch_misses                     150                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                150630                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.workload.num_syscalls               2137                       # Number of system calls
system.cpu00.numCycles                        1052870                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            88913                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                      1196541                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                    133682                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches            96582                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                      738827                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                 12926                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                370                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles         6395                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles          638                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                  150480                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                2728                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples           841606                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            1.421735                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.694420                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                 621317     73.83%     73.83% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                  16633      1.98%     75.80% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                  18702      2.22%     78.02% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  17424      2.07%     80.09% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                  38025      4.52%     84.61% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                  16166      1.92%     86.53% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                  18889      2.24%     88.78% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  11632      1.38%     90.16% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                  82818      9.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total             841606                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.126969                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      1.136457                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  95124                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles              578379                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                  128507                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles               34861                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                 4735                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved              26494                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                1768                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts              1128188                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                7292                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                 4735                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                 111362                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                 92925                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles       224210                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                  147129                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles              261245                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts              1108627                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                2850                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                25790                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                 2435                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               223037                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands            760199                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups             1372590                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups        1214604                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups          155699                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps              669028                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  91171                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts             4085                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts         1712                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                  155395                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads             180368                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores            135570                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads           32243                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores          12614                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                   971555                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded              2801                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                  956052                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            1925                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined        104191                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        52595                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved          419                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples       841606                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       1.135985                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.901464                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0            537942     63.92%     63.92% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1             76372      9.07%     72.99% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2             63405      7.53%     80.53% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3             46696      5.55%     86.08% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4             43539      5.17%     91.25% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5             29275      3.48%     94.73% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6             25766      3.06%     97.79% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7             11233      1.33%     99.12% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8              7378      0.88%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total        841606                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  4602     14.90%     14.90% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                 4097     13.27%     28.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     28.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                  79      0.26%     28.43% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     28.43% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     28.43% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult               5961     19.30%     47.73% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     47.73% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     47.73% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     47.73% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     47.73% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     47.73% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     47.73% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     47.73% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     47.73% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     47.73% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     47.73% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     47.73% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     47.73% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     47.73% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     47.73% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     47.73% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     47.73% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     47.73% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     47.73% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     47.73% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     47.73% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.73% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     47.73% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                 9928     32.15%     79.88% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                6213     20.12%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu              552408     57.78%     57.78% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult              12789      1.34%     59.12% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     59.12% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd             35725      3.74%     62.85% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 8      0.00%     62.86% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     62.86% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult            37102      3.88%     66.74% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                16      0.00%     66.74% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     66.74% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     66.74% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     66.74% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     66.74% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     66.74% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     66.74% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     66.74% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     66.74% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     66.74% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     66.74% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     66.74% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     66.74% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     66.74% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     66.74% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     66.74% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     66.74% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     66.74% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.74% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     66.74% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.74% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.74% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead             187358     19.60%     86.33% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite            130646     13.67%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total               956052                       # Type of FU issued
system.cpu00.iq.rate                         0.908044                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                     30880                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.032299                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads          2543155                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes          955755                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses       815359                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads            243360                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes           123216                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses       116964                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses               861902                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                125030                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads          21405                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads        19340                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses          111                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation          435                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores        16035                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          215                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked        12379                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                 4735                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                 23319                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles               60128                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts           1082181                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            1486                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts              180368                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts             135570                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts             1629                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                  229                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents               59820                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents          435                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect         1669                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect         3154                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               4823                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts              948473                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts              184112                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            7579                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                      107825                       # number of nop insts executed
system.cpu00.iew.exec_refs                     313278                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                 110665                       # Number of branches executed
system.cpu00.iew.exec_stores                   129166                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.900845                       # Inst execution rate
system.cpu00.iew.wb_sent                       935689                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                      932323                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                  546143                       # num instructions producing a value
system.cpu00.iew.wb_consumers                  778802                       # num instructions consuming a value
system.cpu00.iew.wb_rate                     0.885506                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.701260                       # average fanout of values written-back
system.cpu00.commit.commitSquashedInsts        108941                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls          2382                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            4047                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples       824450                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     1.175140                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     2.284063                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0       575858     69.85%     69.85% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1        52196      6.33%     76.18% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2        51301      6.22%     82.40% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3        29942      3.63%     86.03% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4        34837      4.23%     90.26% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5         9037      1.10%     91.35% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6        12878      1.56%     92.92% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7         4789      0.58%     93.50% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8        53612      6.50%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total       824450                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts             968844                       # Number of instructions committed
system.cpu00.commit.committedOps               968844                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                       280563                       # Number of memory references committed
system.cpu00.commit.loads                      161028                       # Number of loads committed
system.cpu00.commit.membars                      1041                       # Number of memory barriers committed
system.cpu00.commit.branches                   100186                       # Number of branches committed
system.cpu00.commit.fp_insts                   116058                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                  792287                       # Number of committed integer instructions.
system.cpu00.commit.function_calls              22228                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass        98680     10.19%     10.19% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu         503433     51.96%     62.15% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult         12689      1.31%     63.46% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd        35480      3.66%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            8      0.00%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult        36935      3.81%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv           14      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead        162069     16.73%     87.66% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite       119536     12.34%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total          968844                       # Class of committed instruction
system.cpu00.commit.bw_lim_events               53612                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                    1844632                       # The number of ROB reads
system.cpu00.rob.rob_writes                   2172836                       # The number of ROB writes
system.cpu00.timesIdled                          1458                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                        211264                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.quiesceCycles                      76170                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu00.committedInsts                    870164                       # Number of Instructions Simulated
system.cpu00.committedOps                      870164                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             1.209967                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       1.209967                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.826469                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.826469                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                1145362                       # number of integer regfile reads
system.cpu00.int_regfile_writes                613665                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                  151810                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                 102896                       # number of floating regfile writes
system.cpu00.misc_regfile_reads                  4809                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                 2258                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements           17296                       # number of replacements
system.cpu00.dcache.tags.tagsinuse          62.960783                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs            219349                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs           17360                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           12.635311                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        62818227                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data    62.960783                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.983762                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.983762                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses          560125                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses         560125                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data       136526                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        136526                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data        80778                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        80778                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data          842                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          842                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data         1116                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         1116                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data       217304                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total         217304                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data       217304                       # number of overall hits
system.cpu00.dcache.overall_hits::total        217304                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data        14057                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total        14057                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        37632                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        37632                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data          349                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          349                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data            9                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data        51689                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        51689                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data        51689                       # number of overall misses
system.cpu00.dcache.overall_misses::total        51689                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data    503831043                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total    503831043                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data   5524031511                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total   5524031511                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data      3833622                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total      3833622                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data       355266                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total       355266                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data   6027862554                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total   6027862554                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data   6027862554                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total   6027862554                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data       150583                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       150583                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data       118410                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       118410                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data         1191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         1191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data         1125                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         1125                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data       268993                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       268993                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data       268993                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       268993                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.093351                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.093351                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.317811                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.317811                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.293031                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.293031                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.008000                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.008000                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.192157                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.192157                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.192157                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.192157                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 35842.003486                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 35842.003486                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 146790.803332                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 146790.803332                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data 10984.590258                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total 10984.590258                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data        39474                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total        39474                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 116617.898470                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 116617.898470                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 116617.898470                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 116617.898470                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs       165211                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs            3586                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    46.071110                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks        12776                       # number of writebacks
system.cpu00.dcache.writebacks::total           12776                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data         4436                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total         4436                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        29877                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        29877                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data          158                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total          158                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data        34313                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total        34313                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data        34313                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total        34313                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data         9621                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total         9621                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data         7755                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total         7755                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data          191                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total          191                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data            8                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data        17376                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total        17376                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data        17376                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total        17376                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data    289177236                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total    289177236                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data   1173085869                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total   1173085869                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data      1878498                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total      1878498                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data       345978                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total       345978                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data   1462263105                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total   1462263105                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data   1462263105                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total   1462263105                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.063892                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.063892                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.065493                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.065493                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.160369                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.160369                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.007111                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.007111                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.064596                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.064596                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.064596                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.064596                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 30056.879326                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 30056.879326                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 151268.326112                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 151268.326112                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data  9835.068063                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9835.068063                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data 43247.250000                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total 43247.250000                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 84154.184220                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 84154.184220                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 84154.184220                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 84154.184220                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            7378                       # number of replacements
system.cpu00.icache.tags.tagsinuse         472.228327                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            141493                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            7890                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           17.933207                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle       798239745                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   472.228327                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.922321                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.922321                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          280                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2          133                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          308840                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         308840                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst       141493                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        141493                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst       141493                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         141493                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst       141493                       # number of overall hits
system.cpu00.icache.overall_hits::total        141493                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst         8982                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         8982                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst         8982                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         8982                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst         8982                       # number of overall misses
system.cpu00.icache.overall_misses::total         8982                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst    692976506                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total    692976506                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst    692976506                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total    692976506                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst    692976506                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total    692976506                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst       150475                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       150475                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst       150475                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       150475                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst       150475                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       150475                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.059691                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.059691                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.059691                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.059691                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.059691                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.059691                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 77151.692941                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 77151.692941                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 77151.692941                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 77151.692941                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 77151.692941                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 77151.692941                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs          869                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs              25                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    34.760000                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         7378                       # number of writebacks
system.cpu00.icache.writebacks::total            7378                       # number of writebacks
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst         1092                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total         1092                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst         1092                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total         1092                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst         1092                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total         1092                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst         7890                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total         7890                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst         7890                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total         7890                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst         7890                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total         7890                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst    503286521                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total    503286521                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst    503286521                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total    503286521                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst    503286521                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total    503286521                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.052434                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.052434                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.052434                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.052434                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.052434                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.052434                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 63787.898733                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 63787.898733                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 63787.898733                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 63787.898733                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 63787.898733                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 63787.898733                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                 34426                       # Number of BP lookups
system.cpu01.branchPred.condPredicted           27294                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect            1362                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups              24954                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                 17806                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           71.355294                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                  3137                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.indirectLookups            95                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectHits                6                       # Number of indirect target hits.
system.cpu01.branchPred.indirectMisses             89                       # Number of indirect misses.
system.cpu01.branchPredindirectMispredicted           22                       # Number of mispredicted indirect branches.
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                      26616                       # DTB read hits
system.cpu01.dtb.read_misses                      445                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                  27061                       # DTB read accesses
system.cpu01.dtb.write_hits                      8126                       # DTB write hits
system.cpu01.dtb.write_misses                      21                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                  8147                       # DTB write accesses
system.cpu01.dtb.data_hits                      34742                       # DTB hits
system.cpu01.dtb.data_misses                      466                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                  35208                       # DTB accesses
system.cpu01.itb.fetch_hits                     31107                       # ITB hits
system.cpu01.itb.fetch_misses                      58                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                 31165                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                         108809                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles            12696                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                       194953                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                     34426                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches            20949                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                       65753                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                  2995                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                 33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles         1945                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                   31107                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                 559                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples            81953                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            2.378839                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           2.919556                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                  42773     52.19%     52.19% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                   1905      2.32%     54.52% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                   3162      3.86%     58.37% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                   6217      7.59%     65.96% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                   9573     11.68%     77.64% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                   1063      1.30%     78.94% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                   5813      7.09%     86.03% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                   1988      2.43%     88.46% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                   9459     11.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total              81953                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.316389                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      1.791699                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                  14243                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles               33690                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                   30456                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles                2531                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                 1023                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved               3338                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 484                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts               177556                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                2027                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                 1023                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                  15827                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                 11728                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles        18286                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                   31299                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles                3780                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts               172738                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                 408                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                  721                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                 1641                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents                  237                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands            114429                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups              208699                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups         195967                       # Number of integer rename lookups
system.cpu01.rename.fp_rename_lookups           12726                       # Number of floating rename lookups
system.cpu01.rename.CommittedMaps               91535                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                  22894                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts              503                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts          482                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                    9320                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads              27557                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores              9971                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads            2460                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores           2117                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                   147956                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded               848                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                  142827                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued             454                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined         25849                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined        12625                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved          211                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples        81953                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       1.742792                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      2.242969                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0             42568     51.94%     51.94% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1              5398      6.59%     58.53% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2              8618     10.52%     69.04% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3              7286      8.89%     77.93% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4              4490      5.48%     83.41% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5              4080      4.98%     88.39% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6              7515      9.17%     97.56% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7              1099      1.34%     98.90% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8               899      1.10%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total         81953                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  1085     28.40%     28.40% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%     28.40% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     28.40% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                  92      2.41%     30.80% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     30.80% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     30.80% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                370      9.68%     40.49% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     40.49% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     40.49% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     40.49% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     40.49% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     40.49% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     40.49% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     40.49% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     40.49% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     40.49% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     40.49% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     40.49% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     40.49% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     40.49% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     40.49% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     40.49% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     40.49% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     40.49% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     40.49% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     40.49% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     40.49% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.49% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     40.49% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                 1464     38.31%     78.80% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                 810     21.20%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu              101491     71.06%     71.06% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                185      0.13%     71.19% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     71.19% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd              2923      2.05%     73.24% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     73.24% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     73.24% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult             1926      1.35%     74.59% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     74.59% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     74.59% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     74.59% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     74.59% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     74.59% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     74.59% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     74.59% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     74.59% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     74.59% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     74.59% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     74.59% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.59% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     74.59% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.59% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.59% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.59% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.59% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.59% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.59% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     74.59% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.59% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.59% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead              27756     19.43%     94.02% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite              8542      5.98%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total               142827                       # Type of FU issued
system.cpu01.iq.rate                         1.312640                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                      3821                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.026753                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads           347954                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes          161220                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses       128567                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads             23928                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes            13470                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses        10364                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses               134313                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                 12331                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads            828                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads         4507                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation           38                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores         3173                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked         1034                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                 1023                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                  4437                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                1571                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts            166949                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts             301                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts               27557                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts               9971                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts              454                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                   38                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                1516                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents           38                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect          297                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect          743                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts               1040                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts              141058                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts               27061                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts            1769                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                       18145                       # number of nop insts executed
system.cpu01.iew.exec_refs                      35208                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                  28742                       # Number of branches executed
system.cpu01.iew.exec_stores                     8147                       # Number of stores executed
system.cpu01.iew.exec_rate                   1.296382                       # Inst execution rate
system.cpu01.iew.wb_sent                       139713                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                      138931                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                   79537                       # num instructions producing a value
system.cpu01.iew.wb_consumers                   97081                       # num instructions consuming a value
system.cpu01.iew.wb_rate                     1.276834                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.819285                       # average fanout of values written-back
system.cpu01.commit.commitSquashedInsts         27135                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls           637                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             888                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples        77894                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     1.779418                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     2.738047                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0        45897     58.92%     58.92% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1         8160     10.48%     69.40% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2         3550      4.56%     73.96% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3         1748      2.24%     76.20% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4         2425      3.11%     79.31% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5         4763      6.11%     85.43% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6          739      0.95%     86.38% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7         4743      6.09%     92.47% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8         5869      7.53%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total        77894                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts             138606                       # Number of instructions committed
system.cpu01.commit.committedOps               138606                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                        29848                       # Number of memory references committed
system.cpu01.commit.loads                       23050                       # Number of loads committed
system.cpu01.commit.membars                       294                       # Number of memory barriers committed
system.cpu01.commit.branches                    25777                       # Number of branches committed
system.cpu01.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                  117801                       # Number of committed integer instructions.
system.cpu01.commit.function_calls               2032                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass        15655     11.29%     11.29% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu          87886     63.41%     74.70% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult           115      0.08%     74.78% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     74.78% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd         2878      2.08%     76.86% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     76.86% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     76.86% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult         1920      1.39%     78.25% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     78.25% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     78.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     78.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     78.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     78.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     78.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     78.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     78.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     78.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     78.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     78.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     78.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     78.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     78.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     78.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     78.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     78.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     78.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     78.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     78.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.25% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.25% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead         23344     16.84%     95.09% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite         6808      4.91%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total          138606                       # Class of committed instruction
system.cpu01.commit.bw_lim_events                5869                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                     236453                       # The number of ROB reads
system.cpu01.rob.rob_writes                    335519                       # The number of ROB writes
system.cpu01.timesIdled                           279                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                         26856                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     969067                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                    122955                       # Number of Instructions Simulated
system.cpu01.committedOps                      122955                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             0.884950                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       0.884950                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             1.130008                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       1.130008                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                 179010                       # number of integer regfile reads
system.cpu01.int_regfile_writes                 96620                       # number of integer regfile writes
system.cpu01.fp_regfile_reads                   11113                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                   8121                       # number of floating regfile writes
system.cpu01.misc_regfile_reads                   768                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                  293                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements            1066                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          20.990956                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs             28215                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs            1125                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           25.080000                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle      1165248099                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    20.990956                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.327984                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.327984                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses           64775                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses          64775                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data        22099                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total         22099                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data         5548                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         5548                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data           92                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           92                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data           82                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           82                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data        27647                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          27647                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data        27647                       # number of overall hits
system.cpu01.dcache.overall_hits::total         27647                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data         2611                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         2611                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data         1122                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total         1122                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data           71                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           71                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data           37                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           37                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data         3733                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total         3733                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data         3733                       # number of overall misses
system.cpu01.dcache.overall_misses::total         3733                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data    149889744                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total    149889744                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data    100234860                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total    100234860                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data      1614951                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total      1614951                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data       405189                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total       405189                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data        59211                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total        59211                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data    250124604                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total    250124604                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data    250124604                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total    250124604                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data        24710                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        24710                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data         6670                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         6670                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data          163                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total          163                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data          119                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total          119                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data        31380                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        31380                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data        31380                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        31380                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.105666                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.105666                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.168216                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.168216                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.435583                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.435583                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.310924                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.310924                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.118961                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.118961                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.118961                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.118961                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 57407.025661                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 57407.025661                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 89335.882353                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 89335.882353                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data 22745.788732                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total 22745.788732                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data 10951.054054                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total 10951.054054                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 67003.644254                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 67003.644254                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 67003.644254                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 67003.644254                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs         4217                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          177                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs             160                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    26.356250                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          177                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks          628                       # number of writebacks
system.cpu01.dcache.writebacks::total             628                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data         1437                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total         1437                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data          683                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total          683                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data           17                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total           17                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data         2120                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total         2120                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data         2120                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total         2120                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data         1174                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total         1174                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data          439                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total          439                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data           54                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total           54                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data           34                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total           34                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data         1613                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total         1613                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data         1613                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total         1613                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data     54313902                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total     54313902                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data     30064076                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total     30064076                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data       659448                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total       659448                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data       368037                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total       368037                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data        56889                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total        56889                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data     84377978                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total     84377978                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data     84377978                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total     84377978                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.047511                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.047511                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.065817                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.065817                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.331288                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.331288                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.285714                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.285714                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.051402                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.051402                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.051402                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.051402                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 46263.971039                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 46263.971039                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 68483.088838                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 68483.088838                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data        12212                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12212                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data 10824.617647                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total 10824.617647                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 52311.207688                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 52311.207688                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 52311.207688                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 52311.207688                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             447                       # number of replacements
system.cpu01.icache.tags.tagsinuse         123.902811                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs             29938                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs             935                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs           32.019251                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   123.902811                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.241998                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.241998                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2          406                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses           63149                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses          63149                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst        29938                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         29938                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst        29938                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          29938                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst        29938                       # number of overall hits
system.cpu01.icache.overall_hits::total         29938                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst         1169                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         1169                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst         1169                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         1169                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst         1169                       # number of overall misses
system.cpu01.icache.overall_misses::total         1169                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst     91621475                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total     91621475                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst     91621475                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total     91621475                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst     91621475                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total     91621475                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst        31107                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        31107                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst        31107                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        31107                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst        31107                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        31107                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.037580                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.037580                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.037580                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.037580                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.037580                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.037580                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 78375.940975                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 78375.940975                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 78375.940975                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 78375.940975                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 78375.940975                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 78375.940975                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs           48                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs           16                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          447                       # number of writebacks
system.cpu01.icache.writebacks::total             447                       # number of writebacks
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          234                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          234                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          234                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          234                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          234                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          234                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst          935                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total          935                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst          935                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total          935                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst          935                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total          935                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst     66738923                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total     66738923                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst     66738923                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total     66738923                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst     66738923                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total     66738923                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.030058                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.030058                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.030058                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.030058                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.030058                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.030058                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 71378.527273                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 71378.527273                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 71378.527273                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 71378.527273                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 71378.527273                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 71378.527273                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                 18790                       # Number of BP lookups
system.cpu02.branchPred.condPredicted           14700                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect            1128                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups              14375                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                  8171                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           56.841739                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                  1677                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                8                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.indirectLookups           129                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectHits                2                       # Number of indirect target hits.
system.cpu02.branchPred.indirectMisses            127                       # Number of indirect misses.
system.cpu02.branchPredindirectMispredicted           35                       # Number of mispredicted indirect branches.
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                      14235                       # DTB read hits
system.cpu02.dtb.read_misses                      363                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                  14598                       # DTB read accesses
system.cpu02.dtb.write_hits                      4868                       # DTB write hits
system.cpu02.dtb.write_misses                      30                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                  4898                       # DTB write accesses
system.cpu02.dtb.data_hits                      19103                       # DTB hits
system.cpu02.dtb.data_misses                      393                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                  19496                       # DTB accesses
system.cpu02.itb.fetch_hits                     15812                       # ITB hits
system.cpu02.itb.fetch_misses                      75                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                 15887                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                         117733                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles            11100                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                       111934                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                     18790                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches             9850                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                       36819                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                  2491                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                161                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles        50865                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles         2516                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles           82                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                   15812                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                 541                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples           102788                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            1.088979                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           2.395324                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                  81563     79.35%     79.35% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                   1260      1.23%     80.58% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                   1796      1.75%     82.32% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                   2765      2.69%     85.01% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                   4222      4.11%     89.12% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                    625      0.61%     89.73% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                   2359      2.30%     92.02% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                    964      0.94%     92.96% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                   7234      7.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total             102788                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.159598                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      0.950744                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                  12474                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles               20789                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                   16226                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles                1605                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                  829                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved               1811                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 429                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts                99119                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                1659                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                  829                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                  13533                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                 10543                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles         8168                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                   16691                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles                2159                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts                95915                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                 535                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents                  414                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                  715                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.SQFullEvents                  275                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands             65830                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups              121322                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups         108588                       # Number of integer rename lookups
system.cpu02.rename.fp_rename_lookups           12727                       # Number of floating rename lookups
system.cpu02.rename.CommittedMaps               48810                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                  17020                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts              205                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts          178                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                    5681                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads              14261                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores              6006                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads             678                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores            295                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                    83578                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded               255                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                   80484                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued             322                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined         18896                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined         8611                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved           83                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples       102788                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       0.783010                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      1.780382                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0             81244     79.04%     79.04% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1              3232      3.14%     82.18% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2              4538      4.41%     86.60% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3              3216      3.13%     89.73% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4              2409      2.34%     92.07% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5              2585      2.51%     94.59% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6              3706      3.61%     98.19% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7              1133      1.10%     99.29% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8               725      0.71%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total        102788                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                  1025     44.09%     44.09% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%     44.09% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     44.09% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                  85      3.66%     47.74% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     47.74% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     47.74% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                309     13.29%     61.03% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     61.03% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     61.03% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     61.03% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     61.03% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     61.03% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     61.03% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     61.03% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     61.03% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     61.03% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     61.03% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     61.03% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     61.03% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     61.03% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     61.03% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     61.03% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     61.03% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     61.03% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     61.03% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     61.03% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     61.03% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     61.03% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     61.03% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                  631     27.14%     88.17% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                 275     11.83%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu               55391     68.82%     68.83% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                177      0.22%     69.05% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     69.05% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd              2927      3.64%     72.68% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     72.68% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     72.68% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult             1929      2.40%     75.08% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     75.08% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     75.08% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     75.08% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     75.08% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     75.08% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     75.08% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     75.08% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     75.08% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     75.08% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     75.08% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     75.08% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.08% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     75.08% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.08% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.08% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.08% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.08% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.08% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.08% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     75.08% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.08% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.08% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead              14927     18.55%     93.63% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite              5129      6.37%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total                80484                       # Type of FU issued
system.cpu02.iq.rate                         0.683615                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                      2325                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.028888                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads           242368                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes           89318                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses        66609                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads             24035                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes            13444                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses        10402                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses                70448                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                 12357                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads            433                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads         3233                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores         1961                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked         1311                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                  829                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                  2799                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                2351                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts             91748                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts             215                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts               14261                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts               6006                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts              159                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                   17                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                2330                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents           37                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect          214                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect          647                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                861                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts               79262                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts               14598                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts            1222                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                        7915                       # number of nop insts executed
system.cpu02.iew.exec_refs                      19496                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                  14841                       # Number of branches executed
system.cpu02.iew.exec_stores                     4898                       # Number of stores executed
system.cpu02.iew.exec_rate                   0.673235                       # Inst execution rate
system.cpu02.iew.wb_sent                        77687                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                       77011                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                   44780                       # num instructions producing a value
system.cpu02.iew.wb_consumers                   57261                       # num instructions consuming a value
system.cpu02.iew.wb_rate                     0.654116                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.782033                       # average fanout of values written-back
system.cpu02.commit.commitSquashedInsts         19526                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls           172                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             712                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples        48949                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     1.456332                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     2.628459                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0        33202     67.83%     67.83% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1         3343      6.83%     74.66% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2         2308      4.72%     79.37% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3          935      1.91%     81.28% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4         1238      2.53%     83.81% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5         1729      3.53%     87.35% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6          477      0.97%     88.32% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7         1673      3.42%     91.74% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8         4044      8.26%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total        48949                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts              71286                       # Number of instructions committed
system.cpu02.commit.committedOps                71286                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                        15073                       # Number of memory references committed
system.cpu02.commit.loads                       11028                       # Number of loads committed
system.cpu02.commit.membars                        60                       # Number of memory barriers committed
system.cpu02.commit.branches                    12515                       # Number of branches committed
system.cpu02.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                   60191                       # Number of committed integer instructions.
system.cpu02.commit.function_calls                971                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass         6353      8.91%      8.91% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu          44881     62.96%     71.87% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult           115      0.16%     72.03% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     72.03% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd         2878      4.04%     76.07% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     76.07% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     76.07% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult         1920      2.69%     78.76% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     78.76% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     78.76% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     78.76% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     78.76% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     78.76% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     78.76% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     78.76% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     78.76% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     78.76% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     78.76% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     78.76% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     78.76% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     78.76% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     78.76% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     78.76% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     78.76% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     78.76% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     78.76% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     78.76% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     78.76% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.76% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.76% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead         11088     15.55%     94.32% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite         4051      5.68%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total           71286                       # Class of committed instruction
system.cpu02.commit.bw_lim_events                4044                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                     134547                       # The number of ROB reads
system.cpu02.rob.rob_writes                    184590                       # The number of ROB writes
system.cpu02.timesIdled                           234                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                         14945                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                    1011306                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                     64937                       # Number of Instructions Simulated
system.cpu02.committedOps                       64937                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             1.813034                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       1.813034                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             0.551562                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       0.551562                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                  97292                       # number of integer regfile reads
system.cpu02.int_regfile_writes                 50420                       # number of integer regfile writes
system.cpu02.fp_regfile_reads                   11149                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                   8150                       # number of floating regfile writes
system.cpu02.misc_regfile_reads                   297                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                  142                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements             823                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          19.720159                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs             14073                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs             880                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           15.992045                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle      1150981731                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    19.720159                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.308127                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.308127                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses           34296                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses          34296                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data        10667                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total         10667                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data         3220                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total         3220                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data           65                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total           65                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data           45                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           45                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data        13887                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total          13887                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data        13887                       # number of overall hits
system.cpu02.dcache.overall_hits::total         13887                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data         1864                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total         1864                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data          760                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total          760                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data           23                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total           23                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data           20                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data         2624                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total         2624                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data         2624                       # number of overall misses
system.cpu02.dcache.overall_misses::total         2624                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data    130057542                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total    130057542                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data     95301757                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total     95301757                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data       878877                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total       878877                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data       210141                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total       210141                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data        32508                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total        32508                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data    225359299                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total    225359299                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data    225359299                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total    225359299                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data        12531                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total        12531                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data         3980                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total         3980                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           88                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           88                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data           65                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total           65                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data        16511                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total        16511                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data        16511                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total        16511                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.148751                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.148751                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.190955                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.190955                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.261364                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.261364                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.307692                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.307692                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.158924                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.158924                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.158924                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.158924                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 69773.359442                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 69773.359442                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 125397.048684                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 125397.048684                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data 38212.043478                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total 38212.043478                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data 10507.050000                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total 10507.050000                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 85883.879192                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 85883.879192                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 85883.879192                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 85883.879192                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs         3763                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          136                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs             184                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    20.451087                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          136                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks          542                       # number of writebacks
system.cpu02.dcache.writebacks::total             542                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data         1102                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total         1102                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data          525                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total          525                       # number of WriteReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::cpu02.data            7                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data         1627                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total         1627                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data         1627                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total         1627                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data          762                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total          762                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data          235                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total          235                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data           16                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data           19                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total           19                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data          997                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total          997                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data          997                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total          997                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data     44862201                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total     44862201                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data     25133308                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total     25133308                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data       176472                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total       176472                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data       190404                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total       190404                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data        30186                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total        30186                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data     69995509                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total     69995509                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data     69995509                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total     69995509                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.060809                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.060809                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.059045                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.059045                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.181818                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.181818                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.292308                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.292308                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.060384                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.060384                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.060384                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.060384                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 58874.279528                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 58874.279528                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 106950.246809                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 106950.246809                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data 11029.500000                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11029.500000                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data 10021.263158                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total 10021.263158                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 70206.127382                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 70206.127382                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 70206.127382                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 70206.127382                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements             443                       # number of replacements
system.cpu02.icache.tags.tagsinuse         120.557570                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs             14712                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs             921                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs           15.973941                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   120.557570                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.235464                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.235464                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          478                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          398                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.933594                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses           32537                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses          32537                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst        14712                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total         14712                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst        14712                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total          14712                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst        14712                       # number of overall hits
system.cpu02.icache.overall_hits::total         14712                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst         1096                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total         1096                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst         1096                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total         1096                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst         1096                       # number of overall misses
system.cpu02.icache.overall_misses::total         1096                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst     61830212                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total     61830212                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst     61830212                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total     61830212                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst     61830212                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total     61830212                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst        15808                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total        15808                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst        15808                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total        15808                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst        15808                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total        15808                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.069332                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.069332                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.069332                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.069332                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.069332                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.069332                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 56414.427007                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 56414.427007                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 56414.427007                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 56414.427007                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 56414.427007                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 56414.427007                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs          146                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs              11                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs    13.272727                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks          443                       # number of writebacks
system.cpu02.icache.writebacks::total             443                       # number of writebacks
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst          175                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total          175                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst          175                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total          175                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst          175                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total          175                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst          921                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total          921                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst          921                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total          921                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst          921                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total          921                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst     45352139                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total     45352139                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst     45352139                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total     45352139                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst     45352139                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total     45352139                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.058262                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.058262                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.058262                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.058262                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.058262                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.058262                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 49242.279045                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 49242.279045                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 49242.279045                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 49242.279045                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 49242.279045                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 49242.279045                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                 17579                       # Number of BP lookups
system.cpu03.branchPred.condPredicted           15080                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect             914                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups              15377                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                  7941                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           51.642063                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                   983                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                5                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.indirectLookups           104                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu03.branchPred.indirectMisses            104                       # Number of indirect misses.
system.cpu03.branchPredindirectMispredicted           28                       # Number of mispredicted indirect branches.
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                      12517                       # DTB read hits
system.cpu03.dtb.read_misses                      331                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                  12848                       # DTB read accesses
system.cpu03.dtb.write_hits                      3981                       # DTB write hits
system.cpu03.dtb.write_misses                      36                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                  4017                       # DTB write accesses
system.cpu03.dtb.data_hits                      16498                       # DTB hits
system.cpu03.dtb.data_misses                      367                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                  16865                       # DTB accesses
system.cpu03.itb.fetch_hits                     14999                       # ITB hits
system.cpu03.itb.fetch_misses                      80                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                 15079                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                          59803                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles             8752                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                       103060                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                     17579                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches             8924                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                       33217                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                  2019                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                159                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles         2383                       # Number of stall cycles due to pending traps
system.cpu03.fetch.IcacheWaitRetryStallCycles           43                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.CacheLines                   14999                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                 429                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples            45573                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            2.261427                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           3.011540                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                  26201     57.49%     57.49% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                    819      1.80%     59.29% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                    972      2.13%     61.42% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                   3223      7.07%     68.49% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                   4070      8.93%     77.43% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                    426      0.93%     78.36% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                   2945      6.46%     84.82% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                    788      1.73%     86.55% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                   6129     13.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total              45573                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.293948                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      1.723325                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                  10740                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles               17440                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                   15349                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles                1360                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                  674                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved               1039                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 343                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts                92022                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                1322                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                  674                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                  11596                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                  8850                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles         6092                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                   15769                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles                2582                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts                89395                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                 347                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                  881                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                 1170                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents                  333                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands             61127                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups              113764                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups         101119                       # Number of integer rename lookups
system.cpu03.rename.fp_rename_lookups           12638                       # Number of floating rename lookups
system.cpu03.rename.CommittedMaps               47830                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                  13297                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts              169                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts          144                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                    5310                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads              12684                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores              4839                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads             417                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores            212                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                    78470                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded               195                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                   75755                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued             254                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined         14640                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined         7069                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved           66                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples        45573                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       1.662278                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      2.314481                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0             25651     56.29%     56.29% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1              2506      5.50%     61.78% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2              4339      9.52%     71.31% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3              3743      8.21%     79.52% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4              1767      3.88%     83.40% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5              1539      3.38%     86.77% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6              4317      9.47%     96.25% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7              1011      2.22%     98.46% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8               700      1.54%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total         45573                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                   953     46.42%     46.42% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%     46.42% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     46.42% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                  85      4.14%     50.56% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     50.56% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     50.56% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                336     16.37%     66.93% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     66.93% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     66.93% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     66.93% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     66.93% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     66.93% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     66.93% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     66.93% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     66.93% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     66.93% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     66.93% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     66.93% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     66.93% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     66.93% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     66.93% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     66.93% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     66.93% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     66.93% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     66.93% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     66.93% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     66.93% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.93% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     66.93% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                  472     22.99%     89.92% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                 207     10.08%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu               53461     70.57%     70.58% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                185      0.24%     70.82% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     70.82% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd              2909      3.84%     74.66% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     74.66% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     74.66% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult             1927      2.54%     77.20% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     77.20% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     77.20% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     77.20% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     77.20% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     77.20% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     77.20% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     77.20% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     77.20% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     77.20% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     77.20% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     77.20% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     77.20% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     77.20% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     77.20% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     77.20% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     77.20% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     77.20% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     77.20% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.20% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     77.20% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.20% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.20% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead              13123     17.32%     94.53% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite              4146      5.47%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total                75755                       # Type of FU issued
system.cpu03.iq.rate                         1.266742                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                      2053                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.027101                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads           175672                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes           80022                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses        62717                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads             23718                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes            13306                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses        10374                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses                65610                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                 12194                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads            268                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads         2361                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation           26                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores         1474                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked          914                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                  674                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                  2471                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                1461                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts             86230                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts             179                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts               12684                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts               4839                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts              130                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                   18                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                1433                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents           26                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect          139                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect          535                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                674                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts               74824                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts               12849                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts             931                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                        7565                       # number of nop insts executed
system.cpu03.iew.exec_refs                      16866                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                  14430                       # Number of branches executed
system.cpu03.iew.exec_stores                     4017                       # Number of stores executed
system.cpu03.iew.exec_rate                   1.251175                       # Inst execution rate
system.cpu03.iew.wb_sent                        73693                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                       73091                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                   43885                       # num instructions producing a value
system.cpu03.iew.wb_consumers                   54648                       # num instructions consuming a value
system.cpu03.iew.wb_rate                     1.222196                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.803049                       # average fanout of values written-back
system.cpu03.commit.commitSquashedInsts         15092                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             579                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples        43219                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     1.636572                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     2.699123                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0        27637     63.95%     63.95% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1         3583      8.29%     72.24% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2         1613      3.73%     75.97% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3          709      1.64%     77.61% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4         1047      2.42%     80.03% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5         2639      6.11%     86.14% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6          392      0.91%     87.05% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7         2732      6.32%     93.37% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8         2867      6.63%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total        43219                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts              70731                       # Number of instructions committed
system.cpu03.commit.committedOps                70731                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                        13688                       # Number of memory references committed
system.cpu03.commit.loads                       10323                       # Number of loads committed
system.cpu03.commit.membars                        44                       # Number of memory barriers committed
system.cpu03.commit.branches                    12781                       # Number of branches committed
system.cpu03.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                   59315                       # Number of committed integer instructions.
system.cpu03.commit.function_calls                488                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass         6710      9.49%      9.49% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu          45374     64.15%     73.64% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult           115      0.16%     73.80% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     73.80% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd         2878      4.07%     77.87% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     77.87% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     77.87% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult         1920      2.71%     80.58% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     80.58% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     80.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     80.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     80.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     80.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     80.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     80.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     80.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     80.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     80.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     80.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     80.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     80.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     80.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     80.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     80.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     80.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     80.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     80.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     80.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.58% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead         10367     14.66%     95.24% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite         3367      4.76%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total           70731                       # Class of committed instruction
system.cpu03.commit.bw_lim_events                2867                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                     125174                       # The number of ROB reads
system.cpu03.rob.rob_writes                    173979                       # The number of ROB writes
system.cpu03.timesIdled                           190                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                         14230                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                    1016857                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                     64025                       # Number of Instructions Simulated
system.cpu03.committedOps                       64025                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             0.934057                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       0.934057                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             1.070598                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       1.070598                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                  92207                       # number of integer regfile reads
system.cpu03.int_regfile_writes                 47100                       # number of integer regfile writes
system.cpu03.fp_regfile_reads                   11120                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                   8112                       # number of floating regfile writes
system.cpu03.misc_regfile_reads                   209                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   93                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements             630                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          18.963393                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             12542                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs             689                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           18.203193                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle      1147905081                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    18.963393                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.296303                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.296303                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           30375                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          30375                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data         9782                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total          9782                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data         2659                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         2659                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data           43                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           43                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data           29                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           29                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data        12441                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total          12441                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data        12441                       # number of overall hits
system.cpu03.dcache.overall_hits::total         12441                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data         1607                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         1607                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data          662                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          662                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data           16                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           16                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data           15                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           15                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data         2269                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         2269                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data         2269                       # number of overall misses
system.cpu03.dcache.overall_misses::total         2269                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data    131163975                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total    131163975                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data     89298235                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total     89298235                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data       790641                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total       790641                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data       154413                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total       154413                       # number of StoreCondReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data    220462210                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total    220462210                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data    220462210                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total    220462210                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data        11389                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total        11389                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data         3321                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         3321                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           59                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           59                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data           44                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           44                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data        14710                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total        14710                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data        14710                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total        14710                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.141101                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.141101                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.199338                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.199338                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.271186                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.271186                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.340909                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.340909                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.154249                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.154249                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.154249                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.154249                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 81620.395146                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 81620.395146                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 134891.593656                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 134891.593656                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data 49415.062500                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total 49415.062500                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data 10294.200000                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total 10294.200000                       # average StoreCondReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 97162.719260                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 97162.719260                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 97162.719260                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 97162.719260                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs         2814                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          122                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs             129                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    21.813953                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          122                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          378                       # number of writebacks
system.cpu03.dcache.writebacks::total             378                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data         1027                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total         1027                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data          475                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total          475                       # number of WriteReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::cpu03.data            6                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data         1502                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total         1502                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data         1502                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total         1502                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data          580                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total          580                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data          187                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total          187                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data           10                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data           15                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total           15                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data          767                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total          767                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data          767                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total          767                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data     38588157                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total     38588157                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data     22551243                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total     22551243                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data       124227                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total       124227                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data       136998                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total       136998                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data     61139400                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total     61139400                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data     61139400                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total     61139400                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.050926                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.050926                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.056308                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.056308                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.169492                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.169492                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.340909                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.340909                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.052141                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.052141                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.052141                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.052141                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 66531.305172                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 66531.305172                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 120594.882353                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 120594.882353                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data 12422.700000                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12422.700000                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data  9133.200000                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total  9133.200000                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 79712.385919                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 79712.385919                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 79712.385919                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 79712.385919                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements             261                       # number of replacements
system.cpu03.icache.tags.tagsinuse         114.829661                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs             14126                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs             723                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           19.538036                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   114.829661                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.224277                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.224277                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          462                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          385                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           30715                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          30715                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst        14126                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         14126                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst        14126                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          14126                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst        14126                       # number of overall hits
system.cpu03.icache.overall_hits::total         14126                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst          870                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total          870                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst          870                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total          870                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst          870                       # number of overall misses
system.cpu03.icache.overall_misses::total          870                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst     57118878                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total     57118878                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst     57118878                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total     57118878                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst     57118878                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total     57118878                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst        14996                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        14996                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst        14996                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        14996                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst        14996                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        14996                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.058015                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.058015                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.058015                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.058015                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.058015                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.058015                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 65653.882759                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 65653.882759                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 65653.882759                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 65653.882759                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 65653.882759                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 65653.882759                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs          163                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs    54.333333                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks          261                       # number of writebacks
system.cpu03.icache.writebacks::total             261                       # number of writebacks
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst          147                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total          147                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst          147                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total          147                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst          147                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total          147                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst          723                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total          723                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst          723                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total          723                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst          723                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total          723                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst     40293666                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total     40293666                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst     40293666                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total     40293666                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst     40293666                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total     40293666                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.048213                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.048213                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.048213                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.048213                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.048213                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.048213                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 55731.211618                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 55731.211618                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 55731.211618                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 55731.211618                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 55731.211618                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 55731.211618                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                 29711                       # Number of BP lookups
system.cpu04.branchPred.condPredicted           23251                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect            1331                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups              21987                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                 14717                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           66.935007                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                  2856                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect               15                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.indirectLookups           104                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectHits                2                       # Number of indirect target hits.
system.cpu04.branchPred.indirectMisses            102                       # Number of indirect misses.
system.cpu04.branchPredindirectMispredicted           25                       # Number of mispredicted indirect branches.
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                      23156                       # DTB read hits
system.cpu04.dtb.read_misses                      403                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                  23559                       # DTB read accesses
system.cpu04.dtb.write_hits                      7576                       # DTB write hits
system.cpu04.dtb.write_misses                      33                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                  7609                       # DTB write accesses
system.cpu04.dtb.data_hits                      30732                       # DTB hits
system.cpu04.dtb.data_misses                      436                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                  31168                       # DTB accesses
system.cpu04.itb.fetch_hits                     26455                       # ITB hits
system.cpu04.itb.fetch_misses                      69                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                 26524                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                         137104                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles            10054                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                       173096                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                     29711                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches            17575                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                       61237                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                  2911                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                103                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles        51633                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles         2365                       # Number of stall cycles due to pending traps
system.cpu04.fetch.IcacheWaitRetryStallCycles           32                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.CacheLines                   26455                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                 535                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples           126879                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            1.364260                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           2.543318                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                  92797     73.14%     73.14% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                   1715      1.35%     74.49% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                   3119      2.46%     76.95% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                   4748      3.74%     80.69% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                   7866      6.20%     86.89% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                    836      0.66%     87.55% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                   4519      3.56%     91.11% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                   2091      1.65%     92.76% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                   9188      7.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total             126879                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.216704                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      1.262516                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                  12553                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles               33621                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                   25627                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles                2439                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                 1006                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved               2958                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 467                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts               155992                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                1925                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                 1006                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                  14085                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                 11910                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles        17088                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                   26386                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles                4771                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts               151576                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                 329                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                 1356                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                 2052                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.SQFullEvents                  665                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands            101731                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups              186344                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups         173603                       # Number of integer rename lookups
system.cpu04.rename.fp_rename_lookups           12735                       # Number of floating rename lookups
system.cpu04.rename.CommittedMaps               78272                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                  23459                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts              512                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts          491                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                    9796                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads              24409                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores              9339                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads            2476                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores           2362                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                   130870                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded               860                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                  124978                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued             395                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined         26790                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined        13273                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved          228                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples       126879                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       0.985017                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      1.902058                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0             92609     72.99%     72.99% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1              5089      4.01%     77.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2              7017      5.53%     82.53% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3              5594      4.41%     86.94% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4              4466      3.52%     90.46% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5              4072      3.21%     93.67% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6              6213      4.90%     98.57% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7               981      0.77%     99.34% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8               838      0.66%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total        126879                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                  1133     29.48%     29.48% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%     29.48% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%     29.48% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                  94      2.45%     31.93% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%     31.93% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%     31.93% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                377      9.81%     41.74% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     41.74% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     41.74% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     41.74% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     41.74% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     41.74% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     41.74% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     41.74% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     41.74% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     41.74% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     41.74% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     41.74% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     41.74% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     41.74% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     41.74% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     41.74% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     41.74% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     41.74% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     41.74% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     41.74% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     41.74% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.74% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     41.74% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                 1473     38.33%     80.07% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                 766     19.93%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu               87770     70.23%     70.23% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                189      0.15%     70.38% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     70.38% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd              2929      2.34%     72.73% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     72.73% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     72.73% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult             1926      1.54%     74.27% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     74.27% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     74.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     74.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     74.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     74.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     74.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     74.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     74.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     74.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     74.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     74.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     74.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     74.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.27% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead              24270     19.42%     93.69% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite              7890      6.31%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total               124978                       # Type of FU issued
system.cpu04.iq.rate                         0.911556                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                      3843                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.030749                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads           357483                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes          145064                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses       110918                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads             23590                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes            13490                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses        10391                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses               116676                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                 12141                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads            555                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads         4819                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores         2966                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked          934                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                 1006                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                  6144                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                1333                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts            146506                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts             256                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts               24409                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts               9339                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts              456                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                   30                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                1271                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect          297                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect          751                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts               1048                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts              123299                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts               23559                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts            1679                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                       14776                       # number of nop insts executed
system.cpu04.iew.exec_refs                      31168                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                  24124                       # Number of branches executed
system.cpu04.iew.exec_stores                     7609                       # Number of stores executed
system.cpu04.iew.exec_rate                   0.899310                       # Inst execution rate
system.cpu04.iew.wb_sent                       122079                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                      121309                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                   68799                       # num instructions producing a value
system.cpu04.iew.wb_consumers                   85786                       # num instructions consuming a value
system.cpu04.iew.wb_rate                     0.884795                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.801984                       # average fanout of values written-back
system.cpu04.commit.commitSquashedInsts         27581                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls           632                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             882                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples        71142                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     1.647719                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     2.659297                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0        43495     61.14%     61.14% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1         7124     10.01%     71.15% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2         3350      4.71%     75.86% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3         1774      2.49%     78.35% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4         2340      3.29%     81.64% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5         3591      5.05%     86.69% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6          668      0.94%     87.63% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7         3647      5.13%     92.76% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8         5153      7.24%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total        71142                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts             117222                       # Number of instructions committed
system.cpu04.commit.committedOps               117222                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                        25963                       # Number of memory references committed
system.cpu04.commit.loads                       19590                       # Number of loads committed
system.cpu04.commit.membars                       290                       # Number of memory barriers committed
system.cpu04.commit.branches                    21066                       # Number of branches committed
system.cpu04.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                   99775                       # Number of committed integer instructions.
system.cpu04.commit.function_calls               1695                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass        12286     10.48%     10.48% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu          73763     62.93%     73.41% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult           115      0.10%     73.50% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     73.50% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd         2878      2.46%     75.96% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     75.96% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     75.96% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult         1920      1.64%     77.60% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     77.60% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     77.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     77.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     77.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     77.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     77.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     77.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     77.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     77.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     77.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     77.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     77.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     77.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     77.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     77.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     77.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     77.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     77.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     77.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     77.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.60% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.60% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead         19880     16.96%     94.56% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite         6380      5.44%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total          117222                       # Class of committed instruction
system.cpu04.commit.bw_lim_events                5153                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                     209518                       # The number of ROB reads
system.cpu04.rob.rob_writes                    293709                       # The number of ROB writes
system.cpu04.timesIdled                           179                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                         10225                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                     991935                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                    104940                       # Number of Instructions Simulated
system.cpu04.committedOps                      104940                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             1.306499                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       1.306499                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             0.765404                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.765404                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                 157027                       # number of integer regfile reads
system.cpu04.int_regfile_writes                 83791                       # number of integer regfile writes
system.cpu04.fp_regfile_reads                   11134                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                   8145                       # number of floating regfile writes
system.cpu04.misc_regfile_reads                   744                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                  234                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements             903                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          17.494736                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             24814                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs             958                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           25.901879                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle      1169889777                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    17.494736                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.273355                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.273355                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses           57655                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses          57655                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data        19099                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         19099                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data         5285                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         5285                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data           84                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           84                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data           65                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           65                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data        24384                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          24384                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data        24384                       # number of overall hits
system.cpu04.dcache.overall_hits::total         24384                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data         2571                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         2571                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data          986                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total          986                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data           41                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           41                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data           32                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           32                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data         3557                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         3557                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data         3557                       # number of overall misses
system.cpu04.dcache.overall_misses::total         3557                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data    167966514                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total    167966514                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data    105840157                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total    105840157                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data      1278261                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total      1278261                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data       280962                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total       280962                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::cpu04.data       193887                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::total       193887                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data    273806671                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total    273806671                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data    273806671                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total    273806671                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data        21670                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        21670                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data         6271                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total         6271                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data          125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data           97                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           97                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data        27941                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        27941                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data        27941                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        27941                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.118643                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.118643                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.157232                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.157232                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.328000                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.328000                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.329897                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.329897                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.127304                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.127304                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.127304                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.127304                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 65331.199533                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 65331.199533                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 107342.958418                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 107342.958418                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data 31177.097561                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total 31177.097561                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data  8780.062500                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total  8780.062500                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::cpu04.data          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 76976.854372                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 76976.854372                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 76976.854372                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 76976.854372                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs         3304                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          111                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs             146                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    22.630137                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          111                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks          604                       # number of writebacks
system.cpu04.dcache.writebacks::total             604                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data         1476                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total         1476                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data          622                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total          622                       # number of WriteReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::cpu04.data            9                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data         2098                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total         2098                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data         2098                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total         2098                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data         1095                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total         1095                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data          364                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total          364                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data           32                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total           32                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data           31                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total           31                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data         1459                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total         1459                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data         1459                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total         1459                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data     51584391                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total     51584391                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data     28939063                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total     28939063                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data       495747                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total       495747                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data       253098                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total       253098                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::cpu04.data       185760                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::total       185760                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data     80523454                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total     80523454                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data     80523454                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total     80523454                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.050531                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.050531                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.058045                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.058045                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.256000                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.256000                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.319588                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.319588                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.052217                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.052217                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.052217                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.052217                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 47109.032877                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 47109.032877                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 79502.920330                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 79502.920330                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data 15492.093750                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15492.093750                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data  8164.451613                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total  8164.451613                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 55190.852639                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 55190.852639                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 55190.852639                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 55190.852639                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements             401                       # number of replacements
system.cpu04.icache.tags.tagsinuse         109.493684                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs             25400                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs             884                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs           28.733032                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst   109.493684                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.213855                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.213855                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          483                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          405                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.943359                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses           53790                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses          53790                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst        25400                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total         25400                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst        25400                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total          25400                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst        25400                       # number of overall hits
system.cpu04.icache.overall_hits::total         25400                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst         1053                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         1053                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst         1053                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         1053                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst         1053                       # number of overall misses
system.cpu04.icache.overall_misses::total         1053                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst     45011970                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total     45011970                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst     45011970                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total     45011970                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst     45011970                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total     45011970                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst        26453                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total        26453                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst        26453                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total        26453                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst        26453                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total        26453                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.039806                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.039806                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.039806                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.039806                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.039806                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.039806                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 42746.410256                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 42746.410256                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 42746.410256                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 42746.410256                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 42746.410256                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 42746.410256                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs           46                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs           23                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks          401                       # number of writebacks
system.cpu04.icache.writebacks::total             401                       # number of writebacks
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst          169                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total          169                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst          169                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total          169                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst          169                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total          169                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst          884                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total          884                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst          884                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total          884                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst          884                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total          884                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst     32333850                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total     32333850                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst     32333850                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total     32333850                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst     32333850                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total     32333850                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.033418                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.033418                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.033418                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.033418                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.033418                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.033418                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 36576.753394                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 36576.753394                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 36576.753394                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 36576.753394                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 36576.753394                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 36576.753394                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                 10051                       # Number of BP lookups
system.cpu05.branchPred.condPredicted            7988                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             717                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups               8106                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                  3292                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           40.611892                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                   806                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                5                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.indirectLookups            99                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu05.branchPred.indirectMisses             98                       # Number of indirect misses.
system.cpu05.branchPredindirectMispredicted           24                       # Number of mispredicted indirect branches.
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                       6862                       # DTB read hits
system.cpu05.dtb.read_misses                      346                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                   7208                       # DTB read accesses
system.cpu05.dtb.write_hits                      3402                       # DTB write hits
system.cpu05.dtb.write_misses                      32                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                  3434                       # DTB write accesses
system.cpu05.dtb.data_hits                      10264                       # DTB hits
system.cpu05.dtb.data_misses                      378                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                  10642                       # DTB accesses
system.cpu05.itb.fetch_hits                      7244                       # ITB hits
system.cpu05.itb.fetch_misses                      71                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                  7315                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                          93823                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles             5999                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                        67841                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                     10051                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches             4099                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                       24718                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                  1609                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                101                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles        52239                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         2352                       # Number of stall cycles due to pending traps
system.cpu05.fetch.IcacheWaitRetryStallCycles           80                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.CacheLines                    7244                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                 313                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples            86293                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            0.786170                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           2.197684                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                  74703     86.57%     86.57% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                    802      0.93%     87.50% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                    938      1.09%     88.59% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                    830      0.96%     89.55% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                   1673      1.94%     91.49% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                    351      0.41%     91.89% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                    464      0.54%     92.43% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                    814      0.94%     93.37% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                   5718      6.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total              86293                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.107127                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      0.723074                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                   8029                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles               16312                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                    7901                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles                1253                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                  559                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved                872                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 250                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts                58416                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                 981                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                  559                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                   8760                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                  8793                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles         5089                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                    8342                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles                2511                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts                56219                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                 368                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents                  653                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                 1178                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents                  231                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands             40734                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups               78275                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups          65487                       # Number of integer rename lookups
system.cpu05.rename.fp_rename_lookups           12783                       # Number of floating rename lookups
system.cpu05.rename.CommittedMaps               28311                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                  12423                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts              121                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts          102                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                    4795                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads               7031                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores              4158                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads             303                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores            170                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                    50442                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded               124                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                   47847                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued             280                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined         13503                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined         6551                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           39                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples        86293                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       0.554471                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      1.598615                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0             74336     86.14%     86.14% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1              2039      2.36%     88.51% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2              1855      2.15%     90.66% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3              1225      1.42%     92.08% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4              1626      1.88%     93.96% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5              1593      1.85%     95.81% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6              2042      2.37%     98.17% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7               914      1.06%     99.23% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8               663      0.77%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total         86293                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                  1007     50.63%     50.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%     50.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     50.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                  83      4.17%     54.80% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     54.80% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     54.80% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                327     16.44%     71.24% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     71.24% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     71.24% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     71.24% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     71.24% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     71.24% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     71.24% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     71.24% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     71.24% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     71.24% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     71.24% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     71.24% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     71.24% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     71.24% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     71.24% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     71.24% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     71.24% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     71.24% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     71.24% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     71.24% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     71.24% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.24% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     71.24% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                  432     21.72%     92.96% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                 140      7.04%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu               31806     66.47%     66.48% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                185      0.39%     66.87% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     66.87% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd              2936      6.14%     73.01% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     73.01% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     73.01% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult             1927      4.03%     77.03% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     77.03% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     77.03% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     77.03% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     77.03% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     77.03% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     77.03% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     77.03% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     77.03% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     77.03% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     77.03% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     77.03% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     77.03% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     77.03% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     77.03% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     77.03% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     77.03% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     77.03% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     77.03% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.03% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     77.03% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.03% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.03% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead               7455     15.58%     92.61% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite              3534      7.39%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total                47847                       # Type of FU issued
system.cpu05.iq.rate                         0.509971                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                      1989                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.041570                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads           160480                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes           50556                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses        35072                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads             23776                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes            13536                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses        10398                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses                37612                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                 12220                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads            213                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads         1948                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           25                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores         1218                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked          852                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                  559                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                  2811                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                1051                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts             53191                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts             142                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts                7031                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts               4158                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts               96                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                   16                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                1022                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           25                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect          129                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect          433                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                562                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts               46993                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts                7208                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts             854                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                        2625                       # number of nop insts executed
system.cpu05.iew.exec_refs                      10642                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                   7264                       # Number of branches executed
system.cpu05.iew.exec_stores                     3434                       # Number of stores executed
system.cpu05.iew.exec_rate                   0.500869                       # Inst execution rate
system.cpu05.iew.wb_sent                        46018                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                       45470                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                   27195                       # num instructions producing a value
system.cpu05.iew.wb_consumers                   37926                       # num instructions consuming a value
system.cpu05.iew.wb_rate                     0.484636                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.717054                       # average fanout of values written-back
system.cpu05.commit.commitSquashedInsts         13809                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls            85                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             472                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples        31951                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     1.220744                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     2.516550                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0        23950     74.96%     74.96% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1          989      3.10%     78.05% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2         1503      4.70%     82.76% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3          580      1.82%     84.57% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4         1032      3.23%     87.80% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5          252      0.79%     88.59% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6          413      1.29%     89.88% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7          453      1.42%     91.30% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8         2779      8.70%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total        31951                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts              39004                       # Number of instructions committed
system.cpu05.commit.committedOps                39004                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                         8023                       # Number of memory references committed
system.cpu05.commit.loads                        5083                       # Number of loads committed
system.cpu05.commit.membars                        21                       # Number of memory barriers committed
system.cpu05.commit.branches                     5721                       # Number of branches committed
system.cpu05.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                   32394                       # Number of committed integer instructions.
system.cpu05.commit.function_calls                438                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass         1945      4.99%      4.99% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu          24104     61.80%     66.79% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult           113      0.29%     67.08% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     67.08% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd         2878      7.38%     74.45% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     74.45% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     74.45% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult         1920      4.92%     79.38% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     79.38% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     79.38% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     79.38% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     79.38% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     79.38% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     79.38% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     79.38% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     79.38% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     79.38% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     79.38% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     79.38% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     79.38% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     79.38% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     79.38% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     79.38% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     79.38% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     79.38% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.38% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead          5104     13.09%     92.46% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite         2940      7.54%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total           39004                       # Class of committed instruction
system.cpu05.commit.bw_lim_events                2779                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                      81088                       # The number of ROB reads
system.cpu05.rob.rob_writes                    107712                       # The number of ROB writes
system.cpu05.timesIdled                           161                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          7530                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                    1035216                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                     37063                       # Number of Instructions Simulated
system.cpu05.committedOps                       37063                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             2.531446                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       2.531446                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             0.395031                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.395031                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                  57234                       # number of integer regfile reads
system.cpu05.int_regfile_writes                 26996                       # number of integer regfile writes
system.cpu05.fp_regfile_reads                   11134                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                   8155                       # number of floating regfile writes
system.cpu05.misc_regfile_reads                   126                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   58                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements             482                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          16.919848                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs              6796                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs             540                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           12.585185                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    16.919848                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.264373                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.264373                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           18258                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          18258                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data         4410                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total          4410                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data         2334                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         2334                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data           34                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data           15                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           15                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data         6744                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total           6744                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data         6744                       # number of overall hits
system.cpu05.dcache.overall_hits::total          6744                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data         1451                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         1451                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data          580                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          580                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data            8                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            9                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data         2031                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         2031                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data         2031                       # number of overall misses
system.cpu05.dcache.overall_misses::total         2031                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data    134595891                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total    134595891                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data     84446416                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total     84446416                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data       804573                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total       804573                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data       128871                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total       128871                       # number of StoreCondReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data    219042307                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total    219042307                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data    219042307                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total    219042307                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data         5861                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total         5861                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data         2914                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total         2914                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           42                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           42                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data         8775                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total         8775                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data         8775                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total         8775                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.247569                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.247569                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.199039                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.199039                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.190476                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.190476                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.375000                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.375000                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.231453                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.231453                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.231453                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.231453                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 92760.779462                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 92760.779462                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 145597.268966                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 145597.268966                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data 100571.625000                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total 100571.625000                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data        14319                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total        14319                       # average StoreCondReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 107849.486460                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 107849.486460                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 107849.486460                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 107849.486460                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs         3935                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          114                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs             120                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    32.791667                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          114                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          255                       # number of writebacks
system.cpu05.dcache.writebacks::total             255                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data          999                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total          999                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data          437                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total          437                       # number of WriteReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::cpu05.data            6                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data         1436                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total         1436                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data         1436                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total         1436                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data          452                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total          452                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data          143                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total          143                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            9                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data          595                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total          595                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data          595                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total          595                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data     39126861                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total     39126861                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data     20924685                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total     20924685                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data         9288                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total         9288                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data       118422                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total       118422                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data     60051546                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total     60051546                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data     60051546                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total     60051546                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.077120                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.077120                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.049073                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.049073                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.047619                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.047619                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.375000                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.375000                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.067806                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.067806                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.067806                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.067806                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 86563.851770                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 86563.851770                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 146326.468531                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 146326.468531                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data         4644                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4644                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data        13158                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total        13158                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 100926.968067                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 100926.968067                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 100926.968067                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 100926.968067                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements             111                       # number of replacements
system.cpu05.icache.tags.tagsinuse          97.881079                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs              6630                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs             521                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           12.725528                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst    97.881079                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.191174                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.191174                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          410                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          333                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses           14995                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses          14995                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst         6630                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total          6630                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst         6630                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total           6630                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst         6630                       # number of overall hits
system.cpu05.icache.overall_hits::total          6630                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst          607                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total          607                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst          607                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total          607                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst          607                       # number of overall misses
system.cpu05.icache.overall_misses::total          607                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst     30947614                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total     30947614                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst     30947614                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total     30947614                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst     30947614                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total     30947614                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst         7237                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total         7237                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst         7237                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total         7237                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst         7237                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total         7237                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.083875                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.083875                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.083875                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.083875                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.083875                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.083875                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 50984.537068                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 50984.537068                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 50984.537068                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 50984.537068                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 50984.537068                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 50984.537068                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs           16                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs           16                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks          111                       # number of writebacks
system.cpu05.icache.writebacks::total             111                       # number of writebacks
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           86                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           86                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           86                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           86                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           86                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           86                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst          521                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total          521                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst          521                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total          521                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst          521                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total          521                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst     22988959                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total     22988959                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst     22988959                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total     22988959                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst     22988959                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total     22988959                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.071991                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.071991                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.071991                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.071991                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.071991                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.071991                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 44124.681382                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 44124.681382                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 44124.681382                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 44124.681382                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 44124.681382                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 44124.681382                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                 40103                       # Number of BP lookups
system.cpu06.branchPred.condPredicted           30476                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect            1515                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups              27873                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                 20667                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           74.147024                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                  4309                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect               15                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.indirectLookups           109                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectHits                6                       # Number of indirect target hits.
system.cpu06.branchPred.indirectMisses            103                       # Number of indirect misses.
system.cpu06.branchPredindirectMispredicted           24                       # Number of mispredicted indirect branches.
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                      32695                       # DTB read hits
system.cpu06.dtb.read_misses                      417                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                  33112                       # DTB read accesses
system.cpu06.dtb.write_hits                     10694                       # DTB write hits
system.cpu06.dtb.write_misses                      31                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                 10725                       # DTB write accesses
system.cpu06.dtb.data_hits                      43389                       # DTB hits
system.cpu06.dtb.data_misses                      448                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                  43837                       # DTB accesses
system.cpu06.itb.fetch_hits                     36222                       # ITB hits
system.cpu06.itb.fetch_misses                      70                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                 36292                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                         152778                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles            10635                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                       228495                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                     40103                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches            24982                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                       78033                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                  3315                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                592                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles        51479                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles         2352                       # Number of stall cycles due to pending traps
system.cpu06.fetch.IcacheWaitRetryStallCycles           40                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.CacheLines                   36222                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                 555                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples           144788                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            1.578135                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           2.629435                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                  98782     68.23%     68.23% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                   2256      1.56%     69.78% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                   3965      2.74%     72.52% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                   6955      4.80%     77.33% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                  11296      7.80%     85.13% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                   1515      1.05%     86.17% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                   6555      4.53%     90.70% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                   2357      1.63%     92.33% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                  11107      7.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total             144788                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.262492                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      1.495601                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                  13756                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles               39873                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                   35664                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles                2888                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                 1128                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved               4575                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 541                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts               209339                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                2373                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                 1128                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                  15648                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                 11654                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles        23382                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                   36541                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles                4956                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts               204171                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                 407                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents                 1174                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                 2252                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.SQFullEvents                  552                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands            134979                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups              244475                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups         231780                       # Number of integer rename lookups
system.cpu06.rename.fp_rename_lookups           12689                       # Number of floating rename lookups
system.cpu06.rename.CommittedMaps              109187                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                  25792                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts              632                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts          608                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                   10818                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads              33842                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores             12614                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads            3628                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores           2770                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                   174678                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded              1133                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                  168968                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued             494                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined         29029                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined        13964                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved          211                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples       144788                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       1.167003                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      2.013152                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0             98297     67.89%     67.89% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1              6634      4.58%     72.47% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2              9608      6.64%     79.11% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3              8409      5.81%     84.92% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4              5899      4.07%     88.99% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5              5096      3.52%     92.51% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6              8270      5.71%     98.22% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7              1405      0.97%     99.19% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8              1170      0.81%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total        144788                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                  1213     25.07%     25.07% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%     25.07% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%     25.07% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                  94      1.94%     27.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%     27.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%     27.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                387      8.00%     35.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     35.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     35.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     35.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     35.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     35.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     35.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     35.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     35.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     35.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     35.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     35.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     35.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     35.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     35.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     35.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     35.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     35.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     35.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     35.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     35.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     35.01% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                 1979     40.90%     75.90% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                1166     24.10%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu              118768     70.29%     70.29% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                187      0.11%     70.40% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     70.40% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd              2930      1.73%     72.14% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     72.14% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     72.14% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult             1926      1.14%     73.28% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     73.28% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     73.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     73.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     73.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     73.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     73.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     73.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     73.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     73.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     73.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     73.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     73.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     73.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.28% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead              34020     20.13%     93.41% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite             11133      6.59%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total               168968                       # Type of FU issued
system.cpu06.iq.rate                         1.105971                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                      4839                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.028639                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads           464069                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes          191451                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses       154323                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads             23988                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes            13438                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses        10383                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses               161438                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                 12365                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads           1264                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads         5130                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores         3436                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked         1070                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                 1128                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                  4487                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                1251                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts            197697                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts             330                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts               33842                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts              12614                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts              572                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                   30                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                1207                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents           51                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect          335                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect          808                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts               1143                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts              166955                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts               33112                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts            2013                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                       21886                       # number of nop insts executed
system.cpu06.iew.exec_refs                      43837                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                  33749                       # Number of branches executed
system.cpu06.iew.exec_stores                    10725                       # Number of stores executed
system.cpu06.iew.exec_rate                   1.092795                       # Inst execution rate
system.cpu06.iew.wb_sent                       165546                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                      164706                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                   92800                       # num instructions producing a value
system.cpu06.iew.wb_consumers                  114193                       # num instructions consuming a value
system.cpu06.iew.wb_rate                     1.078074                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.812659                       # average fanout of values written-back
system.cpu06.commit.commitSquashedInsts         30664                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls           922                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             986                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples        88743                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     1.867483                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     2.785313                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0        50415     56.81%     56.81% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1         9752     10.99%     67.80% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2         4468      5.03%     72.83% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3         2284      2.57%     75.41% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4         3046      3.43%     78.84% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5         5124      5.77%     84.61% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6          913      1.03%     85.64% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7         5024      5.66%     91.30% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8         7717      8.70%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total        88743                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts             165726                       # Number of instructions committed
system.cpu06.commit.committedOps               165726                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                        37890                       # Number of memory references committed
system.cpu06.commit.loads                       28712                       # Number of loads committed
system.cpu06.commit.membars                       450                       # Number of memory barriers committed
system.cpu06.commit.branches                    30349                       # Number of branches committed
system.cpu06.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                  141384                       # Number of committed integer instructions.
system.cpu06.commit.function_calls               2964                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass        18948     11.43%     11.43% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu         103517     62.46%     73.90% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult           115      0.07%     73.97% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     73.97% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd         2878      1.74%     75.70% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     75.70% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     75.70% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult         1920      1.16%     76.86% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     76.86% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     76.86% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     76.86% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     76.86% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     76.86% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     76.86% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     76.86% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     76.86% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     76.86% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     76.86% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     76.86% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     76.86% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     76.86% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     76.86% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     76.86% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     76.86% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     76.86% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     76.86% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     76.86% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     76.86% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.86% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.86% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead         29162     17.60%     94.46% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite         9186      5.54%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total          165726                       # Class of committed instruction
system.cpu06.commit.bw_lim_events                7717                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                     276129                       # The number of ROB reads
system.cpu06.rob.rob_writes                    397343                       # The number of ROB writes
system.cpu06.timesIdled                           165                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          7990                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                     976261                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                    146782                       # Number of Instructions Simulated
system.cpu06.committedOps                      146782                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             1.040850                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       1.040850                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             0.960754                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.960754                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                 212949                       # number of integer regfile reads
system.cpu06.int_regfile_writes                115934                       # number of integer regfile writes
system.cpu06.fp_regfile_reads                   11136                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                   8129                       # number of floating regfile writes
system.cpu06.misc_regfile_reads                   992                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                  417                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements            1323                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          15.939764                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs             35269                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs            1380                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           25.557246                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle      1175622795                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    15.939764                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.249059                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.249059                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses           81111                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses          81111                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data        27477                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         27477                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data         7004                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         7004                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data          166                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total          166                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data          134                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total          134                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data        34481                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total          34481                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data        34481                       # number of overall hits
system.cpu06.dcache.overall_hits::total         34481                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data         2784                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         2784                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data         1981                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         1981                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data           61                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           61                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data           54                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           54                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data         4765                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total         4765                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data         4765                       # number of overall misses
system.cpu06.dcache.overall_misses::total         4765                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data    168416982                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total    168416982                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data    111001971                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total    111001971                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data      1433835                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total      1433835                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data       567729                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total       567729                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::cpu06.data       140481                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::total       140481                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data    279418953                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total    279418953                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data    279418953                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total    279418953                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data        30261                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        30261                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data         8985                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         8985                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data          227                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total          227                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data          188                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total          188                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data        39246                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total        39246                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data        39246                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total        39246                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.092000                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.092000                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.220479                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.220479                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.268722                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.268722                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.287234                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.287234                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.121414                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.121414                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.121414                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.121414                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 60494.605603                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 60494.605603                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 56033.301868                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 56033.301868                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data 23505.491803                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total 23505.491803                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data 10513.500000                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total 10513.500000                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::cpu06.data          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 58639.864218                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 58639.864218                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 58639.864218                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 58639.864218                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs         3235                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets          115                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs             142                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    22.781690                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          115                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks          836                       # number of writebacks
system.cpu06.dcache.writebacks::total             836                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data         1427                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total         1427                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data         1340                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total         1340                       # number of WriteReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::cpu06.data           15                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::total           15                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data         2767                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total         2767                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data         2767                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total         2767                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data         1357                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total         1357                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data          641                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total          641                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data           46                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data           52                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total           52                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data         1998                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total         1998                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data         1998                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total         1998                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data     51693525                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total     51693525                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data     32287387                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total     32287387                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data       509679                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total       509679                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data       512001                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total       512001                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::cpu06.data       135837                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::total       135837                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data     83980912                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total     83980912                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data     83980912                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total     83980912                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.044843                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.044843                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.071341                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.071341                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.202643                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.202643                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.276596                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.276596                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.050910                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.050910                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.050910                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.050910                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 38093.975682                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 38093.975682                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 50370.338534                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 50370.338534                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data 11079.978261                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11079.978261                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data  9846.173077                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total  9846.173077                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 42032.488488                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 42032.488488                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 42032.488488                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 42032.488488                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements             531                       # number of replacements
system.cpu06.icache.tags.tagsinuse         100.505440                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs             35042                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            1017                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           34.456244                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   100.505440                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.196300                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.196300                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          486                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1          206                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          280                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.949219                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses           73453                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses          73453                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst        35042                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         35042                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst        35042                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          35042                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst        35042                       # number of overall hits
system.cpu06.icache.overall_hits::total         35042                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst         1176                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         1176                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst         1176                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         1176                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst         1176                       # number of overall misses
system.cpu06.icache.overall_misses::total         1176                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst     39029336                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total     39029336                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst     39029336                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total     39029336                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst     39029336                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total     39029336                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst        36218                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        36218                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst        36218                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        36218                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst        36218                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        36218                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.032470                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.032470                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.032470                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.032470                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.032470                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.032470                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 33188.210884                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 33188.210884                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 33188.210884                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 33188.210884                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 33188.210884                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 33188.210884                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs           15                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs           15                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks          531                       # number of writebacks
system.cpu06.icache.writebacks::total             531                       # number of writebacks
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst          159                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total          159                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst          159                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total          159                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst          159                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total          159                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst         1017                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total         1017                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst         1017                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total         1017                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst         1017                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total         1017                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst     29288546                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total     29288546                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst     29288546                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total     29288546                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst     29288546                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total     29288546                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.028080                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.028080                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.028080                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.028080                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.028080                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.028080                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 28798.963618                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 28798.963618                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 28798.963618                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 28798.963618                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 28798.963618                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 28798.963618                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                 41092                       # Number of BP lookups
system.cpu07.branchPred.condPredicted           32152                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect            1496                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups              28179                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                 21524                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           76.383122                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                  3990                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect               15                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.indirectLookups           112                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectHits               15                       # Number of indirect target hits.
system.cpu07.branchPred.indirectMisses             97                       # Number of indirect misses.
system.cpu07.branchPredindirectMispredicted           24                       # Number of mispredicted indirect branches.
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                      30886                       # DTB read hits
system.cpu07.dtb.read_misses                      392                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                  31278                       # DTB read accesses
system.cpu07.dtb.write_hits                      9219                       # DTB write hits
system.cpu07.dtb.write_misses                      34                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                  9253                       # DTB write accesses
system.cpu07.dtb.data_hits                      40105                       # DTB hits
system.cpu07.dtb.data_misses                      426                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                  40531                       # DTB accesses
system.cpu07.itb.fetch_hits                     37890                       # ITB hits
system.cpu07.itb.fetch_misses                      71                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                 37961                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                         144598                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles            11221                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                       225492                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                     41092                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches            25529                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                       70682                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                  3291                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                116                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles        50512                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles         2152                       # Number of stall cycles due to pending traps
system.cpu07.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.CacheLines                   37890                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                 571                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples           136355                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            1.653713                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           2.630254                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                  90163     66.12%     66.12% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                   2359      1.73%     67.85% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                   3290      2.41%     70.27% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                   7966      5.84%     76.11% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                  11585      8.50%     84.60% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                   1531      1.12%     85.73% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                   7648      5.61%     91.34% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                   1732      1.27%     92.61% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                  10081      7.39%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total             136355                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.284181                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      1.559441                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                  13461                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles               31670                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                   36975                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles                2615                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                 1122                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved               4194                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 540                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts               206310                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                2302                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                 1122                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                  15191                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                 13550                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles        14179                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                   37757                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles                4044                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts               201237                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                 372                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents                  969                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                 1568                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.SQFullEvents                  547                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands            132408                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups              238510                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups         225680                       # Number of integer rename lookups
system.cpu07.rename.fp_rename_lookups           12824                       # Number of floating rename lookups
system.cpu07.rename.CommittedMaps              107075                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                  25333                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts              465                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts          441                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                    9808                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads              31932                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores             11005                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads            2443                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores           1524                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                   171789                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded               769                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                  166052                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued             467                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined         28443                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined        13349                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved          186                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples       136355                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       1.217792                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      2.048711                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0             90830     66.61%     66.61% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1              5682      4.17%     70.78% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2             10599      7.77%     78.55% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3              8952      6.57%     85.12% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4              4499      3.30%     88.42% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5              4316      3.17%     91.58% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6              8803      6.46%     98.04% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7              1470      1.08%     99.12% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8              1204      0.88%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total        136355                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                  1275     33.73%     33.73% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%     33.73% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     33.73% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                  86      2.28%     36.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     36.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     36.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                383     10.13%     46.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     46.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     46.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     46.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     46.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     46.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     46.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     46.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     46.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     46.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     46.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     46.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     46.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     46.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     46.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     46.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     46.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     46.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     46.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     46.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     46.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     46.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     46.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                 1200     31.75%     77.88% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                 836     22.12%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu              119341     71.87%     71.87% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                181      0.11%     71.98% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     71.98% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd              2925      1.76%     73.74% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     73.74% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     73.74% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult             1926      1.16%     74.90% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     74.90% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     74.90% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     74.90% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     74.90% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     74.90% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     74.90% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     74.90% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     74.90% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     74.90% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     74.90% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     74.90% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.90% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     74.90% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.90% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.90% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.90% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.90% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.90% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.90% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     74.90% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.90% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.90% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead              31994     19.27%     94.17% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite              9681      5.83%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total               166052                       # Type of FU issued
system.cpu07.iq.rate                         1.148370                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                      3780                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.022764                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads           449163                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes          187467                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses       151589                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads             23543                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes            13586                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses        10393                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses               157706                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                 12122                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads           1304                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads         4906                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation           55                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores         3373                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked          938                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                 1122                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                  6756                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                1934                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts            194775                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts             329                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts               31932                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts              11005                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts              408                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                   35                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                1873                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents           55                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect          341                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect          811                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts               1152                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts              164134                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts               31278                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts            1918                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                       22217                       # number of nop insts executed
system.cpu07.iew.exec_refs                      40531                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                  34817                       # Number of branches executed
system.cpu07.iew.exec_stores                     9253                       # Number of stores executed
system.cpu07.iew.exec_rate                   1.135106                       # Inst execution rate
system.cpu07.iew.wb_sent                       162842                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                      161982                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                   93854                       # num instructions producing a value
system.cpu07.iew.wb_consumers                  113189                       # num instructions consuming a value
system.cpu07.iew.wb_rate                     1.120223                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.829180                       # average fanout of values written-back
system.cpu07.commit.commitSquashedInsts         29780                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls           583                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             973                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples        81416                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     2.007603                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     2.848377                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0        44455     54.60%     54.60% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1         9206     11.31%     65.91% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2         3927      4.82%     70.73% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3         1814      2.23%     72.96% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4         2301      2.83%     75.79% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5         6097      7.49%     83.28% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6          900      1.11%     84.38% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7         5868      7.21%     91.59% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8         6848      8.41%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total        81416                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts             163451                       # Number of instructions committed
system.cpu07.commit.committedOps               163451                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                        34658                       # Number of memory references committed
system.cpu07.commit.loads                       27026                       # Number of loads committed
system.cpu07.commit.membars                       275                       # Number of memory barriers committed
system.cpu07.commit.branches                    31381                       # Number of branches committed
system.cpu07.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                  139072                       # Number of committed integer instructions.
system.cpu07.commit.function_calls               2644                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass        19340     11.83%     11.83% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu         104252     63.78%     75.61% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult           115      0.07%     75.68% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     75.68% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd         2878      1.76%     77.45% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     77.45% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     77.45% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult         1920      1.17%     78.62% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     78.62% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     78.62% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     78.62% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     78.62% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     78.62% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     78.62% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     78.62% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     78.62% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     78.62% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     78.62% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     78.62% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     78.62% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     78.62% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     78.62% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     78.62% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     78.62% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     78.62% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     78.62% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     78.62% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     78.62% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.62% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.62% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead         27301     16.70%     95.32% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite         7645      4.68%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total          163451                       # Class of committed instruction
system.cpu07.commit.bw_lim_events                6848                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                     266434                       # The number of ROB reads
system.cpu07.rob.rob_writes                    390881                       # The number of ROB writes
system.cpu07.timesIdled                           161                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          8243                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                     984441                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                    144115                       # Number of Instructions Simulated
system.cpu07.committedOps                      144115                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             1.003351                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       1.003351                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             0.996660                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       0.996660                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                 206753                       # number of integer regfile reads
system.cpu07.int_regfile_writes                113326                       # number of integer regfile writes
system.cpu07.fp_regfile_reads                   11133                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                   8146                       # number of floating regfile writes
system.cpu07.misc_regfile_reads                   884                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                  446                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements            1200                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          15.083923                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs             32998                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs            1257                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           26.251392                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle      1157982561                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    15.083923                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.235686                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.235686                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses           74336                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses          74336                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data        25973                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         25973                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data         6495                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total         6495                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data          167                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total          167                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data          143                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total          143                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data        32468                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total          32468                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data        32468                       # number of overall hits
system.cpu07.dcache.overall_hits::total         32468                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data         2565                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         2565                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data          933                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total          933                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data           74                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           74                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data           54                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total           54                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data         3498                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         3498                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data         3498                       # number of overall misses
system.cpu07.dcache.overall_misses::total         3498                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data    155518272                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total    155518272                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data    103242999                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total    103242999                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data      1594053                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total      1594053                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data       636228                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total       636228                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data        55728                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total        55728                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data    258761271                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total    258761271                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data    258761271                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total    258761271                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data        28538                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total        28538                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data         7428                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total         7428                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data          241                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total          241                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data          197                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total          197                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data        35966                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        35966                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data        35966                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        35966                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.089880                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.089880                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.125606                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.125606                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.307054                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.307054                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.274112                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.274112                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.097259                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.097259                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.097259                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.097259                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 60630.905263                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 60630.905263                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 110657.019293                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 110657.019293                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data 21541.256757                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total 21541.256757                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data        11782                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total        11782                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 73974.062607                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 73974.062607                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 73974.062607                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 73974.062607                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs         3476                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          113                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs             153                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    22.718954                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          113                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks          688                       # number of writebacks
system.cpu07.dcache.writebacks::total             688                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data         1323                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total         1323                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data          596                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total          596                       # number of WriteReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::cpu07.data           17                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::total           17                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data         1919                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total         1919                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data         1919                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total         1919                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data         1242                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total         1242                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data          337                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total          337                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data           57                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total           57                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data           54                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total           54                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data         1579                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total         1579                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data         1579                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total         1579                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data     52795314                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total     52795314                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data     29056324                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total     29056324                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data       691956                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total       691956                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data       575856                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total       575856                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data        53406                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total        53406                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data     81851638                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total     81851638                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data     81851638                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total     81851638                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.043521                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.043521                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.045369                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.045369                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.236515                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.236515                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.274112                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.274112                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.043903                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.043903                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.043903                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.043903                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 42508.304348                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 42508.304348                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 86220.545994                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 86220.545994                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data 12139.578947                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12139.578947                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data        10664                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total        10664                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 51837.642812                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 51837.642812                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 51837.642812                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 51837.642812                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements             549                       # number of replacements
system.cpu07.icache.tags.tagsinuse          96.355667                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs             36674                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs            1033                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs           35.502420                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    96.355667                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.188195                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.188195                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          484                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          404                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses           76809                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses          76809                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst        36674                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total         36674                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst        36674                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total          36674                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst        36674                       # number of overall hits
system.cpu07.icache.overall_hits::total         36674                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst         1214                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         1214                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst         1214                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         1214                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst         1214                       # number of overall misses
system.cpu07.icache.overall_misses::total         1214                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst     42216282                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total     42216282                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst     42216282                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total     42216282                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst     42216282                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total     42216282                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst        37888                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total        37888                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst        37888                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total        37888                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst        37888                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total        37888                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.032042                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.032042                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.032042                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.032042                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.032042                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.032042                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 34774.532125                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 34774.532125                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 34774.532125                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 34774.532125                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 34774.532125                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 34774.532125                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs           18                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs           18                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks          549                       # number of writebacks
system.cpu07.icache.writebacks::total             549                       # number of writebacks
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst          181                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total          181                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst          181                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total          181                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst          181                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total          181                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst         1033                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total         1033                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst         1033                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total         1033                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst         1033                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total         1033                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst     30983607                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total     30983607                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst     30983607                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total     30983607                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst     30983607                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total     30983607                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.027265                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.027265                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.027265                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.027265                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.027265                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.027265                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 29993.811229                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 29993.811229                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 29993.811229                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 29993.811229                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 29993.811229                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 29993.811229                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                 24097                       # Number of BP lookups
system.cpu08.branchPred.condPredicted           20366                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect             874                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups              18429                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                 12215                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           66.281404                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                  1641                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                5                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.indirectLookups            93                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu08.branchPred.indirectMisses             92                       # Number of indirect misses.
system.cpu08.branchPredindirectMispredicted           17                       # Number of mispredicted indirect branches.
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                      19871                       # DTB read hits
system.cpu08.dtb.read_misses                      349                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                  20220                       # DTB read accesses
system.cpu08.dtb.write_hits                      6318                       # DTB write hits
system.cpu08.dtb.write_misses                      31                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                  6349                       # DTB write accesses
system.cpu08.dtb.data_hits                      26189                       # DTB hits
system.cpu08.dtb.data_misses                      380                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                  26569                       # DTB accesses
system.cpu08.itb.fetch_hits                     21077                       # ITB hits
system.cpu08.itb.fetch_misses                      67                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                 21144                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                          72667                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles             7675                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                       141942                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                     24097                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches            13857                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                       52055                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                  1939                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                 86                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         2460                       # Number of stall cycles due to pending traps
system.cpu08.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.CacheLines                   21077                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                 399                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples            63275                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            2.243256                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           2.935375                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                  35525     56.14%     56.14% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                   1104      1.74%     57.89% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                   1933      3.05%     60.94% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                   4805      7.59%     68.54% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                   6447     10.19%     78.73% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                    535      0.85%     79.57% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                   3723      5.88%     85.46% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                   1868      2.95%     88.41% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                   7335     11.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total              63275                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.331609                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      1.953321                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                   9959                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles               29467                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                   21221                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles                1976                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                  642                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved               1664                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 336                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts               131038                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                1307                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                  642                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                  11127                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                  9484                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles        17136                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                   21938                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles                2938                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts               128453                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                 457                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents                  564                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents                  840                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.SQFullEvents                  261                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands             86513                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups              161000                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups         148192                       # Number of integer rename lookups
system.cpu08.rename.fp_rename_lookups           12802                       # Number of floating rename lookups
system.cpu08.rename.CommittedMaps               72608                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                  13905                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts              441                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts          419                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                    8031                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads              19896                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores              7216                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads            2148                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores           2288                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                   111852                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded               763                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                  109725                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued             315                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined         15103                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined         7285                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved           72                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples        63275                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       1.734097                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      2.273084                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0             34126     53.93%     53.93% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1              3629      5.74%     59.67% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2              5431      8.58%     68.25% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3              5748      9.08%     77.34% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4              3570      5.64%     82.98% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5              2939      4.64%     87.62% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6              6446     10.19%     97.81% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7               749      1.18%     98.99% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8               637      1.01%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total         63275                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  1030     26.59%     26.59% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%     26.59% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%     26.59% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                  91      2.35%     28.94% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%     28.94% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%     28.94% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                379      9.79%     38.73% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     38.73% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     38.73% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     38.73% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     38.73% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     38.73% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     38.73% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     38.73% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     38.73% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     38.73% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     38.73% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     38.73% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     38.73% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     38.73% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     38.73% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     38.73% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     38.73% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     38.73% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     38.73% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     38.73% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     38.73% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.73% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     38.73% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                 1633     42.16%     80.89% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                 740     19.11%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu               77439     70.58%     70.58% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                193      0.18%     70.76% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     70.76% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd              2921      2.66%     73.42% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     73.42% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     73.42% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult             1927      1.76%     75.17% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     75.17% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     75.17% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     75.17% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     75.17% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     75.17% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     75.17% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     75.17% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     75.17% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     75.17% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     75.17% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     75.17% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.17% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     75.17% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.17% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.17% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.17% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.17% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.17% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.17% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     75.17% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.17% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.17% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead              20780     18.94%     94.11% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite              6461      5.89%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total               109725                       # Type of FU issued
system.cpu08.iq.rate                         1.509970                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                      3873                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.035297                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads           262703                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes          114154                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses        96495                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads             24210                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes            13590                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses        10370                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses               101113                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                 12481                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads            269                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads         2269                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation           28                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores         1443                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked         1148                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                  642                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                  2548                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                1481                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts            124937                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts             159                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts               19896                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts               7216                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts              409                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                   16                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                1453                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents           28                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect          161                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect          501                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                662                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts              108740                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts               20220                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts             985                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                       12322                       # number of nop insts executed
system.cpu08.iew.exec_refs                      26569                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                  20918                       # Number of branches executed
system.cpu08.iew.exec_stores                     6349                       # Number of stores executed
system.cpu08.iew.exec_rate                   1.496415                       # Inst execution rate
system.cpu08.iew.wb_sent                       107430                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                      106865                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                   60700                       # num instructions producing a value
system.cpu08.iew.wb_consumers                   74323                       # num instructions consuming a value
system.cpu08.iew.wb_rate                     1.470613                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.816705                       # average fanout of values written-back
system.cpu08.commit.commitSquashedInsts         15603                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls           691                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             547                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples        60876                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     1.789079                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     2.698713                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0        35378     58.11%     58.11% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1         6474     10.63%     68.75% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2         2543      4.18%     72.93% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3         1381      2.27%     75.20% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4         2714      4.46%     79.65% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5         3793      6.23%     85.88% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6          636      1.04%     86.93% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7         4084      6.71%     93.64% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8         3873      6.36%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total        60876                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts             108912                       # Number of instructions committed
system.cpu08.commit.committedOps               108912                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                        23400                       # Number of memory references committed
system.cpu08.commit.loads                       17627                       # Number of loads committed
system.cpu08.commit.membars                       323                       # Number of memory barriers committed
system.cpu08.commit.branches                    19175                       # Number of branches committed
system.cpu08.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                   92258                       # Number of committed integer instructions.
system.cpu08.commit.function_calls               1139                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass        11404     10.47%     10.47% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu          68870     63.23%     73.71% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult           115      0.11%     73.81% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     73.81% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd         2878      2.64%     76.45% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     76.45% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     76.45% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult         1920      1.76%     78.22% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     78.22% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     78.22% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     78.22% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     78.22% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     78.22% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     78.22% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     78.22% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     78.22% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     78.22% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     78.22% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     78.22% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     78.22% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     78.22% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     78.22% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     78.22% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     78.22% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     78.22% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     78.22% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     78.22% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     78.22% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.22% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.22% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead         17950     16.48%     94.70% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite         5775      5.30%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total          108912                       # Class of committed instruction
system.cpu08.commit.bw_lim_events                3873                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                     180530                       # The number of ROB reads
system.cpu08.rob.rob_writes                    251407                       # The number of ROB writes
system.cpu08.timesIdled                           183                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          9392                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                    1004598                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                     97512                       # Number of Instructions Simulated
system.cpu08.committedOps                       97512                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             0.745211                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       0.745211                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             1.341902                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       1.341902                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                 140221                       # number of integer regfile reads
system.cpu08.int_regfile_writes                 72638                       # number of integer regfile writes
system.cpu08.fp_regfile_reads                   11112                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                   8123                       # number of floating regfile writes
system.cpu08.misc_regfile_reads                   246                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                  106                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements             624                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          14.324847                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs             21953                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs             681                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           32.236417                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    14.324847                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.223826                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.223826                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses           49452                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses          49452                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data        16769                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         16769                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data         4793                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total         4793                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data           47                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total           47                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data           31                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total           31                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data        21562                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          21562                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data        21562                       # number of overall hits
system.cpu08.dcache.overall_hits::total         21562                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data         1744                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         1744                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data          934                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total          934                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data           14                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data           12                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data         2678                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         2678                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data         2678                       # number of overall misses
system.cpu08.dcache.overall_misses::total         2678                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data    120984327                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total    120984327                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data     98924081                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total     98924081                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data       848691                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total       848691                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data       167184                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total       167184                       # number of StoreCondReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data    219908408                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total    219908408                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data    219908408                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total    219908408                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data        18513                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        18513                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data         5727                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total         5727                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data           61                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           61                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data           43                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total           43                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data        24240                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        24240                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data        24240                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        24240                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.094204                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.094204                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.163087                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.163087                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.229508                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.229508                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.279070                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.279070                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.110479                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.110479                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.110479                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.110479                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 69371.747133                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 69371.747133                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 105914.433619                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 105914.433619                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data 60620.785714                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total 60620.785714                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data        13932                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total        13932                       # average StoreCondReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 82116.657207                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 82116.657207                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 82116.657207                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 82116.657207                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs         3605                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets          112                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs             144                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    25.034722                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          112                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks          450                       # number of writebacks
system.cpu08.dcache.writebacks::total             450                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data         1139                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total         1139                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data          599                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total          599                       # number of WriteReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::cpu08.data            4                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data         1738                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total         1738                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data         1738                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total         1738                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data          605                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total          605                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data          335                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total          335                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data           10                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data           12                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total           12                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data          940                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total          940                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data          940                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total          940                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data     38842416                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total     38842416                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data     28385267                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total     28385267                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data        76626                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total        76626                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data       153252                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total       153252                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data     67227683                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total     67227683                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data     67227683                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total     67227683                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.032680                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.032680                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.058495                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.058495                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.163934                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.163934                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.279070                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.279070                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.038779                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.038779                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.038779                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.038779                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 64202.340496                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 64202.340496                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 84732.140299                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 84732.140299                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data  7662.600000                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7662.600000                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data        12771                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total        12771                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 71518.811702                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 71518.811702                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 71518.811702                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 71518.811702                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements             207                       # number of replacements
system.cpu08.icache.tags.tagsinuse          89.734370                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs             20284                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs             667                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs           30.410795                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst    89.734370                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.175262                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.175262                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          380                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses           42817                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses          42817                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst        20284                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total         20284                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst        20284                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total          20284                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst        20284                       # number of overall hits
system.cpu08.icache.overall_hits::total         20284                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst          791                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total          791                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst          791                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total          791                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst          791                       # number of overall misses
system.cpu08.icache.overall_misses::total          791                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst     38170195                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total     38170195                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst     38170195                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total     38170195                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst     38170195                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total     38170195                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst        21075                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total        21075                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst        21075                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total        21075                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst        21075                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total        21075                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.037533                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.037533                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.037533                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.037533                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.037533                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.037533                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 48255.619469                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 48255.619469                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 48255.619469                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 48255.619469                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 48255.619469                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 48255.619469                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs           35                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs    11.666667                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks          207                       # number of writebacks
system.cpu08.icache.writebacks::total             207                       # number of writebacks
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst          124                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total          124                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst          124                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total          124                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst          124                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total          124                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst          667                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total          667                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst          667                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total          667                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst          667                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total          667                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst     27911599                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total     27911599                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst     27911599                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total     27911599                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst     27911599                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total     27911599                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.031649                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.031649                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.031649                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.031649                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.031649                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.031649                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 41846.475262                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 41846.475262                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 41846.475262                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 41846.475262                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 41846.475262                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 41846.475262                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                  7933                       # Number of BP lookups
system.cpu09.branchPred.condPredicted            6173                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect             758                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups               6459                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                  2093                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           32.404397                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                   640                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                8                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.indirectLookups           126                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectHits                5                       # Number of indirect target hits.
system.cpu09.branchPred.indirectMisses            121                       # Number of indirect misses.
system.cpu09.branchPredindirectMispredicted           31                       # Number of mispredicted indirect branches.
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                       6587                       # DTB read hits
system.cpu09.dtb.read_misses                      370                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                   6957                       # DTB read accesses
system.cpu09.dtb.write_hits                      3414                       # DTB write hits
system.cpu09.dtb.write_misses                      36                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                  3450                       # DTB write accesses
system.cpu09.dtb.data_hits                      10001                       # DTB hits
system.cpu09.dtb.data_misses                      406                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                  10407                       # DTB accesses
system.cpu09.itb.fetch_hits                      6614                       # ITB hits
system.cpu09.itb.fetch_misses                      90                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                  6704                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                          92675                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles             5766                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                        59759                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                      7933                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches             2738                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                       23119                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                  1707                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                 65                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles        51933                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles         2735                       # Number of stall cycles due to pending traps
system.cpu09.fetch.IcacheWaitRetryStallCycles           59                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.CacheLines                    6614                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                 335                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples            84530                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            0.706956                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           2.112008                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                  74559     88.20%     88.20% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                    630      0.75%     88.95% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                    687      0.81%     89.76% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                    811      0.96%     90.72% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                   1225      1.45%     92.17% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                    379      0.45%     92.62% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                    511      0.60%     93.22% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                    363      0.43%     93.65% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                   5365      6.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total              84530                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.085600                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      0.644823                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                   8447                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles               15943                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                    6358                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles                1259                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                  590                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved                706                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 271                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts                50605                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                1046                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                  590                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                   9177                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                  7917                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles         5770                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                    6799                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles                2344                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts                48450                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                 363                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents                  601                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                 1201                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents                   95                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands             35854                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups               68670                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups          55682                       # Number of integer rename lookups
system.cpu09.rename.fp_rename_lookups           12979                       # Number of floating rename lookups
system.cpu09.rename.CommittedMaps               23149                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                  12705                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts              113                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts           94                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                    4568                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads               6870                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores              4176                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads             309                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores            238                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                    43636                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded               123                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                   40883                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued             245                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined         13607                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined         6882                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           34                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples        84530                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       0.483651                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      1.505211                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0             74119     87.68%     87.68% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1              1997      2.36%     90.05% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2              1543      1.83%     91.87% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3              1191      1.41%     93.28% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4              1432      1.69%     94.97% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5              1045      1.24%     96.21% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6              1810      2.14%     98.35% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7               730      0.86%     99.22% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8               663      0.78%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total         84530                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                   949     49.58%     49.58% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%     49.58% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     49.58% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                  85      4.44%     54.02% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     54.02% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     54.02% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                331     17.29%     71.32% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     71.32% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     71.32% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     71.32% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     71.32% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     71.32% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     71.32% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     71.32% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     71.32% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     71.32% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     71.32% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     71.32% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     71.32% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     71.32% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     71.32% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     71.32% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     71.32% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     71.32% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     71.32% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     71.32% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     71.32% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.32% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     71.32% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                  416     21.73%     93.05% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                 133      6.95%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu               25019     61.20%     61.21% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                191      0.47%     61.67% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     61.67% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd              2963      7.25%     68.92% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 2      0.00%     68.93% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     68.93% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult             1935      4.73%     73.66% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     73.66% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     73.66% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     73.66% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     73.66% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     73.66% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     73.66% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     73.66% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     73.66% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     73.66% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     73.66% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     73.66% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.66% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     73.66% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.66% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.66% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.66% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.66% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.66% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.66% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     73.66% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.66% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.66% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead               7217     17.65%     91.31% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite              3552      8.69%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total                40883                       # Type of FU issued
system.cpu09.iq.rate                         0.441144                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                      1914                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.046817                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads           144604                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes           43549                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses        27930                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads             23851                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes            13843                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses        10447                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses                30537                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                 12256                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads            224                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads         2108                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation           28                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores         1209                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked          818                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                  590                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                  2250                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                1047                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts             45307                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts             125                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts                6870                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts               4176                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts               91                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                   14                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                1024                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents           28                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect          137                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect          455                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                592                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts               39954                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts                6957                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts             929                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                        1548                       # number of nop insts executed
system.cpu09.iew.exec_refs                      10407                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                   5275                       # Number of branches executed
system.cpu09.iew.exec_stores                     3450                       # Number of stores executed
system.cpu09.iew.exec_rate                   0.431120                       # Inst execution rate
system.cpu09.iew.wb_sent                        38973                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                       38377                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                   22487                       # num instructions producing a value
system.cpu09.iew.wb_consumers                   31870                       # num instructions consuming a value
system.cpu09.iew.wb_rate                     0.414103                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.705585                       # average fanout of values written-back
system.cpu09.commit.commitSquashedInsts         13728                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls            89                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             495                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples        30437                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     1.021224                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     2.348402                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0        23895     78.51%     78.51% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1         1029      3.38%     81.89% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2         1131      3.72%     85.60% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3          634      2.08%     87.69% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4          659      2.17%     89.85% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5          252      0.83%     90.68% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6          228      0.75%     91.43% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7          246      0.81%     92.24% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8         2363      7.76%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total        30437                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts              31083                       # Number of instructions committed
system.cpu09.commit.committedOps                31083                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                         7729                       # Number of memory references committed
system.cpu09.commit.loads                        4762                       # Number of loads committed
system.cpu09.commit.membars                        23                       # Number of memory barriers committed
system.cpu09.commit.branches                     3759                       # Number of branches committed
system.cpu09.commit.fp_insts                    10247                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                   25467                       # Number of committed integer instructions.
system.cpu09.commit.function_calls                254                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass          935      3.01%      3.01% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu          17472     56.21%     59.22% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult           114      0.37%     59.59% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     59.59% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd         2887      9.29%     68.87% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            2      0.01%     68.88% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     68.88% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult         1921      6.18%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead          4785     15.39%     90.45% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite         2967      9.55%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total           31083                       # Class of committed instruction
system.cpu09.commit.bw_lim_events                2363                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                      71923                       # The number of ROB reads
system.cpu09.rob.rob_writes                     91775                       # The number of ROB writes
system.cpu09.timesIdled                           150                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          8145                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                    1036364                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                     30152                       # Number of Instructions Simulated
system.cpu09.committedOps                       30152                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             3.073594                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       3.073594                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             0.325352                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.325352                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                  47108                       # number of integer regfile reads
system.cpu09.int_regfile_writes                 21681                       # number of integer regfile writes
system.cpu09.fp_regfile_reads                   11196                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                   8206                       # number of floating regfile writes
system.cpu09.misc_regfile_reads                   120                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   57                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements             492                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          13.832086                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs              6674                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs             550                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           12.134545                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle      1144905057                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    13.832086                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.216126                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.216126                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses           17822                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses          17822                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data         4237                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total          4237                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data         2378                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         2378                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data           27                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           27                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data           20                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data         6615                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total           6615                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data         6615                       # number of overall hits
system.cpu09.dcache.overall_hits::total          6615                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data         1379                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         1379                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data          562                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total          562                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data            8                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            7                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data         1941                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         1941                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data         1941                       # number of overall misses
system.cpu09.dcache.overall_misses::total         1941                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data    106236144                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total    106236144                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data     79636398                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total     79636398                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data       541026                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total       541026                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data       238005                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total       238005                       # number of StoreCondReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data    185872542                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total    185872542                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data    185872542                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total    185872542                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data         5616                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total         5616                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data         2940                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         2940                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           35                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           35                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data         8556                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total         8556                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data         8556                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total         8556                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.245548                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.245548                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.191156                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.191156                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.228571                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.228571                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.259259                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.259259                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.226858                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.226858                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.226858                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.226858                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 77038.538071                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 77038.538071                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 141701.775801                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 141701.775801                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data 67628.250000                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total 67628.250000                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data 34000.714286                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total 34000.714286                       # average StoreCondReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 95761.227202                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 95761.227202                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 95761.227202                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 95761.227202                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs         2823                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs             112                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    25.205357                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks          322                       # number of writebacks
system.cpu09.dcache.writebacks::total             322                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data          917                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total          917                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data          420                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total          420                       # number of WriteReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::cpu09.data            6                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data         1337                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total         1337                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data         1337                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total         1337                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data          462                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total          462                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data          142                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total          142                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            7                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data          604                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total          604                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data          604                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total          604                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data     34640757                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total     34640757                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data     19645263                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total     19645263                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data       229878                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total       229878                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data     54286020                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total     54286020                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data     54286020                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total     54286020                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.082265                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.082265                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.048299                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.048299                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.057143                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.057143                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.259259                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.259259                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.070594                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.070594                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.070594                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.070594                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 74979.993506                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 74979.993506                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 138346.922535                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 138346.922535                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data         6966                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6966                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data 32839.714286                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total 32839.714286                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 89877.516556                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 89877.516556                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 89877.516556                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 89877.516556                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements             124                       # number of replacements
system.cpu09.icache.tags.tagsinuse          82.221360                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs              5964                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             554                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           10.765343                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    82.221360                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.160589                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.160589                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          430                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          354                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.839844                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses           13774                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses          13774                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst         5964                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total          5964                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst         5964                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total           5964                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst         5964                       # number of overall hits
system.cpu09.icache.overall_hits::total          5964                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst          646                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total          646                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst          646                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total          646                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst          646                       # number of overall misses
system.cpu09.icache.overall_misses::total          646                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst     29643811                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total     29643811                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst     29643811                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total     29643811                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst     29643811                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total     29643811                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst         6610                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total         6610                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst         6610                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total         6610                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst         6610                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total         6610                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.097731                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.097731                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.097731                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.097731                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.097731                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.097731                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 45888.252322                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 45888.252322                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 45888.252322                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 45888.252322                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 45888.252322                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 45888.252322                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks          124                       # number of writebacks
system.cpu09.icache.writebacks::total             124                       # number of writebacks
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst           92                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total           92                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst           92                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total           92                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst           92                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total           92                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst          554                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total          554                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst          554                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total          554                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst          554                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total          554                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst     22672006                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total     22672006                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst     22672006                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total     22672006                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst     22672006                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total     22672006                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.083812                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.083812                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.083812                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.083812                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.083812                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.083812                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 40924.198556                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 40924.198556                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 40924.198556                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 40924.198556                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 40924.198556                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 40924.198556                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                 36632                       # Number of BP lookups
system.cpu10.branchPred.condPredicted           26489                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect            1525                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups              26247                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                 18130                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           69.074561                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                  4573                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.indirectLookups           104                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectHits               22                       # Number of indirect target hits.
system.cpu10.branchPred.indirectMisses             82                       # Number of indirect misses.
system.cpu10.branchPredindirectMispredicted           21                       # Number of mispredicted indirect branches.
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                      29535                       # DTB read hits
system.cpu10.dtb.read_misses                      425                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                  29960                       # DTB read accesses
system.cpu10.dtb.write_hits                     10451                       # DTB write hits
system.cpu10.dtb.write_misses                      31                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                 10482                       # DTB write accesses
system.cpu10.dtb.data_hits                      39986                       # DTB hits
system.cpu10.dtb.data_misses                      456                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                  40442                       # DTB accesses
system.cpu10.itb.fetch_hits                     33108                       # ITB hits
system.cpu10.itb.fetch_misses                      71                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                 33179                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                          97806                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles            12553                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                       211330                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                     36632                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches            22725                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                       67673                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                  3357                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                 45                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles         2007                       # Number of stall cycles due to pending traps
system.cpu10.fetch.IcacheWaitRetryStallCycles            6                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.CacheLines                   33108                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                 575                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples            83972                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            2.516672                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           2.964317                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                  41470     49.39%     49.39% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                   2578      3.07%     52.46% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                   3554      4.23%     56.69% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                   6067      7.23%     63.91% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                  10190     12.13%     76.05% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                   1706      2.03%     78.08% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                   5563      6.62%     84.70% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                   1977      2.35%     87.06% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                  10867     12.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total              83972                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.374537                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      2.160706                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                  14527                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles               33127                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                   32411                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles                2790                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                 1107                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved               4744                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 586                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts               191904                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                2594                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                 1107                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                  16435                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                 11268                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles        17565                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                   33177                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles                4410                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts               186615                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                 380                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents                  721                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                 2033                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents                  400                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands            123939                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups              223891                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups         210966                       # Number of integer rename lookups
system.cpu10.rename.fp_rename_lookups           12919                       # Number of floating rename lookups
system.cpu10.rename.CommittedMaps               97704                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                  26235                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts              550                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts          526                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                   10310                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads              30394                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores             12297                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads            3044                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores           1997                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                   159468                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded               920                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                  153993                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued             572                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined         29727                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined        13761                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved          201                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples        83972                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       1.833861                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      2.291972                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0             41525     49.45%     49.45% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1              6704      7.98%     57.43% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2              8695     10.35%     67.79% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3              7156      8.52%     76.31% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4              5192      6.18%     82.49% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5              4826      5.75%     88.24% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6              6926      8.25%     96.49% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7              1607      1.91%     98.40% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8              1341      1.60%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total         83972                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                  1386     31.82%     31.82% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%     31.82% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%     31.82% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                  85      1.95%     33.77% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%     33.77% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%     33.77% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                372      8.54%     42.31% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     42.31% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     42.31% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     42.31% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     42.31% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     42.31% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     42.31% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     42.31% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     42.31% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     42.31% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     42.31% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     42.31% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     42.31% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     42.31% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     42.31% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     42.31% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     42.31% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     42.31% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     42.31% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     42.31% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     42.31% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     42.31% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     42.31% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                 1468     33.70%     76.01% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                1045     23.99%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu              107197     69.61%     69.61% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                223      0.14%     69.76% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     69.76% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd              2952      1.92%     71.68% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     71.68% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     71.68% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult             1929      1.25%     72.93% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     72.93% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     72.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     72.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     72.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     72.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     72.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     72.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     72.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     72.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     72.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     72.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     72.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     72.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.93% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.93% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead              30729     19.95%     92.88% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite             10959      7.12%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total               153993                       # Type of FU issued
system.cpu10.iq.rate                         1.574474                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                      4356                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.028287                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads           372913                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes          176681                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses       139140                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads             23973                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes            13490                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses        10404                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses               145988                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                 12357                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads           1578                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads         5053                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           60                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores         3655                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked         1235                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                 1107                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                  4596                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                1447                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts            180067                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts             289                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts               30394                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts              12297                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts              483                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                   30                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                1398                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           60                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect          343                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect          793                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts               1136                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts              151982                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts               29960                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts            2011                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                       19679                       # number of nop insts executed
system.cpu10.iew.exec_refs                      40442                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                  30343                       # Number of branches executed
system.cpu10.iew.exec_stores                    10482                       # Number of stores executed
system.cpu10.iew.exec_rate                   1.553913                       # Inst execution rate
system.cpu10.iew.wb_sent                       150469                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                      149544                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                   84737                       # num instructions producing a value
system.cpu10.iew.wb_consumers                  106418                       # num instructions consuming a value
system.cpu10.iew.wb_rate                     1.528986                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.796266                       # average fanout of values written-back
system.cpu10.commit.commitSquashedInsts         31804                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls           719                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             954                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples        79369                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     1.854994                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     2.834893                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0        46627     58.75%     58.75% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1         7437      9.37%     68.12% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2         4243      5.35%     73.46% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3         2063      2.60%     76.06% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4         2567      3.23%     79.30% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5         3752      4.73%     84.02% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6          928      1.17%     85.19% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7         3495      4.40%     89.60% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8         8257     10.40%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total        79369                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts             147229                       # Number of instructions committed
system.cpu10.commit.committedOps               147229                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                        33983                       # Number of memory references committed
system.cpu10.commit.loads                       25341                       # Number of loads committed
system.cpu10.commit.membars                       330                       # Number of memory barriers committed
system.cpu10.commit.branches                    26719                       # Number of branches committed
system.cpu10.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                  125496                       # Number of committed integer instructions.
system.cpu10.commit.function_calls               3175                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass        16572     11.26%     11.26% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu          91375     62.06%     73.32% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult           155      0.11%     73.42% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     73.42% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd         2878      1.95%     75.38% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     75.38% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     75.38% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult         1920      1.30%     76.68% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     76.68% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     76.68% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     76.68% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     76.68% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     76.68% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     76.68% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     76.68% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     76.68% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     76.68% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     76.68% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     76.68% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     76.68% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     76.68% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     76.68% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     76.68% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     76.68% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     76.68% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     76.68% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     76.68% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     76.68% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.68% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.68% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead         25671     17.44%     94.12% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite         8658      5.88%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total          147229                       # Class of committed instruction
system.cpu10.commit.bw_lim_events                8257                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                     248819                       # The number of ROB reads
system.cpu10.rob.rob_writes                    362659                       # The number of ROB writes
system.cpu10.timesIdled                           178                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                         13834                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                     980885                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                    130661                       # Number of Instructions Simulated
system.cpu10.committedOps                      130661                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             0.748548                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       0.748548                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             1.335920                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       1.335920                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                 192020                       # number of integer regfile reads
system.cpu10.int_regfile_writes                104775                       # number of integer regfile writes
system.cpu10.fp_regfile_reads                   11149                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                   8155                       # number of floating regfile writes
system.cpu10.misc_regfile_reads                  1011                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                  487                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements            1409                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          12.918278                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs             31773                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs            1469                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           21.628999                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle      1152299466                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    12.918278                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.201848                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.201848                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses           72793                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses          72793                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data        23720                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         23720                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data         7439                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         7439                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data          175                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total          175                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data          152                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total          152                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data        31159                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          31159                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data        31159                       # number of overall hits
system.cpu10.dcache.overall_hits::total         31159                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data         2890                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         2890                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data          981                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total          981                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data           86                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           86                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data           62                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total           62                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data         3871                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         3871                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data         3871                       # number of overall misses
system.cpu10.dcache.overall_misses::total         3871                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data    133600914                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total    133600914                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data     92767292                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total     92767292                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data      1525554                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total      1525554                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data       841725                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total       841725                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::cpu10.data        27864                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total        27864                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data    226368206                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total    226368206                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data    226368206                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total    226368206                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data        26610                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total        26610                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data         8420                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         8420                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data          261                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total          261                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data          214                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total          214                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data        35030                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        35030                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data        35030                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        35030                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.108606                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.108606                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.116508                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.116508                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.329502                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.329502                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.289720                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.289720                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.110505                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.110505                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.110505                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.110505                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 46228.689965                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 46228.689965                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 94564.008155                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 94564.008155                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data        17739                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total        17739                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data 13576.209677                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total 13576.209677                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::cpu10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 58477.965900                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 58477.965900                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 58477.965900                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 58477.965900                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs         3353                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs             166                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    20.198795                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks          755                       # number of writebacks
system.cpu10.dcache.writebacks::total             755                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data         1420                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total         1420                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data          602                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total          602                       # number of WriteReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::cpu10.data           22                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total           22                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data         2022                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total         2022                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data         2022                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total         2022                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data         1470                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total         1470                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data          379                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total          379                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data           64                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total           64                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data           60                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total           60                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data         1849                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total         1849                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data         1849                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total         1849                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data     51513570                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total     51513570                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data     26282696                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total     26282696                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data       884682                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total       884682                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data       773226                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total       773226                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::cpu10.data        26703                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total        26703                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data     77796266                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total     77796266                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data     77796266                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total     77796266                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.055242                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.055242                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.045012                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.045012                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.245211                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.245211                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.280374                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.280374                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.052783                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.052783                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.052783                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.052783                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 35043.244898                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 35043.244898                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 69347.482850                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 69347.482850                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data 13823.156250                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13823.156250                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data 12887.100000                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total 12887.100000                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 42074.778799                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 42074.778799                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 42074.778799                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 42074.778799                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements             599                       # number of replacements
system.cpu10.icache.tags.tagsinuse          83.318290                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs             31817                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs            1084                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs           29.351476                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    83.318290                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.162731                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.162731                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          485                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1           92                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2          393                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.947266                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses           67298                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses          67298                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst        31817                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total         31817                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst        31817                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total          31817                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst        31817                       # number of overall hits
system.cpu10.icache.overall_hits::total         31817                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst         1290                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         1290                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst         1290                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         1290                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst         1290                       # number of overall misses
system.cpu10.icache.overall_misses::total         1290                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst     55649052                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total     55649052                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst     55649052                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total     55649052                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst     55649052                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total     55649052                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst        33107                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total        33107                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst        33107                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total        33107                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst        33107                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total        33107                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.038965                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.038965                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.038965                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.038965                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.038965                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.038965                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 43138.800000                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 43138.800000                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 43138.800000                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 43138.800000                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 43138.800000                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 43138.800000                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs           16                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs           16                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks          599                       # number of writebacks
system.cpu10.icache.writebacks::total             599                       # number of writebacks
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst          206                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total          206                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst          206                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total          206                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst          206                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total          206                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst         1084                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total         1084                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst         1084                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total         1084                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst         1084                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total         1084                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst     40814955                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total     40814955                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst     40814955                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total     40814955                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst     40814955                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total     40814955                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.032742                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.032742                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.032742                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.032742                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.032742                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.032742                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 37652.172509                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 37652.172509                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 37652.172509                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 37652.172509                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 37652.172509                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 37652.172509                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                 22225                       # Number of BP lookups
system.cpu11.branchPred.condPredicted           16726                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect            1119                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups              17021                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                 10134                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           59.538217                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                  2381                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect               17                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.indirectLookups           103                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu11.branchPred.indirectMisses            103                       # Number of indirect misses.
system.cpu11.branchPredindirectMispredicted           28                       # Number of mispredicted indirect branches.
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                      18010                       # DTB read hits
system.cpu11.dtb.read_misses                      384                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                  18394                       # DTB read accesses
system.cpu11.dtb.write_hits                      6586                       # DTB write hits
system.cpu11.dtb.write_misses                      35                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                  6621                       # DTB write accesses
system.cpu11.dtb.data_hits                      24596                       # DTB hits
system.cpu11.dtb.data_misses                      419                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                  25015                       # DTB accesses
system.cpu11.itb.fetch_hits                     18965                       # ITB hits
system.cpu11.itb.fetch_misses                      72                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                 19037                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                         120402                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles             9188                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                       135504                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                     22225                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches            12515                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                       46905                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                  2497                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                111                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles        51016                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         2311                       # Number of stall cycles due to pending traps
system.cpu11.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.CacheLines                   18965                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                 477                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples           110799                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            1.222971                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           2.499735                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                  84897     76.62%     76.62% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                   1578      1.42%     78.05% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                   2551      2.30%     80.35% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                   2918      2.63%     82.98% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                   5489      4.95%     87.94% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                    669      0.60%     88.54% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                   2481      2.24%     90.78% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                   1845      1.67%     92.44% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                   8371      7.56%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total             110799                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.184590                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      1.125430                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                  11701                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles               26329                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                   18824                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles                2067                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                  862                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved               2525                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 399                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts               121462                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                1659                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                  862                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                  12971                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                  9647                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles        13440                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                   19516                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles                3347                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts               117780                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                 360                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents                  839                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                 1338                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents                  459                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands             80316                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups              148758                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups         136061                       # Number of integer rename lookups
system.cpu11.rename.fp_rename_lookups           12691                       # Number of floating rename lookups
system.cpu11.rename.CommittedMaps               60509                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                  19807                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts              424                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts          399                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                    7651                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads              18707                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores              8041                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads            2005                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores           2068                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                   102251                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded               687                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                   97639                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued             402                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined         22386                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined        11111                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved          161                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples       110799                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       0.881226                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      1.847028                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0             84612     76.37%     76.37% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1              4114      3.71%     80.08% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2              4770      4.31%     84.38% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3              3621      3.27%     87.65% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4              3944      3.56%     91.21% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5              3549      3.20%     94.41% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6              4494      4.06%     98.47% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7               923      0.83%     99.30% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8               772      0.70%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total        110799                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                  1084     30.79%     30.79% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%     30.79% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     30.79% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                  90      2.56%     33.34% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     33.34% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     33.34% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                324      9.20%     42.54% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     42.54% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     42.54% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     42.54% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     42.54% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     42.54% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     42.54% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     42.54% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     42.54% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     42.54% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     42.54% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     42.54% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     42.54% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     42.54% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     42.54% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     42.54% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     42.54% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     42.54% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     42.54% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     42.54% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     42.54% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     42.54% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     42.54% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                 1379     39.17%     81.71% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                 644     18.29%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu               66757     68.37%     68.38% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                187      0.19%     68.57% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     68.57% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd              2929      3.00%     71.57% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     71.57% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     71.57% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult             1936      1.98%     73.55% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     73.55% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     73.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     73.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     73.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     73.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     73.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     73.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     73.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     73.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     73.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     73.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     73.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     73.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.55% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead              18974     19.43%     92.98% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite              6852      7.02%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total                97639                       # Type of FU issued
system.cpu11.iq.rate                         0.810942                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                      3521                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.036061                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads           286187                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes          112031                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses        83901                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads             23813                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes            13326                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses        10406                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses                88903                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                 12253                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads            466                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads         3870                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores         2419                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked         1044                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                  862                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                  3227                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                1431                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts            113201                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts             187                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts               18707                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts               8041                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts              377                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                   15                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                1402                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents           35                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect          229                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect          628                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts                857                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts               96290                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts               18395                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts            1349                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                       10263                       # number of nop insts executed
system.cpu11.iew.exec_refs                      25016                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                  17605                       # Number of branches executed
system.cpu11.iew.exec_stores                     6621                       # Number of stores executed
system.cpu11.iew.exec_rate                   0.799738                       # Inst execution rate
system.cpu11.iew.wb_sent                        95008                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                       94307                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                   52728                       # num instructions producing a value
system.cpu11.iew.wb_consumers                   68313                       # num instructions consuming a value
system.cpu11.iew.wb_rate                     0.783268                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.771859                       # average fanout of values written-back
system.cpu11.commit.commitSquashedInsts         23239                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls           526                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             733                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples        56294                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     1.578428                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     2.653415                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0        35701     63.42%     63.42% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1         4767      8.47%     71.89% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2         2959      5.26%     77.14% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3         1515      2.69%     79.83% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4         2114      3.76%     83.59% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5         1849      3.28%     86.87% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6          606      1.08%     87.95% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7         1975      3.51%     91.46% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8         4808      8.54%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total        56294                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts              88856                       # Number of instructions committed
system.cpu11.commit.committedOps                88856                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                        20459                       # Number of memory references committed
system.cpu11.commit.loads                       14837                       # Number of loads committed
system.cpu11.commit.membars                       239                       # Number of memory barriers committed
system.cpu11.commit.branches                    14994                       # Number of branches committed
system.cpu11.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                   75459                       # Number of committed integer instructions.
system.cpu11.commit.function_calls               1471                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass         8308      9.35%      9.35% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu          54936     61.83%     71.18% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult           113      0.13%     71.30% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     71.30% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd         2878      3.24%     74.54% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     74.54% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     74.54% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult         1920      2.16%     76.70% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     76.70% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     76.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     76.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     76.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     76.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     76.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     76.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     76.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     76.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     76.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     76.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     76.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     76.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     76.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     76.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     76.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     76.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     76.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     76.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     76.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.70% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead         15076     16.97%     93.67% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite         5625      6.33%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total           88856                       # Class of committed instruction
system.cpu11.commit.bw_lim_events                4808                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                     162268                       # The number of ROB reads
system.cpu11.rob.rob_writes                    227672                       # The number of ROB writes
system.cpu11.timesIdled                           185                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          9603                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                    1008637                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                     80552                       # Number of Instructions Simulated
system.cpu11.committedOps                       80552                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             1.494711                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       1.494711                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             0.669025                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.669025                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                 122317                       # number of integer regfile reads
system.cpu11.int_regfile_writes                 63874                       # number of integer regfile writes
system.cpu11.fp_regfile_reads                   11137                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                   8162                       # number of floating regfile writes
system.cpu11.misc_regfile_reads                   433                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                  149                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements             772                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          11.923958                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs             19554                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs             830                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           23.559036                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle      1160745741                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    11.923958                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.186312                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.186312                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses           45509                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses          45509                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data        14543                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total         14543                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data         4796                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         4796                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data           65                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           65                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data           45                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           45                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data        19339                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total          19339                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data        19339                       # number of overall hits
system.cpu11.dcache.overall_hits::total         19339                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data         1976                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         1976                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data          764                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total          764                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data           27                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           27                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data           13                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           13                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data         2740                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total         2740                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data         2740                       # number of overall misses
system.cpu11.dcache.overall_misses::total         2740                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data    133395417                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total    133395417                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data     94228998                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total     94228998                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data       950859                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total       950859                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data       140481                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total       140481                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::cpu11.data       185760                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total       185760                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data    227624415                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total    227624415                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data    227624415                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total    227624415                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data        16519                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total        16519                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data         5560                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         5560                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data           92                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           92                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data           58                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total           58                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data        22079                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        22079                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data        22079                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        22079                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.119620                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.119620                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.137410                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.137410                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.293478                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.293478                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.224138                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.224138                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.124100                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.124100                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.124100                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.124100                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 67507.802126                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 67507.802126                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 123336.384817                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 123336.384817                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data        35217                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total        35217                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data 10806.230769                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total 10806.230769                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::cpu11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 83074.604015                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 83074.604015                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 83074.604015                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 83074.604015                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs         4128                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs             160                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    25.800000                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks          450                       # number of writebacks
system.cpu11.dcache.writebacks::total             450                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data         1119                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total         1119                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data          527                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::cpu11.data            7                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data         1646                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total         1646                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data         1646                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total         1646                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data          857                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total          857                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data          237                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total          237                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data           20                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total           20                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data           13                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total           13                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data         1094                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total         1094                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data         1094                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total         1094                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data     43019694                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total     43019694                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data     23920066                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total     23920066                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data       522450                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total       522450                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data       130032                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total       130032                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::cpu11.data       181116                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total       181116                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data     66939760                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total     66939760                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data     66939760                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total     66939760                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.051880                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.051880                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.042626                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.042626                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.217391                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.217391                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.224138                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.224138                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.049549                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.049549                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.049549                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.049549                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 50198.009335                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 50198.009335                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 100928.548523                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 100928.548523                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data 26122.500000                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26122.500000                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data 10002.461538                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total 10002.461538                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 61188.080439                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 61188.080439                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 61188.080439                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 61188.080439                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements             347                       # number of replacements
system.cpu11.icache.tags.tagsinuse          77.861418                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs             18011                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             813                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs           22.153752                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    77.861418                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.152073                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.152073                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          466                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2          385                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.910156                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses           38737                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses          38737                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst        18011                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         18011                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst        18011                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          18011                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst        18011                       # number of overall hits
system.cpu11.icache.overall_hits::total         18011                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst          951                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          951                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst          951                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          951                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst          951                       # number of overall misses
system.cpu11.icache.overall_misses::total          951                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst     44472104                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total     44472104                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst     44472104                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total     44472104                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst     44472104                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total     44472104                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst        18962                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        18962                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst        18962                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        18962                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst        18962                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        18962                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.050153                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.050153                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.050153                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.050153                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.050153                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.050153                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 46763.516299                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 46763.516299                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 46763.516299                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 46763.516299                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 46763.516299                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 46763.516299                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs           13                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs           13                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks          347                       # number of writebacks
system.cpu11.icache.writebacks::total             347                       # number of writebacks
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst          138                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total          138                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst          138                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total          138                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst          138                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total          138                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst          813                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total          813                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst          813                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total          813                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst          813                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total          813                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst     32123708                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total     32123708                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst     32123708                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total     32123708                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst     32123708                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total     32123708                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.042875                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.042875                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.042875                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.042875                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.042875                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.042875                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 39512.555966                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 39512.555966                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 39512.555966                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 39512.555966                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 39512.555966                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 39512.555966                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                 29705                       # Number of BP lookups
system.cpu12.branchPred.condPredicted           23500                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect            1211                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups              23393                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                 15045                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           64.314111                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                  2715                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.indirectLookups            78                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectHits                3                       # Number of indirect target hits.
system.cpu12.branchPred.indirectMisses             75                       # Number of indirect misses.
system.cpu12.branchPredindirectMispredicted           21                       # Number of mispredicted indirect branches.
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                      22217                       # DTB read hits
system.cpu12.dtb.read_misses                      403                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                  22620                       # DTB read accesses
system.cpu12.dtb.write_hits                      6703                       # DTB write hits
system.cpu12.dtb.write_misses                      29                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                  6732                       # DTB write accesses
system.cpu12.dtb.data_hits                      28920                       # DTB hits
system.cpu12.dtb.data_misses                      432                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                  29352                       # DTB accesses
system.cpu12.itb.fetch_hits                     26868                       # ITB hits
system.cpu12.itb.fetch_misses                      67                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                 26935                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                         128767                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles            10226                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                       166752                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                     29705                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches            17763                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                       52681                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                  2677                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                117                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles        52085                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles         2439                       # Number of stall cycles due to pending traps
system.cpu12.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.CacheLines                   26868                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                 491                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples           118903                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            1.402420                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           2.532246                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                  85402     71.82%     71.82% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                   1809      1.52%     73.35% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                   2465      2.07%     75.42% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                   5509      4.63%     80.05% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                   7898      6.64%     86.70% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                    991      0.83%     87.53% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                   5117      4.30%     91.83% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                   1459      1.23%     93.06% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                   8253      6.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total             118903                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.230688                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      1.294990                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                  12513                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles               24804                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                   26531                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles                2066                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                  904                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved               2861                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 447                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts               151403                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                1894                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                  904                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                  13871                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                 10495                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles        11094                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                   27150                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles                3304                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts               147344                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                 410                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents                  586                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                 1365                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.SQFullEvents                  422                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands             98286                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups              178670                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups         165888                       # Number of integer rename lookups
system.cpu12.rename.fp_rename_lookups           12776                       # Number of floating rename lookups
system.cpu12.rename.CommittedMaps               78423                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                  19863                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts              341                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts          312                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                    7809                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads              22665                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores              8078                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads            1444                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores           1032                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                   126651                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded               498                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                  122596                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued             372                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined         22030                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined        10405                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved          139                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples       118903                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       1.031059                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      1.937030                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0             85328     71.76%     71.76% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1              4305      3.62%     75.38% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2              7802      6.56%     81.94% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3              6200      5.21%     87.16% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4              3453      2.90%     90.06% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5              3439      2.89%     92.96% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6              6427      5.41%     98.36% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7              1074      0.90%     99.26% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8               875      0.74%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total        118903                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                  1117     36.93%     36.93% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%     36.93% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%     36.93% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                  86      2.84%     39.77% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%     39.77% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%     39.77% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                386     12.76%     52.53% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     52.53% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     52.53% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     52.53% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     52.53% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     52.53% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     52.53% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     52.53% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     52.53% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     52.53% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     52.53% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     52.53% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     52.53% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     52.53% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     52.53% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     52.53% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     52.53% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     52.53% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     52.53% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     52.53% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     52.53% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     52.53% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     52.53% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                  913     30.18%     82.71% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                 523     17.29%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu               87419     71.31%     71.31% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                189      0.15%     71.46% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     71.46% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd              2928      2.39%     73.85% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     73.85% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     73.85% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult             1926      1.57%     75.42% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     75.42% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     75.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     75.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     75.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     75.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     75.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     75.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     75.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     75.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     75.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     75.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     75.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     75.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.42% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead              23122     18.86%     94.28% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite              7008      5.72%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total               122596                       # Type of FU issued
system.cpu12.iq.rate                         0.952076                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                      3025                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.024675                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads           343388                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes          135606                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses       108474                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads             24104                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes            13614                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses        10371                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses               113200                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                 12417                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads            792                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads         3746                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation           43                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores         2546                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked         1211                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                  904                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                  3337                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                1686                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts            142300                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts             246                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts               22665                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts               8078                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts              279                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                   20                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                1657                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents           43                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect          271                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect          657                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts                928                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts              121104                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts               22620                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts            1492                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                       15151                       # number of nop insts executed
system.cpu12.iew.exec_refs                      29352                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                  24869                       # Number of branches executed
system.cpu12.iew.exec_stores                     6732                       # Number of stores executed
system.cpu12.iew.exec_rate                   0.940489                       # Inst execution rate
system.cpu12.iew.wb_sent                       119592                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                      118845                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                   69170                       # num instructions producing a value
system.cpu12.iew.wb_consumers                   84492                       # num instructions consuming a value
system.cpu12.iew.wb_rate                     0.922946                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.818657                       # average fanout of values written-back
system.cpu12.commit.commitSquashedInsts         22997                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls           359                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             777                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples        63353                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     1.866431                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     2.796130                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0        36685     57.91%     57.91% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1         6398     10.10%     68.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2         3060      4.83%     72.83% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3         1355      2.14%     74.97% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4         1807      2.85%     77.83% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5         4189      6.61%     84.44% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6          658      1.04%     85.48% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7         4068      6.42%     91.90% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8         5133      8.10%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total        63353                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts             118244                       # Number of instructions committed
system.cpu12.commit.committedOps               118244                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                        24451                       # Number of memory references committed
system.cpu12.commit.loads                       18919                       # Number of loads committed
system.cpu12.commit.membars                       160                       # Number of memory barriers committed
system.cpu12.commit.branches                    22258                       # Number of branches committed
system.cpu12.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                  100231                       # Number of committed integer instructions.
system.cpu12.commit.function_calls               1731                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass        13129     11.10%     11.10% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu          75583     63.92%     75.02% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult           115      0.10%     75.12% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     75.12% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd         2878      2.43%     77.56% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     77.56% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     77.56% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult         1920      1.62%     79.18% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     79.18% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     79.18% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     79.18% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     79.18% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     79.18% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     79.18% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     79.18% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     79.18% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     79.18% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     79.18% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     79.18% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     79.18% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     79.18% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     79.18% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     79.18% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     79.18% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     79.18% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     79.18% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     79.18% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     79.18% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.18% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.18% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead         19079     16.14%     95.31% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite         5540      4.69%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total          118244                       # Class of committed instruction
system.cpu12.commit.bw_lim_events                5133                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                     198226                       # The number of ROB reads
system.cpu12.rob.rob_writes                    285937                       # The number of ROB writes
system.cpu12.timesIdled                           192                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          9864                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                    1000272                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                    105119                       # Number of Instructions Simulated
system.cpu12.committedOps                      105119                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             1.224964                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       1.224964                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             0.816350                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.816350                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                 151831                       # number of integer regfile reads
system.cpu12.int_regfile_writes                 81382                       # number of integer regfile writes
system.cpu12.fp_regfile_reads                   11119                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                   8126                       # number of floating regfile writes
system.cpu12.misc_regfile_reads                   547                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                  248                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements            1003                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          10.844031                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs             22833                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs            1059                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           21.560907                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle      1155631536                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    10.844031                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.169438                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.169438                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses           52986                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses          52986                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data        17922                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total         17922                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data         4558                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         4558                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data          104                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total          104                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data           74                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           74                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data        22480                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total          22480                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data        22480                       # number of overall hits
system.cpu12.dcache.overall_hits::total         22480                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data         2278                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         2278                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data          865                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total          865                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data           44                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           44                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data           31                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           31                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data         3143                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total         3143                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data         3143                       # number of overall misses
system.cpu12.dcache.overall_misses::total         3143                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data    127625247                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total    127625247                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data     96749523                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total     96749523                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data      1061154                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total      1061154                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data       339012                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total       339012                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::cpu12.data       234522                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total       234522                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data    224374770                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total    224374770                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data    224374770                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total    224374770                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data        20200                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total        20200                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data         5423                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         5423                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data          148                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total          148                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data          105                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total          105                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data        25623                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        25623                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data        25623                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        25623                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.112772                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.112772                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.159506                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.159506                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.297297                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.297297                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.295238                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.295238                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.122663                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.122663                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.122663                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.122663                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 56025.130378                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 56025.130378                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 111849.159538                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 111849.159538                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data 24117.136364                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 24117.136364                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data 10935.870968                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total 10935.870968                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::cpu12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 71388.727331                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 71388.727331                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 71388.727331                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 71388.727331                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs         3605                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets          116                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs             163                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    22.116564                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          116                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks          629                       # number of writebacks
system.cpu12.dcache.writebacks::total             629                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data         1275                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total         1275                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data          579                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total          579                       # number of WriteReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::cpu12.data            9                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data         1854                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total         1854                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data         1854                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total         1854                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data         1003                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total         1003                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data          286                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total          286                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data           35                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total           35                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data           30                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total           30                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data         1289                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total         1289                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data         1289                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total         1289                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data     45637749                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total     45637749                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data     25882152                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total     25882152                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data       503874                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total       503874                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data       306504                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total       306504                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::cpu12.data       232200                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total       232200                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data     71519901                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total     71519901                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data     71519901                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total     71519901                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.049653                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.049653                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.052738                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.052738                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.236486                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.236486                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.285714                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.285714                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.050306                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.050306                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.050306                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.050306                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 45501.245264                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 45501.245264                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 90497.034965                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 90497.034965                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data 14396.400000                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14396.400000                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data 10216.800000                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total 10216.800000                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 55484.795190                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 55484.795190                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 55484.795190                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 55484.795190                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements             403                       # number of replacements
system.cpu12.icache.tags.tagsinuse          73.789710                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs             25844                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             872                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs           29.637615                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    73.789710                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.144121                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.144121                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          469                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2          389                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.916016                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses           54604                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses          54604                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst        25844                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         25844                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst        25844                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          25844                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst        25844                       # number of overall hits
system.cpu12.icache.overall_hits::total         25844                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst         1022                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         1022                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst         1022                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         1022                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst         1022                       # number of overall misses
system.cpu12.icache.overall_misses::total         1022                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst     41059923                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     41059923                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst     41059923                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     41059923                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst     41059923                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     41059923                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst        26866                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        26866                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst        26866                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        26866                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst        26866                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        26866                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.038041                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.038041                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.038041                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.038041                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.038041                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.038041                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 40176.049902                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 40176.049902                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 40176.049902                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 40176.049902                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 40176.049902                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 40176.049902                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks          403                       # number of writebacks
system.cpu12.icache.writebacks::total             403                       # number of writebacks
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst          150                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total          150                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst          150                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total          150                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst          150                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total          150                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst          872                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total          872                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst          872                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total          872                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst          872                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total          872                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst     31463097                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     31463097                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst     31463097                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     31463097                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst     31463097                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     31463097                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.032457                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.032457                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.032457                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.032457                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.032457                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.032457                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 36081.533257                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 36081.533257                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 36081.533257                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 36081.533257                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 36081.533257                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 36081.533257                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                 47074                       # Number of BP lookups
system.cpu13.branchPred.condPredicted           35446                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect            1605                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups              33626                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                 24675                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           73.380717                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                  5223                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect               16                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.indirectLookups           126                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectHits               26                       # Number of indirect target hits.
system.cpu13.branchPred.indirectMisses            100                       # Number of indirect misses.
system.cpu13.branchPredindirectMispredicted           25                       # Number of mispredicted indirect branches.
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                      36862                       # DTB read hits
system.cpu13.dtb.read_misses                      428                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                  37290                       # DTB read accesses
system.cpu13.dtb.write_hits                     11742                       # DTB write hits
system.cpu13.dtb.write_misses                      35                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                 11777                       # DTB write accesses
system.cpu13.dtb.data_hits                      48604                       # DTB hits
system.cpu13.dtb.data_misses                      463                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                  49067                       # DTB accesses
system.cpu13.itb.fetch_hits                     42944                       # ITB hits
system.cpu13.itb.fetch_misses                      73                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                 43017                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                         154101                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles            11611                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                       260121                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                     47074                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches            29924                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                       78632                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                  3533                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                 58                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles        50688                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles         2432                       # Number of stall cycles due to pending traps
system.cpu13.fetch.IcacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.CacheLines                   42944                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                 530                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples           145221                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            1.791208                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           2.699021                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                  91947     63.32%     63.32% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                   2883      1.99%     65.30% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                   4072      2.80%     68.10% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                   8619      5.94%     74.04% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                  13452      9.26%     83.30% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                   1961      1.35%     84.65% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                   8265      5.69%     90.34% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                   2142      1.47%     91.82% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                  11880      8.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total             145221                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.305475                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      1.687990                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                  14088                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles               33798                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                   42396                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles                3031                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                 1220                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved               5543                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 558                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts               239243                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                2493                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                 1220                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                  16080                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                 12655                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles        16459                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                   43329                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles                4790                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts               233189                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                 393                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents                 1134                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                 2343                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents                  383                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands            152771                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups              274109                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups         261386                       # Number of integer rename lookups
system.cpu13.rename.fp_rename_lookups           12718                       # Number of floating rename lookups
system.cpu13.rename.CommittedMaps              124169                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                  28602                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts              587                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts          569                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                   10715                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads              38015                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores             13927                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads            3634                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores           1997                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                   198379                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded              1038                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                  191958                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued             516                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined         32344                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined        15379                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved          245                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples       145221                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       1.321834                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      2.106828                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0             92666     63.81%     63.81% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1              6972      4.80%     68.61% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2             11584      7.98%     76.59% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3             10145      6.99%     83.57% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4              5679      3.91%     87.48% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5              5313      3.66%     91.14% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6              9384      6.46%     97.61% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7              2026      1.40%     99.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8              1452      1.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total        145221                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                  1347     30.57%     30.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%     30.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%     30.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                  85      1.93%     32.50% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%     32.50% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%     32.50% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                381      8.65%     41.15% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     41.15% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     41.15% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     41.15% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     41.15% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     41.15% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     41.15% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     41.15% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     41.15% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     41.15% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     41.15% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     41.15% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     41.15% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     41.15% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     41.15% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     41.15% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     41.15% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     41.15% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     41.15% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     41.15% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     41.15% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.15% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     41.15% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                 1477     33.52%     74.67% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                1116     25.33%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu              136455     71.09%     71.09% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                183      0.10%     71.18% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     71.18% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd              2932      1.53%     72.71% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     72.71% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     72.71% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult             1927      1.00%     73.71% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     73.71% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     73.71% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     73.71% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     73.71% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     73.71% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     73.71% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     73.71% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     73.71% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     73.71% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     73.71% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     73.71% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.71% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     73.71% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.71% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.71% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.71% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.71% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.71% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.71% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     73.71% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.71% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.71% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead              38153     19.88%     93.59% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite             12304      6.41%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total               191958                       # Type of FU issued
system.cpu13.iq.rate                         1.245664                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                      4406                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.022953                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads           510131                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes          218375                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses       176782                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads             23928                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes            13448                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses        10389                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses               184035                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                 12325                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads           1936                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads         5577                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores         4157                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked         1168                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                 1220                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                  5871                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                1302                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts            225750                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts             310                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts               38015                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts              13927                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts              530                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                   52                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                1234                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents           64                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect          399                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect          839                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts               1238                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts              189697                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts               37290                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts            2261                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                       26333                       # number of nop insts executed
system.cpu13.iew.exec_refs                      49067                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                  39915                       # Number of branches executed
system.cpu13.iew.exec_stores                    11777                       # Number of stores executed
system.cpu13.iew.exec_rate                   1.230991                       # Inst execution rate
system.cpu13.iew.wb_sent                       188134                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                      187171                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                  107451                       # num instructions producing a value
system.cpu13.iew.wb_consumers                  130617                       # num instructions consuming a value
system.cpu13.iew.wb_rate                     1.214600                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.822642                       # average fanout of values written-back
system.cpu13.commit.commitSquashedInsts         34163                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls           793                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts            1059                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples        89524                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     2.121275                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     2.924723                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0        47410     52.96%     52.96% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1        10059     11.24%     64.19% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2         4609      5.15%     69.34% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3         2230      2.49%     71.83% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4         2804      3.13%     74.97% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5         6224      6.95%     81.92% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6         1045      1.17%     83.08% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7         5812      6.49%     89.58% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8         9331     10.42%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total        89524                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts             189905                       # Number of instructions committed
system.cpu13.commit.committedOps               189905                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                        42208                       # Number of memory references committed
system.cpu13.commit.loads                       32438                       # Number of loads committed
system.cpu13.commit.membars                       385                       # Number of memory barriers committed
system.cpu13.commit.branches                    36046                       # Number of branches committed
system.cpu13.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                  161873                       # Number of committed integer instructions.
system.cpu13.commit.function_calls               3653                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass        22836     12.02%     12.02% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu         119546     62.95%     74.98% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult           113      0.06%     75.03% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     75.03% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd         2878      1.52%     76.55% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     76.55% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     76.55% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult         1920      1.01%     77.56% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     77.56% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     77.56% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     77.56% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     77.56% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     77.56% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     77.56% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     77.56% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     77.56% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     77.56% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     77.56% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     77.56% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     77.56% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     77.56% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     77.56% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     77.56% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     77.56% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     77.56% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     77.56% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     77.56% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     77.56% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.56% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.56% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead         32823     17.28%     94.85% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite         9789      5.15%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total          189905                       # Class of committed instruction
system.cpu13.commit.bw_lim_events                9331                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                     302883                       # The number of ROB reads
system.cpu13.rob.rob_writes                    453146                       # The number of ROB writes
system.cpu13.timesIdled                           172                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          8880                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                     974938                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                    167073                       # Number of Instructions Simulated
system.cpu13.committedOps                      167073                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             0.922357                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       0.922357                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             1.084179                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       1.084179                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                 239300                       # number of integer regfile reads
system.cpu13.int_regfile_writes                132163                       # number of integer regfile writes
system.cpu13.fp_regfile_reads                   11133                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                   8137                       # number of floating regfile writes
system.cpu13.misc_regfile_reads                  1136                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                  580                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements            1445                       # number of replacements
system.cpu13.dcache.tags.tagsinuse          10.214216                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs             39856                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs            1505                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           26.482392                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle      1154483307                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data    10.214216                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.159597                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.159597                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses           89128                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses          89128                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data        30575                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total         30575                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data         8582                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         8582                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data          242                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total          242                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data          191                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total          191                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data        39157                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          39157                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data        39157                       # number of overall hits
system.cpu13.dcache.overall_hits::total         39157                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data         2995                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         2995                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data          914                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total          914                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data           76                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           76                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data           76                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           76                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data         3909                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total         3909                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data         3909                       # number of overall misses
system.cpu13.dcache.overall_misses::total         3909                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data    165853494                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total    165853494                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data     94561045                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total     94561045                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data      1094823                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total      1094823                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data       974079                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total       974079                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::cpu13.data       234522                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total       234522                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data    260414539                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total    260414539                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data    260414539                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total    260414539                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data        33570                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total        33570                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data         9496                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         9496                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data          318                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total          318                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data          267                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total          267                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data        43066                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        43066                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data        43066                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        43066                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.089217                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.089217                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.096251                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.096251                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.238994                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.238994                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.284644                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.284644                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.090768                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.090768                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.090768                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.090768                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 55376.792654                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 55376.792654                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 103458.473742                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 103458.473742                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data 14405.565789                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 14405.565789                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data 12816.828947                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total 12816.828947                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::cpu13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 66619.222052                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 66619.222052                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 66619.222052                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 66619.222052                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs         4689                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs             159                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    29.490566                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks          877                       # number of writebacks
system.cpu13.dcache.writebacks::total             877                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data         1456                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total         1456                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data          588                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total          588                       # number of WriteReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::cpu13.data           10                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total           10                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data         2044                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total         2044                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data         2044                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total         2044                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data         1539                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total         1539                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data          326                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total          326                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data           66                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total           66                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data           76                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total           76                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data         1865                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total         1865                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data         1865                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total         1865                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data     56583657                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total     56583657                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data     24516816                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total     24516816                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data       654804                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total       654804                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data       888165                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total       888165                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::cpu13.data       232200                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total       232200                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data     81100473                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total     81100473                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data     81100473                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total     81100473                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.045845                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.045845                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.034330                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.034330                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.207547                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.207547                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.284644                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.284644                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.043306                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.043306                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.043306                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.043306                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 36766.508772                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 36766.508772                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 75204.957055                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 75204.957055                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data  9921.272727                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9921.272727                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data 11686.381579                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total 11686.381579                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 43485.508311                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 43485.508311                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 43485.508311                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 43485.508311                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements             606                       # number of replacements
system.cpu13.icache.tags.tagsinuse          68.603627                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs             41690                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs            1072                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs           38.889925                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    68.603627                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.133991                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.133991                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          466                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1          151                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2          315                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.910156                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses           86958                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses          86958                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst        41690                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         41690                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst        41690                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          41690                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst        41690                       # number of overall hits
system.cpu13.icache.overall_hits::total         41690                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst         1253                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         1253                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst         1253                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         1253                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst         1253                       # number of overall misses
system.cpu13.icache.overall_misses::total         1253                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst     39422914                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total     39422914                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst     39422914                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total     39422914                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst     39422914                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total     39422914                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst        42943                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        42943                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst        42943                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        42943                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst        42943                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        42943                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.029178                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.029178                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.029178                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.029178                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.029178                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.029178                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 31462.820431                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 31462.820431                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 31462.820431                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 31462.820431                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 31462.820431                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 31462.820431                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs           19                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs           19                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks          606                       # number of writebacks
system.cpu13.icache.writebacks::total             606                       # number of writebacks
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst          181                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total          181                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst          181                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total          181                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst          181                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total          181                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst         1072                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total         1072                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst         1072                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total         1072                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst         1072                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total         1072                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst     30049000                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total     30049000                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst     30049000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total     30049000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst     30049000                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total     30049000                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.024963                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.024963                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.024963                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.024963                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.024963                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.024963                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 28030.783582                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 28030.783582                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 28030.783582                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 28030.783582                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 28030.783582                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 28030.783582                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                  6948                       # Number of BP lookups
system.cpu14.branchPred.condPredicted            5539                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect             616                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups               5618                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                  1872                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           33.321467                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                   540                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.indirectLookups            65                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu14.branchPred.indirectMisses             65                       # Number of indirect misses.
system.cpu14.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                       6147                       # DTB read hits
system.cpu14.dtb.read_misses                      282                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                   6429                       # DTB read accesses
system.cpu14.dtb.write_hits                      3171                       # DTB write hits
system.cpu14.dtb.write_misses                      25                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                  3196                       # DTB write accesses
system.cpu14.dtb.data_hits                       9318                       # DTB hits
system.cpu14.dtb.data_misses                      307                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                   9625                       # DTB accesses
system.cpu14.itb.fetch_hits                      5978                       # ITB hits
system.cpu14.itb.fetch_misses                      73                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                  6051                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                          91436                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles             5207                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                        53784                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                      6948                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches             2412                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                       22265                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                  1389                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                 33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles        52588                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles         2533                       # Number of stall cycles due to pending traps
system.cpu14.fetch.CacheLines                    5978                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                 264                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples            83320                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            0.645511                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           2.027055                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                  74327     89.21%     89.21% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                    618      0.74%     89.95% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                    546      0.66%     90.60% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                    746      0.90%     91.50% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                   1148      1.38%     92.88% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                    322      0.39%     93.26% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                    478      0.57%     93.84% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                    314      0.38%     94.21% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                   4821      5.79%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total              83320                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.075988                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      0.588215                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                   7356                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles               16048                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                    5638                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles                1211                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                  479                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved                570                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 220                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts                45761                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                 889                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                  479                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                   8027                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                  8296                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles         5525                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                    6095                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles                2310                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts                44031                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                 383                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents                  737                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                 1035                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.SQFullEvents                   55                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands             32687                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups               63125                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups          50575                       # Number of integer rename lookups
system.cpu14.rename.fp_rename_lookups           12546                       # Number of floating rename lookups
system.cpu14.rename.CommittedMaps               22086                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                  10601                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts               95                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts           81                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                    4888                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads               6006                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores              3838                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads             254                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores            303                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                    39937                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded                98                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                   38077                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued             247                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined         11348                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined         5595                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples        83320                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       0.456997                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      1.463543                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0             73579     88.31%     88.31% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1              1868      2.24%     90.55% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2              1465      1.76%     92.31% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3              1102      1.32%     93.63% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4              1402      1.68%     95.31% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5               911      1.09%     96.41% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6              1736      2.08%     98.49% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7               662      0.79%     99.29% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8               595      0.71%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total         83320                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                   930     48.49%     48.49% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%     48.49% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%     48.49% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                  96      5.01%     53.49% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%     53.49% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%     53.49% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                374     19.50%     72.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     72.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     72.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     72.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     72.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     72.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     72.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     72.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     72.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     72.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     72.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     72.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     72.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     72.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     72.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     72.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     72.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     72.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     72.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     72.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     72.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     72.99% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                  406     21.17%     94.16% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                 112      5.84%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu               23087     60.63%     60.64% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                195      0.51%     61.16% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     61.16% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd              2917      7.66%     68.82% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     68.82% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     68.82% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult             1926      5.06%     73.87% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     73.87% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     73.87% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     73.87% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     73.87% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     73.87% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     73.87% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     73.87% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     73.87% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     73.87% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     73.87% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     73.87% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.87% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     73.87% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.87% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.87% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.87% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.87% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.87% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.87% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     73.87% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.87% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.87% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead               6652     17.47%     91.34% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite              3296      8.66%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total                38077                       # Type of FU issued
system.cpu14.iq.rate                         0.416433                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                      1918                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.050372                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads           137625                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes           38279                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses        25330                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads             24014                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes            13124                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses        10362                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses                27620                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                 12371                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads            205                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads         1593                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores         1048                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked         1024                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                  479                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                  1830                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                1384                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts             41361                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts             154                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts                6006                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts               3838                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts               76                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                   27                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                1347                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect          104                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect          355                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                459                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts               37286                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts                6429                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts             791                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                        1326                       # number of nop insts executed
system.cpu14.iew.exec_refs                       9625                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                   4797                       # Number of branches executed
system.cpu14.iew.exec_stores                     3196                       # Number of stores executed
system.cpu14.iew.exec_rate                   0.407782                       # Inst execution rate
system.cpu14.iew.wb_sent                        36157                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                       35692                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                   21056                       # num instructions producing a value
system.cpu14.iew.wb_consumers                   29903                       # num instructions consuming a value
system.cpu14.iew.wb_rate                     0.390350                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.704143                       # average fanout of values written-back
system.cpu14.commit.commitSquashedInsts         11564                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls            77                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             401                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples        28977                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     1.018187                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     2.353723                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0        22858     78.88%     78.88% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1          913      3.15%     82.03% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2         1038      3.58%     85.62% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3          609      2.10%     87.72% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4          585      2.02%     89.74% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5          260      0.90%     90.63% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6          213      0.74%     91.37% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7          238      0.82%     92.19% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8         2263      7.81%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total        28977                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts              29504                       # Number of instructions committed
system.cpu14.commit.committedOps                29504                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                         7203                       # Number of memory references committed
system.cpu14.commit.loads                        4413                       # Number of loads committed
system.cpu14.commit.membars                        17                       # Number of memory barriers committed
system.cpu14.commit.branches                     3498                       # Number of branches committed
system.cpu14.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                   24041                       # Number of committed integer instructions.
system.cpu14.commit.function_calls                216                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass          821      2.78%      2.78% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu          16552     56.10%     58.88% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult           113      0.38%     59.27% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     59.27% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd         2878      9.75%     69.02% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     69.02% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     69.02% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult         1920      6.51%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead          4430     15.01%     90.54% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite         2790      9.46%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total           29504                       # Class of committed instruction
system.cpu14.commit.bw_lim_events                2263                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                      66976                       # The number of ROB reads
system.cpu14.rob.rob_writes                     83875                       # The number of ROB writes
system.cpu14.timesIdled                           151                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          8116                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                    1037603                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                     28687                       # Number of Instructions Simulated
system.cpu14.committedOps                       28687                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             3.187367                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       3.187367                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.313739                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.313739                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                  43673                       # number of integer regfile reads
system.cpu14.int_regfile_writes                 19728                       # number of integer regfile writes
system.cpu14.fp_regfile_reads                   11114                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                   8098                       # number of floating regfile writes
system.cpu14.misc_regfile_reads                    82                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   46                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements             487                       # number of replacements
system.cpu14.dcache.tags.tagsinuse           8.909622                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs              5769                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs             544                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           10.604779                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data     8.909622                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.139213                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.139213                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses           16193                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses          16193                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data         3520                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total          3520                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data         2209                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         2209                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data           23                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data           14                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data         5729                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total           5729                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data         5729                       # number of overall hits
system.cpu14.dcache.overall_hits::total          5729                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data         1477                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         1477                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data          559                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total          559                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data            3                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            8                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data         2036                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total         2036                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data         2036                       # number of overall misses
system.cpu14.dcache.overall_misses::total         2036                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data    133923672                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total    133923672                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data     80877504                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total     80877504                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data       290250                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total       290250                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data       244971                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total       244971                       # number of StoreCondReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data    214801176                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total    214801176                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data    214801176                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total    214801176                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data         4997                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total         4997                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data         2768                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         2768                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           26                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           26                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data         7765                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total         7765                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data         7765                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total         7765                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.295577                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.295577                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.201951                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.201951                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.115385                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.115385                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.363636                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.363636                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.262202                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.262202                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.262202                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.262202                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 90672.763710                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 90672.763710                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 144682.475850                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 144682.475850                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data        96750                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total        96750                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data 30621.375000                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total 30621.375000                       # average StoreCondReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 105501.559921                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 105501.559921                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 105501.559921                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 105501.559921                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs         4420                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs             134                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    32.985075                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks          337                       # number of writebacks
system.cpu14.dcache.writebacks::total             337                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data         1031                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total         1031                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data          426                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total          426                       # number of WriteReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::cpu14.data            1                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data         1457                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total         1457                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data         1457                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total         1457                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data          446                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total          446                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data          133                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total          133                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            8                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data          579                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total          579                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data          579                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total          579                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data     39448458                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total     39448458                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data     21296204                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total     21296204                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data         9288                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total         9288                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data       235683                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total       235683                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data     60744662                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total     60744662                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data     60744662                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total     60744662                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.089254                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.089254                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.048049                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.048049                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.076923                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.076923                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.363636                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.363636                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.074565                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.074565                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.074565                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.074565                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 88449.457399                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 88449.457399                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 160121.834586                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 160121.834586                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data         4644                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4644                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data 29460.375000                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total 29460.375000                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 104913.060449                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 104913.060449                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 104913.060449                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 104913.060449                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements              53                       # number of replacements
system.cpu14.icache.tags.tagsinuse          52.569892                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs              5465                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             433                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs           12.621247                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    52.569892                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.102676                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.102676                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          380                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2          305                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses           12389                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses          12389                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst         5465                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total          5465                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst         5465                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total           5465                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst         5465                       # number of overall hits
system.cpu14.icache.overall_hits::total          5465                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst          513                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          513                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst          513                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          513                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst          513                       # number of overall misses
system.cpu14.icache.overall_misses::total          513                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst     26750601                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     26750601                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst     26750601                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     26750601                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst     26750601                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     26750601                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst         5978                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total         5978                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst         5978                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total         5978                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst         5978                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total         5978                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.085815                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.085815                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.085815                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.085815                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.085815                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.085815                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 52145.421053                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 52145.421053                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 52145.421053                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 52145.421053                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 52145.421053                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 52145.421053                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks           53                       # number of writebacks
system.cpu14.icache.writebacks::total              53                       # number of writebacks
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst           80                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total           80                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst           80                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total           80                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst           80                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total           80                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst          433                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total          433                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst          433                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total          433                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst          433                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total          433                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst     19474614                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total     19474614                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst     19474614                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total     19474614                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst     19474614                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total     19474614                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.072432                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.072432                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.072432                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.072432                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.072432                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.072432                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 44976.013857                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 44976.013857                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 44976.013857                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 44976.013857                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 44976.013857                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 44976.013857                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                  7020                       # Number of BP lookups
system.cpu15.branchPred.condPredicted            5555                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect             642                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups               5664                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                  1858                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           32.803672                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                   556                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.indirectLookups            68                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu15.branchPred.indirectMisses             68                       # Number of indirect misses.
system.cpu15.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                       6123                       # DTB read hits
system.cpu15.dtb.read_misses                      297                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                   6420                       # DTB read accesses
system.cpu15.dtb.write_hits                      3189                       # DTB write hits
system.cpu15.dtb.write_misses                      26                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                  3215                       # DTB write accesses
system.cpu15.dtb.data_hits                       9312                       # DTB hits
system.cpu15.dtb.data_misses                      323                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                   9635                       # DTB accesses
system.cpu15.itb.fetch_hits                      6096                       # ITB hits
system.cpu15.itb.fetch_misses                      74                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                  6170                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                          90137                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles             4903                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                        54170                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                      7020                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches             2414                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                       21258                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                  1441                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles        51327                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles         2302                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                    6096                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                 278                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples            80545                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            0.672543                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           2.065465                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                  71507     88.78%     88.78% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                    619      0.77%     89.55% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                    525      0.65%     90.20% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                    748      0.93%     91.13% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                   1168      1.45%     92.58% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                    321      0.40%     92.98% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                    486      0.60%     93.58% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                    304      0.38%     93.96% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                   4867      6.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total              80545                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.077881                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      0.600974                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                   7245                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles               14556                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                    5702                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles                1225                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                  490                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved                590                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 235                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts                46156                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                 945                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                  490                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                   7939                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                  8533                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles         4130                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                    6151                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles                1975                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts                44331                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                 359                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents                  671                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                  604                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents                  150                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands             32917                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups               63495                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups          50808                       # Number of integer rename lookups
system.cpu15.rename.fp_rename_lookups           12683                       # Number of floating rename lookups
system.cpu15.rename.CommittedMaps               22135                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                  10782                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts               95                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts           78                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                    4817                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads               6063                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores              3852                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads             250                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores            329                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                    40190                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded                96                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                   38185                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued             259                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined         11522                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined         5709                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved           23                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples        80545                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       0.474083                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      1.488526                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0             70793     87.89%     87.89% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1              1842      2.29%     90.18% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2              1502      1.86%     92.04% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3              1096      1.36%     93.40% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4              1386      1.72%     95.13% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5               910      1.13%     96.26% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6              1733      2.15%     98.41% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7               705      0.88%     99.28% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8               578      0.72%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total         80545                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                   944     48.24%     48.24% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    2      0.10%     48.34% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     48.34% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                  95      4.85%     53.19% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     53.19% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     53.19% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                391     19.98%     73.17% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     73.17% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     73.17% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     73.17% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     73.17% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     73.17% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     73.17% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     73.17% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     73.17% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     73.17% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     73.17% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     73.17% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     73.17% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     73.17% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     73.17% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     73.17% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     73.17% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     73.17% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     73.17% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     73.17% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     73.17% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.17% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     73.17% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                  412     21.05%     94.23% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                 113      5.77%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu               23207     60.78%     60.79% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                192      0.50%     61.29% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     61.29% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd              2928      7.67%     68.96% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     68.96% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     68.96% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult             1926      5.04%     74.00% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     74.00% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     74.00% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     74.00% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     74.00% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     74.00% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     74.00% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     74.00% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     74.00% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     74.00% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     74.00% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     74.00% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.00% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     74.00% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.00% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.00% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.00% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.00% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.00% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.00% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     74.00% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.00% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.00% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead               6621     17.34%     91.34% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite              3307      8.66%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total                38185                       # Type of FU issued
system.cpu15.iq.rate                         0.423633                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                      1957                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.051250                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads           135196                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes           38553                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses        25525                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads             23935                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes            13274                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses        10365                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses                27810                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                 12328                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads            204                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads         1633                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores         1043                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked          971                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                  490                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                  2421                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                1721                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts             41624                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts             148                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts                6063                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts               3852                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts               75                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                   19                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                1681                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect          104                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect          382                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts                486                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts               37439                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts                6420                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts             746                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                        1338                       # number of nop insts executed
system.cpu15.iew.exec_refs                       9635                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                   4842                       # Number of branches executed
system.cpu15.iew.exec_stores                     3215                       # Number of stores executed
system.cpu15.iew.exec_rate                   0.415357                       # Inst execution rate
system.cpu15.iew.wb_sent                        36369                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                       35890                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                   21116                       # num instructions producing a value
system.cpu15.iew.wb_consumers                   29880                       # num instructions consuming a value
system.cpu15.iew.wb_rate                     0.398172                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.706693                       # average fanout of values written-back
system.cpu15.commit.commitSquashedInsts         11661                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls            73                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts             412                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples        27443                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     1.077615                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     2.408841                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0        21330     77.72%     77.72% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1          886      3.23%     80.95% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2         1046      3.81%     84.76% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3          601      2.19%     86.95% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4          600      2.19%     89.14% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5          268      0.98%     90.12% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6          207      0.75%     90.87% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7          230      0.84%     91.71% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8         2275      8.29%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total        27443                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts              29573                       # Number of instructions committed
system.cpu15.commit.committedOps                29573                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                         7239                       # Number of memory references committed
system.cpu15.commit.loads                        4430                       # Number of loads committed
system.cpu15.commit.membars                        16                       # Number of memory barriers committed
system.cpu15.commit.branches                     3507                       # Number of branches committed
system.cpu15.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                   24117                       # Number of committed integer instructions.
system.cpu15.commit.function_calls                216                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass          813      2.75%      2.75% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu          16594     56.11%     58.86% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult           113      0.38%     59.24% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     59.24% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd         2878      9.73%     68.98% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     68.98% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     68.98% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult         1920      6.49%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead          4446     15.03%     90.50% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite         2809      9.50%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total           29573                       # Class of committed instruction
system.cpu15.commit.bw_lim_events                2275                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                      65570                       # The number of ROB reads
system.cpu15.rob.rob_writes                     84229                       # The number of ROB writes
system.cpu15.timesIdled                           138                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          9592                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                    1038902                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                     28764                       # Number of Instructions Simulated
system.cpu15.committedOps                       28764                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             3.133674                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       3.133674                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             0.319114                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.319114                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                  43871                       # number of integer regfile reads
system.cpu15.int_regfile_writes                 19833                       # number of integer regfile writes
system.cpu15.fp_regfile_reads                   11117                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                   8117                       # number of floating regfile writes
system.cpu15.misc_regfile_reads                    78                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   43                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements             497                       # number of replacements
system.cpu15.dcache.tags.tagsinuse           8.165939                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs              5834                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs             553                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           10.549729                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data     8.165939                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.127593                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.127593                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses           16311                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses          16311                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data         3555                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total          3555                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data         2252                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         2252                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data           22                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data           15                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           15                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data         5807                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total           5807                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data         5807                       # number of overall hits
system.cpu15.dcache.overall_hits::total          5807                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data         1478                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         1478                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data          537                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total          537                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data            3                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data            5                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data         2015                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         2015                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data         2015                       # number of overall misses
system.cpu15.dcache.overall_misses::total         2015                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data    117625554                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total    117625554                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data     81744778                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total     81744778                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data       284445                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total       284445                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data        29025                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total        29025                       # number of StoreCondReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data    199370332                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total    199370332                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data    199370332                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total    199370332                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data         5033                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total         5033                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data         2789                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         2789                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data         7822                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total         7822                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data         7822                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total         7822                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.293662                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.293662                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.192542                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.192542                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.120000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.120000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.257607                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.257607                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.257607                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.257607                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 79584.271989                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 79584.271989                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 152224.912477                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 152224.912477                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data        94815                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total        94815                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data         5805                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 98943.092804                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 98943.092804                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 98943.092804                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 98943.092804                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs         2847                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs             113                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    25.194690                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks          333                       # number of writebacks
system.cpu15.dcache.writebacks::total             333                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data         1021                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total         1021                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data          404                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total          404                       # number of WriteReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::cpu15.data            1                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data         1425                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total         1425                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data         1425                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total         1425                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data          457                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total          457                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data          133                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total          133                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data            2                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data            5                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data          590                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total          590                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data          590                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total          590                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data     35367543                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total     35367543                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data     20878246                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total     20878246                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data        18576                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total        18576                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data        23220                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total        23220                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data     56245789                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total     56245789                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data     56245789                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total     56245789                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.090801                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.090801                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.047687                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.047687                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.080000                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.080000                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.075428                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.075428                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.075428                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.075428                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 77390.684902                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 77390.684902                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 156979.293233                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 156979.293233                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data         9288                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9288                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data         4644                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 95331.845763                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 95331.845763                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 95331.845763                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 95331.845763                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements              76                       # number of replacements
system.cpu15.icache.tags.tagsinuse          50.396603                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs              5550                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             467                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs           11.884368                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    50.396603                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.098431                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.098431                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          391                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2          317                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.763672                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses           12659                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses          12659                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst         5550                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total          5550                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst         5550                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total           5550                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst         5550                       # number of overall hits
system.cpu15.icache.overall_hits::total          5550                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst          546                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          546                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst          546                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          546                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst          546                       # number of overall misses
system.cpu15.icache.overall_misses::total          546                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst     29136456                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total     29136456                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst     29136456                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total     29136456                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst     29136456                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total     29136456                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst         6096                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total         6096                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst         6096                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total         6096                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst         6096                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total         6096                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.089567                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.089567                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.089567                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.089567                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.089567                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.089567                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 53363.472527                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 53363.472527                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 53363.472527                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 53363.472527                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 53363.472527                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 53363.472527                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs           41                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs           41                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks           76                       # number of writebacks
system.cpu15.icache.writebacks::total              76                       # number of writebacks
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst           79                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total           79                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst           79                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total           79                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst           79                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total           79                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst          467                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total          467                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst          467                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total          467                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst          467                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total          467                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst     22540815                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total     22540815                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst     22540815                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total     22540815                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst     22540815                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total     22540815                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.076608                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.076608                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.076608                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.076608                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.076608                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.076608                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 48267.269807                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 48267.269807                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 48267.269807                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 48267.269807                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 48267.269807                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 48267.269807                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      1843                       # number of replacements
system.l2.tags.tagsinuse                  4164.192249                       # Cycle average of tags in use
system.l2.tags.total_refs                       59832                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9709                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.162530                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2349.556329                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst     1211.199287                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data      444.016926                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       58.896647                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data        6.712260                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        9.461793                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data        6.071834                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        7.491946                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data        5.162825                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        2.718454                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data        5.932342                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        0.865200                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data        5.745581                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        0.340779                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data        4.619504                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        0.542787                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data        4.106583                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        2.333054                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data        3.463175                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        0.780217                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data        3.795988                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst        3.404266                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data        3.436863                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        1.813959                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data        4.443931                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        2.134204                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data        3.098811                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst        1.202103                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data        3.041872                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        0.235338                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data        3.771167                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        1.262701                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data        2.533526                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.143406                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.073926                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.027101                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.003595                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.000410                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000578                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.000371                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000457                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.000315                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000166                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000362                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.000351                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.000282                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.000251                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000142                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.000211                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.000232                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000208                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.000210                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000111                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.000271                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000130                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.000189                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000073                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.000186                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.000230                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000077                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.000155                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.254162                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7866                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1010                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4893                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1881                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.480103                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    685451                       # Number of tag accesses
system.l2.tags.data_accesses                   685451                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        20858                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            20858                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         6724                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6724                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu00.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu01.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu02.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu04.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu05.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu06.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu07.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu09.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu10.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu11.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu12.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu13.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu14.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   37                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu00.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu01.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu02.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu03.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu06.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu07.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu08.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu09.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu10.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu11.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu12.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu13.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu14.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 38                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data             2601                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data              138                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data              115                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data               99                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data              112                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data               78                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data              284                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data              127                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data               87                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data               79                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data              150                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data              103                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data              116                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data              111                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data               73                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data               68                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4341                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu00.inst          5910                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu01.inst           686                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu02.inst           776                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu03.inst           597                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu04.inst           809                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu05.inst           456                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu06.inst           968                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu07.inst           964                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu08.inst           590                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu09.inst           499                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu10.inst           983                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu11.inst           724                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu12.inst           791                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu13.inst          1006                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu14.inst           392                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu15.inst           434                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              16585                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu00.data         8653                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu01.data          675                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu02.data          540                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu03.data          383                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu04.data          630                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu05.data          239                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu06.data          772                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu07.data          765                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu08.data          433                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu09.data          317                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu10.data          928                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu11.data          480                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu12.data          670                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu13.data         1026                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu14.data          302                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu15.data          313                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             17126                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu00.inst                5910                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data               11254                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                 686                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data                 813                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                 776                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data                 655                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                 597                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data                 482                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                 809                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data                 742                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                 456                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data                 317                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                 968                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data                1056                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                 964                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data                 892                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                 590                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data                 520                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                 499                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data                 396                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                 983                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data                1078                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                 724                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data                 583                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                 791                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data                 786                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                1006                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data                1137                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                 392                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data                 375                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                 434                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data                 381                       # number of demand (read+write) hits
system.l2.demand_hits::total                    38052                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst               5910                       # number of overall hits
system.l2.overall_hits::cpu00.data              11254                       # number of overall hits
system.l2.overall_hits::cpu01.inst                686                       # number of overall hits
system.l2.overall_hits::cpu01.data                813                       # number of overall hits
system.l2.overall_hits::cpu02.inst                776                       # number of overall hits
system.l2.overall_hits::cpu02.data                655                       # number of overall hits
system.l2.overall_hits::cpu03.inst                597                       # number of overall hits
system.l2.overall_hits::cpu03.data                482                       # number of overall hits
system.l2.overall_hits::cpu04.inst                809                       # number of overall hits
system.l2.overall_hits::cpu04.data                742                       # number of overall hits
system.l2.overall_hits::cpu05.inst                456                       # number of overall hits
system.l2.overall_hits::cpu05.data                317                       # number of overall hits
system.l2.overall_hits::cpu06.inst                968                       # number of overall hits
system.l2.overall_hits::cpu06.data               1056                       # number of overall hits
system.l2.overall_hits::cpu07.inst                964                       # number of overall hits
system.l2.overall_hits::cpu07.data                892                       # number of overall hits
system.l2.overall_hits::cpu08.inst                590                       # number of overall hits
system.l2.overall_hits::cpu08.data                520                       # number of overall hits
system.l2.overall_hits::cpu09.inst                499                       # number of overall hits
system.l2.overall_hits::cpu09.data                396                       # number of overall hits
system.l2.overall_hits::cpu10.inst                983                       # number of overall hits
system.l2.overall_hits::cpu10.data               1078                       # number of overall hits
system.l2.overall_hits::cpu11.inst                724                       # number of overall hits
system.l2.overall_hits::cpu11.data                583                       # number of overall hits
system.l2.overall_hits::cpu12.inst                791                       # number of overall hits
system.l2.overall_hits::cpu12.data                786                       # number of overall hits
system.l2.overall_hits::cpu13.inst               1006                       # number of overall hits
system.l2.overall_hits::cpu13.data               1137                       # number of overall hits
system.l2.overall_hits::cpu14.inst                392                       # number of overall hits
system.l2.overall_hits::cpu14.data                375                       # number of overall hits
system.l2.overall_hits::cpu15.inst                434                       # number of overall hits
system.l2.overall_hits::cpu15.data                381                       # number of overall hits
system.l2.overall_hits::total                   38052                       # number of overall hits
system.l2.UpgradeReq_misses::cpu00.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu01.data           174                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data            13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu04.data           131                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu05.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data           216                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu07.data            43                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu08.data           166                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu09.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data            61                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data            41                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu12.data            49                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu13.data            33                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu15.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                942                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu00.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu02.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu03.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu04.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu05.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu06.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu07.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu08.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu10.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu11.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu12.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu13.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               61                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data           5091                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data             53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data             58                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data             49                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data             60                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data             42                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data             56                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data             57                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data             42                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data             51                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data             55                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data             44                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data             46                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5866                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu00.inst         1980                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu01.inst          249                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu02.inst          145                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu03.inst          126                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu04.inst           75                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu05.inst           65                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu06.inst           49                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu07.inst           69                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu08.inst           77                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu09.inst           55                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu10.inst          101                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu11.inst           89                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu12.inst           81                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu13.inst           66                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu14.inst           41                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu15.inst           33                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3301                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu00.data          832                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu01.data           70                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu02.data           58                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu03.data           49                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu04.data           63                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu05.data           56                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu06.data           56                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu07.data           53                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu08.data           39                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu09.data           37                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu10.data           43                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu11.data           56                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu12.data           39                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu13.data           69                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu14.data           49                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu15.data           28                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1597                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu00.inst              1980                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data              5923                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst               249                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data               123                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst               145                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data               116                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst               126                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data                98                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                75                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data               123                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                65                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data                98                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                49                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data               112                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                69                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data               110                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                77                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data                93                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                55                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data                79                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst               101                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data                97                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                89                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data               107                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                81                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data                93                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                66                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data               124                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                41                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data                93                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                33                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data                74                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10764                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst             1980                       # number of overall misses
system.l2.overall_misses::cpu00.data             5923                       # number of overall misses
system.l2.overall_misses::cpu01.inst              249                       # number of overall misses
system.l2.overall_misses::cpu01.data              123                       # number of overall misses
system.l2.overall_misses::cpu02.inst              145                       # number of overall misses
system.l2.overall_misses::cpu02.data              116                       # number of overall misses
system.l2.overall_misses::cpu03.inst              126                       # number of overall misses
system.l2.overall_misses::cpu03.data               98                       # number of overall misses
system.l2.overall_misses::cpu04.inst               75                       # number of overall misses
system.l2.overall_misses::cpu04.data              123                       # number of overall misses
system.l2.overall_misses::cpu05.inst               65                       # number of overall misses
system.l2.overall_misses::cpu05.data               98                       # number of overall misses
system.l2.overall_misses::cpu06.inst               49                       # number of overall misses
system.l2.overall_misses::cpu06.data              112                       # number of overall misses
system.l2.overall_misses::cpu07.inst               69                       # number of overall misses
system.l2.overall_misses::cpu07.data              110                       # number of overall misses
system.l2.overall_misses::cpu08.inst               77                       # number of overall misses
system.l2.overall_misses::cpu08.data               93                       # number of overall misses
system.l2.overall_misses::cpu09.inst               55                       # number of overall misses
system.l2.overall_misses::cpu09.data               79                       # number of overall misses
system.l2.overall_misses::cpu10.inst              101                       # number of overall misses
system.l2.overall_misses::cpu10.data               97                       # number of overall misses
system.l2.overall_misses::cpu11.inst               89                       # number of overall misses
system.l2.overall_misses::cpu11.data              107                       # number of overall misses
system.l2.overall_misses::cpu12.inst               81                       # number of overall misses
system.l2.overall_misses::cpu12.data               93                       # number of overall misses
system.l2.overall_misses::cpu13.inst               66                       # number of overall misses
system.l2.overall_misses::cpu13.data              124                       # number of overall misses
system.l2.overall_misses::cpu14.inst               41                       # number of overall misses
system.l2.overall_misses::cpu14.data               93                       # number of overall misses
system.l2.overall_misses::cpu15.inst               33                       # number of overall misses
system.l2.overall_misses::cpu15.data               74                       # number of overall misses
system.l2.overall_misses::total                 10764                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu00.data        18576                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu01.data        38313                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu02.data       138159                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu03.data        59211                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu04.data       102168                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu05.data        39474                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu06.data        81270                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu07.data        78948                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu08.data        59211                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu09.data        39474                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu10.data        77787                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu11.data       114939                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu12.data        40635                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu13.data       118422                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu14.data        38313                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu15.data        18576                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1063476                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu04.data        40635                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu06.data        40635                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu07.data        41796                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu08.data        39474                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu10.data        40635                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu12.data        40635                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu13.data        40635                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       284445                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data   1126625112                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data     11580975                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data     12708306                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data     10916883                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data     13149486                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data      9125460                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data     12243906                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data     12443150                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data     11834073                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data      9303489                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data     11420757                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data     11351097                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data     11621610                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data     12019833                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data      9740790                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data     10018269                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1296103196                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu00.inst    436442899                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu01.inst     51338259                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu02.inst     29027274                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu03.inst     25517432                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu04.inst     14294232                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu05.inst     11449782                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu06.inst      8688924                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu07.inst     11953656                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu08.inst     14080608                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu09.inst     10169199                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu10.inst     20938635                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu11.inst     16870491                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu12.inst     14587830                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu13.inst     11690109                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu14.inst      6974127                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu15.inst      6189291                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    690212748                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu00.data    184052169                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu01.data     15282243                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu02.data     12542283                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu03.data     10574388                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu04.data     13725342                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu05.data     12081366                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu06.data     12196305                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu07.data     11692431                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu08.data      8103780                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu09.data      7977231                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu10.data      9276390                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu11.data     11909538                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu12.data      8078238                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu13.data     14882859                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu14.data     10641726                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu15.data      6177681                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    349193970                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu00.inst    436442899                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data   1310677281                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst     51338259                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data     26863218                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst     29027274                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data     25250589                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst     25517432                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data     21491271                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst     14294232                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data     26874828                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst     11449782                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data     21206826                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst      8688924                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data     24440211                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst     11953656                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data     24135581                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst     14080608                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data     19937853                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst     10169199                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data     17280720                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst     20938635                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data     20697147                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst     16870491                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data     23260635                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst     14587830                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data     19699848                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst     11690109                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data     26902692                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst      6974127                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data     20382516                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst      6189291                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data     16195950                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2335509914                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst    436442899                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data   1310677281                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst     51338259                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data     26863218                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst     29027274                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data     25250589                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst     25517432                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data     21491271                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst     14294232                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data     26874828                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst     11449782                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data     21206826                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst      8688924                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data     24440211                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst     11953656                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data     24135581                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst     14080608                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data     19937853                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst     10169199                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data     17280720                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst     20938635                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data     20697147                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst     16870491                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data     23260635                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst     14587830                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data     19699848                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst     11690109                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data     26902692                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst      6974127                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data     20382516                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst      6189291                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data     16195950                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2335509914                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        20858                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        20858                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         6724                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6724                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data          178                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data          135                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data          220                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data           47                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data          166                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data           66                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data           43                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data           52                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data           35                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              979                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu03.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu04.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu05.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu06.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu07.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu08.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu09.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu10.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu11.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu12.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu13.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu14.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             99                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data         7692                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data          191                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data          173                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data          148                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data          172                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data          120                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data          340                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data          184                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data          141                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data          121                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data          204                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data          154                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data          170                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data          166                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data          117                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data          114                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10207                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu00.inst         7890                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu01.inst          935                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu02.inst          921                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu03.inst          723                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu04.inst          884                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu05.inst          521                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu06.inst         1017                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu07.inst         1033                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu08.inst          667                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu09.inst          554                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu10.inst         1084                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu11.inst          813                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu12.inst          872                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu13.inst         1072                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu14.inst          433                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu15.inst          467                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          19886                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu00.data         9485                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu01.data          745                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu02.data          598                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu03.data          432                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu04.data          693                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu05.data          295                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu06.data          828                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu07.data          818                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu08.data          472                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu09.data          354                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu10.data          971                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu11.data          536                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu12.data          709                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu13.data         1095                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu14.data          351                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu15.data          341                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18723                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst            7890                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data           17177                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst             935                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data             936                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst             921                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data             771                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst             723                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data             580                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst             884                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data             865                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst             521                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data             415                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst            1017                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data            1168                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst            1033                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data            1002                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst             667                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data             613                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst             554                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data             475                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst            1084                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data            1175                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst             813                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data             690                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst             872                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data             879                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst            1072                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data            1261                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst             433                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data             468                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst             467                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data             455                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                48816                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst           7890                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data          17177                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst            935                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data            936                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst            921                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data            771                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst            723                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data            580                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst            884                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data            865                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst            521                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data            415                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst           1017                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data           1168                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst           1033                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data           1002                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst            667                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data            613                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst            554                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data            475                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst           1084                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data           1175                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst            813                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data            690                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst            872                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data            879                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst           1072                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data           1261                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst            433                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data            468                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst            467                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data            455                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               48816                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.285714                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu01.data     0.977528                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data     0.928571                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu04.data     0.970370                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu05.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data     0.981818                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu07.data     0.914894                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu08.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu09.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data     0.924242                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data     0.953488                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu12.data     0.942308                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu13.data     0.942857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu15.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.962206                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu00.data     0.200000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu02.data     0.428571                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu03.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu05.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu06.data     0.777778                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu07.data     0.461538                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu08.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu10.data     0.823529                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu11.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu12.data     0.285714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu13.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.616162                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.661856                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.277487                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.335260                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.331081                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.348837                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.350000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.164706                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.309783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.382979                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.347107                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.264706                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.331169                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.317647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.331325                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.376068                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.403509                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.574704                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu00.inst     0.250951                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu01.inst     0.266310                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu02.inst     0.157438                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu03.inst     0.174274                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu04.inst     0.084842                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu05.inst     0.124760                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu06.inst     0.048181                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu07.inst     0.066796                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu08.inst     0.115442                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu09.inst     0.099278                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu10.inst     0.093173                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu11.inst     0.109471                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu12.inst     0.092890                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu13.inst     0.061567                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu14.inst     0.094688                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu15.inst     0.070664                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.165996                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu00.data     0.087717                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu01.data     0.093960                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu02.data     0.096990                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu03.data     0.113426                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu04.data     0.090909                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu05.data     0.189831                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu06.data     0.067633                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu07.data     0.064792                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu08.data     0.082627                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu09.data     0.104520                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu10.data     0.044284                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu11.data     0.104478                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu12.data     0.055007                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu13.data     0.063014                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu14.data     0.139601                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu15.data     0.082111                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.085296                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.250951                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.344822                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.266310                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.131410                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.157438                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.150454                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.174274                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.168966                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.084842                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.142197                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.124760                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.236145                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.048181                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.095890                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.066796                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.109780                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.115442                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.151713                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.099278                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.166316                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.093173                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.082553                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.109471                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.155072                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.092890                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.105802                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.061567                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.098335                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.094688                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.198718                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.070664                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.162637                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.220501                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.250951                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.344822                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.266310                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.131410                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.157438                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.150454                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.174274                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.168966                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.084842                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.142197                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.124760                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.236145                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.048181                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.095890                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.066796                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.109780                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.115442                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.151713                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.099278                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.166316                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.093173                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.082553                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.109471                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.155072                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.092890                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.105802                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.061567                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.098335                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.094688                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.198718                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.070664                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.162637                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.220501                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu00.data         9288                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu01.data   220.189655                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu02.data 10627.615385                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu03.data 14802.750000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu04.data   779.908397                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu05.data        19737                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu06.data   376.250000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu07.data         1836                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu08.data   356.692771                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu09.data  9868.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu10.data  1275.196721                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu11.data  2803.390244                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu12.data   829.285714                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu13.data  3588.545455                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu14.data 19156.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu15.data        18576                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1128.955414                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu04.data 20317.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu06.data         5805                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu07.data         6966                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu08.data        13158                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu10.data  2902.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu12.data 20317.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu13.data         2709                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4663.032787                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 221297.409546                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 218508.962264                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 219108.724138                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 222793.530612                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 219158.100000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 217272.857143                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 218641.178571                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 218300.877193                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 219149.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 221511.642857                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 211495.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 222570.529412                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data       215215                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 218542.418182                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 221381.590909                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 217788.456522                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 220951.789294                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu00.inst 220425.706566                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu01.inst 206177.746988                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu02.inst 200188.096552                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu03.inst 202519.301587                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu04.inst 190589.760000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu05.inst 176150.492308                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu06.inst 177324.979592                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu07.inst 173241.391304                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu08.inst 182865.038961                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu09.inst 184894.527273                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu10.inst 207313.217822                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu11.inst 189556.078652                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu12.inst 180096.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu13.inst 177122.863636                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu14.inst 170100.658537                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu15.inst 187554.272727                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 209092.016965                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu00.data 221216.549279                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu01.data 218317.757143                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu02.data 216246.258621                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu03.data 215803.836735                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu04.data 217862.571429                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu05.data 215738.678571                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu06.data 217791.160714                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu07.data 220611.905660                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu08.data 207789.230769                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu09.data 215600.837838                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu10.data       215730                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu11.data 212670.321429                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu12.data 207134.307692                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu13.data 215693.608696                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu14.data 217178.081633                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu15.data 220631.464286                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 218656.211647                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 220425.706566                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 221286.051157                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 206177.746988                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 218400.146341                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 200188.096552                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 217677.491379                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 202519.301587                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 219298.683673                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 190589.760000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 218494.536585                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 176150.492308                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 216396.183673                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 177324.979592                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 218216.169643                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 173241.391304                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 219414.372727                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 182865.038961                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 214385.516129                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 184894.527273                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 218743.291139                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 207313.217822                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 213372.649485                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 189556.078652                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 217389.112150                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 180096.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 211826.322581                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 177122.863636                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 216957.193548                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 170100.658537                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 219166.838710                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst 187554.272727                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 218864.189189                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 216974.165180                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 220425.706566                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 221286.051157                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 206177.746988                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 218400.146341                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 200188.096552                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 217677.491379                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 202519.301587                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 219298.683673                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 190589.760000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 218494.536585                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 176150.492308                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 216396.183673                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 177324.979592                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 218216.169643                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 173241.391304                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 219414.372727                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 182865.038961                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 214385.516129                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 184894.527273                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 218743.291139                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 207313.217822                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 213372.649485                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 189556.078652                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 217389.112150                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 180096.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 211826.322581                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 177122.863636                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 216957.193548                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 170100.658537                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 219166.838710                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst 187554.272727                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 218864.189189                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 216974.165180                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                102                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             5858                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         6                       # number of cycles access was blocked
system.l2.blocked::no_targets                      44                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs             17                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   133.136364                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1349                       # number of writebacks
system.l2.writebacks::total                      1349                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu00.inst           35                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu01.inst           71                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu02.inst           76                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu03.inst           62                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu04.inst           50                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu05.inst           58                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu06.inst           45                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu07.inst           64                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu08.inst           56                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu09.inst           47                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu10.inst           69                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu11.inst           72                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu12.inst           60                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu13.inst           52                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu14.inst           38                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu15.inst           21                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           876                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu00.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu01.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu02.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu03.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu04.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu05.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu06.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu07.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu08.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu09.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu10.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu11.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu12.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu13.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu14.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           61                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst             35                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             71                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             76                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             62                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             50                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst             58                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             45                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst             64                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst             56                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst             47                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst             69                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst             72                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst             60                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst             52                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst             38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst             21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 937                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst            35                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            71                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            76                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            62                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            50                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst            58                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            45                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst            64                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst            56                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst            47                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst            69                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst            72                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst            60                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst            52                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst            38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst            21                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                937                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks            7                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             7                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data          174                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu04.data          131                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu05.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data          216                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu07.data           43                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu08.data          166                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu09.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data           61                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data           41                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu12.data           49                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu13.data           33                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu15.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           942                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu00.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu02.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu03.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu04.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu05.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu06.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu07.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu08.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu10.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu11.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu12.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu13.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           61                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data         5091                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data           58                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data           49                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data           60                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data           42                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data           56                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data           57                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data           42                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data           51                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data           55                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data           44                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data           46                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5866                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu00.inst         1945                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu01.inst          178                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu02.inst           69                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu03.inst           64                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu04.inst           25                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu05.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu06.inst            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu07.inst            5                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu08.inst           21                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu09.inst            8                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu10.inst           32                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu11.inst           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu12.inst           21                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu13.inst           14                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu14.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu15.inst           12                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2425                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu00.data          829                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu01.data           65                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu02.data           54                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu03.data           46                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu04.data           62                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu05.data           51                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu06.data           53                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu07.data           50                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu08.data           34                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu09.data           32                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu10.data           39                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu11.data           50                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu12.data           33                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu13.data           64                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu14.data           46                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu15.data           28                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1536                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst         1945                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data         5920                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst          178                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data          118                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           69                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data          112                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst           64                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data           95                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data          122                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data           93                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data          109                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data          107                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data           88                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data           74                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst           32                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data           93                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data          101                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data           87                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data          119                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data           90                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data           74                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9827                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst         1945                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data         5920                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst          178                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data          118                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           69                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data          112                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst           64                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data           95                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data          122                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data           93                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data          109                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data          107                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data           88                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data           74                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst           32                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data           93                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data          101                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data           87                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data          119                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data           90                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data           74                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9827                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data        27115                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data      2627468                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data       189596                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data        58164                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu04.data      1976447                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu05.data        28828                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data      3270579                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu07.data       640136                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu08.data      2495876                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu09.data        59034                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data       905658                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data       616464                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu12.data       734019                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu13.data       488462                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data        27446                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu15.data        13719                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     14159011                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu00.data        15346                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data        43905                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu02.data        43059                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu03.data        29433                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu04.data        29742                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu05.data        29026                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu06.data       105356                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu07.data        88888                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu08.data        42490                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu10.data       204989                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu11.data        15590                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu12.data        30159                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu13.data       222034                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       900017                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data   1099796720                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data     11300558                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data     12404111                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data     10656193                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data     12835511                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data      8900938                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data     11951836                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data     12147503                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data     11549541                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data      9082219                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data     11138559                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data     11081992                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data     11339466                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data     11730035                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data      9509230                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data      9772823                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1265197235                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu00.inst    419330810                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu01.inst     38377759                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu02.inst     14883318                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu03.inst     13812619                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu04.inst      5413613                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu05.inst      1513682                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu06.inst       860418                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu07.inst      1078482                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu08.inst      4537879                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu09.inst      1725270                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu10.inst      6924497                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu11.inst      3666917                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu12.inst      4526319                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu13.inst      3069559                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu14.inst       645184                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu15.inst      2595440                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    522961766                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu00.data    179129376                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu01.data     14041001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu02.data     11648775                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu03.data      9941103                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu04.data     13364969                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu05.data     11052786                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu06.data     11444934                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu07.data     10795537                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu08.data      7329461                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu09.data      6918567                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu10.data      8425552                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu11.data     10823896                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu12.data      7134037                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu13.data     13837170                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu14.data      9969864                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu15.data      6029572                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    331886600                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst    419330810                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data   1278926096                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst     38377759                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data     25341559                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst     14883318                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data     24052886                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst     13812619                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data     20597296                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst      5413613                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data     26200480                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst      1513682                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data     19953724                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst       860418                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data     23396770                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst      1078482                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data     22943040                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst      4537879                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data     18879002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst      1725270                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data     16000786                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst      6924497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data     19564111                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst      3666917                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data     21905888                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst      4526319                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data     18473503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst      3069559                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data     25567205                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst       645184                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data     19479094                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst      2595440                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data     15802395                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2120045601                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst    419330810                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data   1278926096                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst     38377759                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data     25341559                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst     14883318                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data     24052886                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst     13812619                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data     20597296                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst      5413613                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data     26200480                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst      1513682                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data     19953724                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst       860418                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data     23396770                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst      1078482                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data     22943040                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst      4537879                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data     18879002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst      1725270                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data     16000786                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst      6924497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data     19564111                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst      3666917                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data     21905888                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst      4526319                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data     18473503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst      3069559                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data     25567205                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst       645184                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data     19479094                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst      2595440                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data     15802395                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2120045601                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.285714                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data     0.977528                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data     0.928571                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu04.data     0.970370                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu05.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data     0.981818                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu07.data     0.914894                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu09.data     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data     0.924242                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data     0.953488                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu12.data     0.942308                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu13.data     0.942857                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.962206                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu00.data     0.200000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu02.data     0.428571                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu03.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu06.data     0.777778                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu07.data     0.461538                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu08.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu10.data     0.823529                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu11.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu12.data     0.285714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu13.data     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.616162                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.661856                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.277487                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.335260                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.331081                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.348837                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.350000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.164706                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.309783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.382979                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.347107                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.264706                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.331169                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.317647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.331325                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.376068                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.403509                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.574704                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu00.inst     0.246515                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu01.inst     0.190374                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu02.inst     0.074919                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu03.inst     0.088520                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu04.inst     0.028281                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu05.inst     0.013436                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu06.inst     0.003933                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu07.inst     0.004840                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu08.inst     0.031484                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu09.inst     0.014440                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu10.inst     0.029520                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu11.inst     0.020910                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu12.inst     0.024083                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu13.inst     0.013060                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu14.inst     0.006928                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu15.inst     0.025696                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.121945                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu00.data     0.087401                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu01.data     0.087248                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu02.data     0.090301                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu03.data     0.106481                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu04.data     0.089466                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu05.data     0.172881                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu06.data     0.064010                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu07.data     0.061125                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu08.data     0.072034                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu09.data     0.090395                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu10.data     0.040165                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu11.data     0.093284                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu12.data     0.046544                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu13.data     0.058447                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu14.data     0.131054                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu15.data     0.082111                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.082038                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.246515                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.344647                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.190374                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.126068                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.074919                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.145266                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.088520                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.163793                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.028281                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.141040                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.013436                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.224096                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.003933                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.093322                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.004840                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.106786                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.031484                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.143556                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.014440                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.155789                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.029520                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.079149                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.020910                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.146377                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.024083                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.098976                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.013060                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.094370                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.006928                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.192308                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.025696                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.162637                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.201307                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.246515                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.344647                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.190374                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.126068                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.074919                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.145266                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.088520                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.163793                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.028281                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.141040                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.013436                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.224096                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.003933                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.093322                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.004840                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.106786                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.031484                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.143556                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.014440                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.155789                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.029520                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.079149                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.020910                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.146377                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.024083                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.098976                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.013060                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.094370                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.006928                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.192308                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.025696                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.162637                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.201307                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data 13557.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 15100.390805                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data 14584.307692                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data        14541                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu04.data 15087.381679                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu05.data        14414                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data 15141.569444                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu07.data 14886.883721                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu08.data 15035.397590                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu09.data 14758.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data 14846.852459                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data 15035.707317                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu12.data 14979.979592                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu13.data 14801.878788                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data        13723                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu15.data        13719                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 15030.797240                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu00.data        15346                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data        14635                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu02.data        14353                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu03.data 14716.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu04.data        14871                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu05.data        14513                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu06.data 15050.857143                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu07.data 14814.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu08.data 14163.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu10.data 14642.071429                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu11.data        15590                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu12.data 15079.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu13.data 14802.266667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 14754.377049                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 216027.640935                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 213218.075472                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 213863.982759                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 217473.326531                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 213925.183333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 211927.095238                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 213425.642857                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 213114.087719                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 213880.388889                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 216243.309524                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 206269.611111                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 217293.960784                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 209990.111111                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 213273.363636                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 216118.863636                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 212452.673913                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 215683.129049                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu00.inst 215594.246787                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu01.inst 215605.387640                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu02.inst 215700.260870                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu03.inst 215822.171875                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu04.inst 216544.520000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu05.inst 216240.285714                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu06.inst 215104.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu07.inst 215696.400000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu08.inst 216089.476190                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu09.inst 215658.750000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu10.inst 216390.531250                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu11.inst       215701                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu12.inst       215539                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu13.inst 219254.214286                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu14.inst 215061.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu15.inst 216286.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 215654.336495                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu00.data 216078.861279                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu01.data 216015.400000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu02.data 215718.055556                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu03.data 216110.934783                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu04.data 215564.016129                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu05.data 216721.294118                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu06.data 215942.150943                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu07.data 215910.740000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu08.data 215572.382353                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu09.data 216205.218750                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu10.data 216039.794872                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu11.data 216477.920000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu12.data 216182.939394                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu13.data 216205.781250                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu14.data 216736.173913                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu15.data 215341.857143                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 216072.005208                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 215594.246787                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 216034.813514                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 215605.387640                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 214758.974576                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 215700.260870                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 214757.910714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst 215822.171875                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 216813.642105                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst 216544.520000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 214758.032787                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst 216240.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 214556.172043                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst 215104.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 214649.266055                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst 215696.400000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 214420.934579                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst 216089.476190                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 214534.113636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst 215658.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 216226.837838                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst 216390.531250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 210366.784946                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst       215701                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 216889.980198                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst       215539                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 212339.114943                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst 219254.214286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 214850.462185                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst 215061.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 216434.377778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst 216286.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 213545.878378                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 215736.806859                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 215594.246787                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 216034.813514                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 215605.387640                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 214758.974576                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 215700.260870                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 214757.910714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst 215822.171875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 216813.642105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst 216544.520000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 214758.032787                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst 216240.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 214556.172043                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst 215104.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 214649.266055                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst 215696.400000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 214420.934579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst 216089.476190                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 214534.113636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst 215658.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 216226.837838                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst 216390.531250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 210366.784946                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst       215701                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 216889.980198                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst       215539                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 212339.114943                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst 219254.214286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 214850.462185                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst 215061.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 216434.377778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst 216286.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 213545.878378                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 215736.806859                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               3961                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1349                       # Transaction distribution
system.membus.trans_dist::CleanEvict              294                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1571                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            369                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5897                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5850                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3961                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        23253                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  23253                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       714240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  714240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              969                       # Total snoops (count)
system.membus.snoop_fanout::samples             15467                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15467    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15467                       # Request fanout histogram
system.membus.reqLayer0.occupancy            26138668                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           49055000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        99203                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        38031                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        26992                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            207                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          181                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           26                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             43609                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        22207                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        12536                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           10085                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1592                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           407                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1999                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           26                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           26                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10537                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10537                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         19886                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        23723                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        23158                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side        52059                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         2317                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side         3896                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side         2285                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side         2648                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side         1707                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side         2011                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side         2169                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side         3434                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side         1153                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         1508                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side         2565                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side         4834                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side         2615                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side         3953                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side         1541                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side         2371                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side         1232                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side         1586                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side         2767                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side         4642                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side         1973                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side         2635                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side         2147                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side         3298                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side         2750                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side         4767                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side          919                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side         1550                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side         1010                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side         1550                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                149050                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side       977152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side      1916928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side        88448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side       100096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side        87296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side        84032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side        62976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side        61312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side        82240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side        94016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side        40448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side        42880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side        99072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side       128256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side       101248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side       108160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side        55936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side        68032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side        43392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side        51008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side       107712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side       123520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side        74240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side        72960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side        81600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side        96448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side       107392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side       136832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side        31104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side        51520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side        34752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side        50432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5261440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            8120                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            58051                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.939674                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           3.639275                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  35893     61.83%     61.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7514     12.94%     74.77% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1954      3.37%     78.14% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1415      2.44%     80.58% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1367      2.35%     82.93% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1275      2.20%     85.13% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   1162      2.00%     87.13% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   1098      1.89%     89.02% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   1024      1.76%     90.79% # Request fanout histogram
system.tol2bus.snoop_fanout::9                    952      1.64%     92.43% # Request fanout histogram
system.tol2bus.snoop_fanout::10                   872      1.50%     93.93% # Request fanout histogram
system.tol2bus.snoop_fanout::11                   878      1.51%     95.44% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   770      1.33%     96.77% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   711      1.22%     97.99% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   684      1.18%     99.17% # Request fanout histogram
system.tol2bus.snoop_fanout::15                   477      0.82%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     5      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              58051                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          192832683                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          27868758                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          61335373                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3363678                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           5540107                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           3342132                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           3564144                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           2608043                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           2742194                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           3150913                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           5011372                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          1890911                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy          2089732                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          3614248                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy          6806710                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          3687135                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy          5649292                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          2398281                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy          2992925                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy          1995884                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy          2133473                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          3880616                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy          6588521                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy          2932221                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy          3857666                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          3130179                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy          4583503                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy          3817124                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy          6763790                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          1557561                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy          2058625                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy          1659996                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy          2087730                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
