Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Feb 29 15:05:56 2024
| Host         : cseelab812 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CE869_CPU_SYS_timing_summary_routed.rpt -pb CE869_CPU_SYS_timing_summary_routed.pb -rpx CE869_CPU_SYS_timing_summary_routed.rpx -warn_on_violation
| Design       : CE869_CPU_SYS
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: freq_div/ckState_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.912        0.000                      0                   65        0.338        0.000                      0                   65        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.912        0.000                      0                   65        0.338        0.000                      0                   65        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.912ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.338ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.912ns  (required time - arrival time)
  Source:                 freq_div/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_div/state_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.590ns  (logic 2.481ns (44.385%)  route 3.109ns (55.615%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.621     5.142    freq_div/clk
    SLICE_X62Y22         FDRE                                         r  freq_div/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  freq_div/state_reg[0]/Q
                         net (fo=3, routed)           0.652     6.250    freq_div/state_reg[0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.830 r  freq_div/state_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.830    freq_div/state_reg[0]_i_10_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  freq_div/state_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.944    freq_div/state_reg[0]_i_11_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  freq_div/state_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.009     7.067    freq_div/state_reg[0]_i_12_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  freq_div/state_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.181    freq_div/state_reg[0]_i_13_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  freq_div/state_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.295    freq_div/state_reg[0]_i_14_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  freq_div/state_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.409    freq_div/state_reg[0]_i_15_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  freq_div/state_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.523    freq_div/state_reg[0]_i_16_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.857 f  freq_div/state_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.832     8.689    freq_div/plusOp[30]
    SLICE_X64Y28         LUT6 (Prop_lut6_I1_O)        0.303     8.992 r  freq_div/state[0]_i_8/O
                         net (fo=1, routed)           0.561     9.553    freq_div/state[0]_i_8_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.677 r  freq_div/state[0]_i_1/O
                         net (fo=33, routed)          1.055    10.732    freq_div/clear
    SLICE_X62Y28         FDRE                                         r  freq_div/state_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507    14.848    freq_div/clk
    SLICE_X62Y28         FDRE                                         r  freq_div/state_reg[24]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X62Y28         FDRE (Setup_fdre_C_R)       -0.429    14.644    freq_div/state_reg[24]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                         -10.732    
  -------------------------------------------------------------------
                         slack                                  3.912    

Slack (MET) :             3.912ns  (required time - arrival time)
  Source:                 freq_div/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_div/state_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.590ns  (logic 2.481ns (44.385%)  route 3.109ns (55.615%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.621     5.142    freq_div/clk
    SLICE_X62Y22         FDRE                                         r  freq_div/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  freq_div/state_reg[0]/Q
                         net (fo=3, routed)           0.652     6.250    freq_div/state_reg[0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.830 r  freq_div/state_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.830    freq_div/state_reg[0]_i_10_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  freq_div/state_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.944    freq_div/state_reg[0]_i_11_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  freq_div/state_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.009     7.067    freq_div/state_reg[0]_i_12_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  freq_div/state_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.181    freq_div/state_reg[0]_i_13_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  freq_div/state_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.295    freq_div/state_reg[0]_i_14_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  freq_div/state_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.409    freq_div/state_reg[0]_i_15_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  freq_div/state_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.523    freq_div/state_reg[0]_i_16_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.857 f  freq_div/state_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.832     8.689    freq_div/plusOp[30]
    SLICE_X64Y28         LUT6 (Prop_lut6_I1_O)        0.303     8.992 r  freq_div/state[0]_i_8/O
                         net (fo=1, routed)           0.561     9.553    freq_div/state[0]_i_8_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.677 r  freq_div/state[0]_i_1/O
                         net (fo=33, routed)          1.055    10.732    freq_div/clear
    SLICE_X62Y28         FDRE                                         r  freq_div/state_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507    14.848    freq_div/clk
    SLICE_X62Y28         FDRE                                         r  freq_div/state_reg[25]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X62Y28         FDRE (Setup_fdre_C_R)       -0.429    14.644    freq_div/state_reg[25]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                         -10.732    
  -------------------------------------------------------------------
                         slack                                  3.912    

Slack (MET) :             3.912ns  (required time - arrival time)
  Source:                 freq_div/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_div/state_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.590ns  (logic 2.481ns (44.385%)  route 3.109ns (55.615%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.621     5.142    freq_div/clk
    SLICE_X62Y22         FDRE                                         r  freq_div/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  freq_div/state_reg[0]/Q
                         net (fo=3, routed)           0.652     6.250    freq_div/state_reg[0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.830 r  freq_div/state_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.830    freq_div/state_reg[0]_i_10_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  freq_div/state_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.944    freq_div/state_reg[0]_i_11_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  freq_div/state_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.009     7.067    freq_div/state_reg[0]_i_12_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  freq_div/state_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.181    freq_div/state_reg[0]_i_13_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  freq_div/state_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.295    freq_div/state_reg[0]_i_14_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  freq_div/state_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.409    freq_div/state_reg[0]_i_15_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  freq_div/state_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.523    freq_div/state_reg[0]_i_16_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.857 f  freq_div/state_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.832     8.689    freq_div/plusOp[30]
    SLICE_X64Y28         LUT6 (Prop_lut6_I1_O)        0.303     8.992 r  freq_div/state[0]_i_8/O
                         net (fo=1, routed)           0.561     9.553    freq_div/state[0]_i_8_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.677 r  freq_div/state[0]_i_1/O
                         net (fo=33, routed)          1.055    10.732    freq_div/clear
    SLICE_X62Y28         FDRE                                         r  freq_div/state_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507    14.848    freq_div/clk
    SLICE_X62Y28         FDRE                                         r  freq_div/state_reg[26]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X62Y28         FDRE (Setup_fdre_C_R)       -0.429    14.644    freq_div/state_reg[26]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                         -10.732    
  -------------------------------------------------------------------
                         slack                                  3.912    

Slack (MET) :             3.912ns  (required time - arrival time)
  Source:                 freq_div/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_div/state_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.590ns  (logic 2.481ns (44.385%)  route 3.109ns (55.615%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.621     5.142    freq_div/clk
    SLICE_X62Y22         FDRE                                         r  freq_div/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  freq_div/state_reg[0]/Q
                         net (fo=3, routed)           0.652     6.250    freq_div/state_reg[0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.830 r  freq_div/state_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.830    freq_div/state_reg[0]_i_10_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  freq_div/state_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.944    freq_div/state_reg[0]_i_11_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  freq_div/state_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.009     7.067    freq_div/state_reg[0]_i_12_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  freq_div/state_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.181    freq_div/state_reg[0]_i_13_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  freq_div/state_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.295    freq_div/state_reg[0]_i_14_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  freq_div/state_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.409    freq_div/state_reg[0]_i_15_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  freq_div/state_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.523    freq_div/state_reg[0]_i_16_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.857 f  freq_div/state_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.832     8.689    freq_div/plusOp[30]
    SLICE_X64Y28         LUT6 (Prop_lut6_I1_O)        0.303     8.992 r  freq_div/state[0]_i_8/O
                         net (fo=1, routed)           0.561     9.553    freq_div/state[0]_i_8_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.677 r  freq_div/state[0]_i_1/O
                         net (fo=33, routed)          1.055    10.732    freq_div/clear
    SLICE_X62Y28         FDRE                                         r  freq_div/state_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507    14.848    freq_div/clk
    SLICE_X62Y28         FDRE                                         r  freq_div/state_reg[27]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X62Y28         FDRE (Setup_fdre_C_R)       -0.429    14.644    freq_div/state_reg[27]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                         -10.732    
  -------------------------------------------------------------------
                         slack                                  3.912    

Slack (MET) :             3.913ns  (required time - arrival time)
  Source:                 freq_div/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_div/state_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.590ns  (logic 2.481ns (44.384%)  route 3.109ns (55.616%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.621     5.142    freq_div/clk
    SLICE_X62Y22         FDRE                                         r  freq_div/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  freq_div/state_reg[0]/Q
                         net (fo=3, routed)           0.652     6.250    freq_div/state_reg[0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.830 r  freq_div/state_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.830    freq_div/state_reg[0]_i_10_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  freq_div/state_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.944    freq_div/state_reg[0]_i_11_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  freq_div/state_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.009     7.067    freq_div/state_reg[0]_i_12_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  freq_div/state_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.181    freq_div/state_reg[0]_i_13_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  freq_div/state_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.295    freq_div/state_reg[0]_i_14_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  freq_div/state_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.409    freq_div/state_reg[0]_i_15_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  freq_div/state_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.523    freq_div/state_reg[0]_i_16_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.857 f  freq_div/state_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.832     8.689    freq_div/plusOp[30]
    SLICE_X64Y28         LUT6 (Prop_lut6_I1_O)        0.303     8.992 r  freq_div/state[0]_i_8/O
                         net (fo=1, routed)           0.561     9.553    freq_div/state[0]_i_8_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.677 r  freq_div/state[0]_i_1/O
                         net (fo=33, routed)          1.055    10.732    freq_div/clear
    SLICE_X62Y29         FDRE                                         r  freq_div/state_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    freq_div/clk
    SLICE_X62Y29         FDRE                                         r  freq_div/state_reg[28]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y29         FDRE (Setup_fdre_C_R)       -0.429    14.645    freq_div/state_reg[28]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                         -10.732    
  -------------------------------------------------------------------
                         slack                                  3.913    

Slack (MET) :             3.913ns  (required time - arrival time)
  Source:                 freq_div/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_div/state_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.590ns  (logic 2.481ns (44.384%)  route 3.109ns (55.616%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.621     5.142    freq_div/clk
    SLICE_X62Y22         FDRE                                         r  freq_div/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  freq_div/state_reg[0]/Q
                         net (fo=3, routed)           0.652     6.250    freq_div/state_reg[0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.830 r  freq_div/state_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.830    freq_div/state_reg[0]_i_10_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  freq_div/state_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.944    freq_div/state_reg[0]_i_11_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  freq_div/state_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.009     7.067    freq_div/state_reg[0]_i_12_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  freq_div/state_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.181    freq_div/state_reg[0]_i_13_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  freq_div/state_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.295    freq_div/state_reg[0]_i_14_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  freq_div/state_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.409    freq_div/state_reg[0]_i_15_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  freq_div/state_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.523    freq_div/state_reg[0]_i_16_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.857 f  freq_div/state_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.832     8.689    freq_div/plusOp[30]
    SLICE_X64Y28         LUT6 (Prop_lut6_I1_O)        0.303     8.992 r  freq_div/state[0]_i_8/O
                         net (fo=1, routed)           0.561     9.553    freq_div/state[0]_i_8_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.677 r  freq_div/state[0]_i_1/O
                         net (fo=33, routed)          1.055    10.732    freq_div/clear
    SLICE_X62Y29         FDRE                                         r  freq_div/state_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    freq_div/clk
    SLICE_X62Y29         FDRE                                         r  freq_div/state_reg[29]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y29         FDRE (Setup_fdre_C_R)       -0.429    14.645    freq_div/state_reg[29]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                         -10.732    
  -------------------------------------------------------------------
                         slack                                  3.913    

Slack (MET) :             3.913ns  (required time - arrival time)
  Source:                 freq_div/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_div/state_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.590ns  (logic 2.481ns (44.384%)  route 3.109ns (55.616%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.621     5.142    freq_div/clk
    SLICE_X62Y22         FDRE                                         r  freq_div/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  freq_div/state_reg[0]/Q
                         net (fo=3, routed)           0.652     6.250    freq_div/state_reg[0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.830 r  freq_div/state_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.830    freq_div/state_reg[0]_i_10_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  freq_div/state_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.944    freq_div/state_reg[0]_i_11_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  freq_div/state_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.009     7.067    freq_div/state_reg[0]_i_12_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  freq_div/state_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.181    freq_div/state_reg[0]_i_13_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  freq_div/state_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.295    freq_div/state_reg[0]_i_14_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  freq_div/state_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.409    freq_div/state_reg[0]_i_15_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  freq_div/state_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.523    freq_div/state_reg[0]_i_16_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.857 f  freq_div/state_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.832     8.689    freq_div/plusOp[30]
    SLICE_X64Y28         LUT6 (Prop_lut6_I1_O)        0.303     8.992 r  freq_div/state[0]_i_8/O
                         net (fo=1, routed)           0.561     9.553    freq_div/state[0]_i_8_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.677 r  freq_div/state[0]_i_1/O
                         net (fo=33, routed)          1.055    10.732    freq_div/clear
    SLICE_X62Y29         FDRE                                         r  freq_div/state_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    freq_div/clk
    SLICE_X62Y29         FDRE                                         r  freq_div/state_reg[30]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y29         FDRE (Setup_fdre_C_R)       -0.429    14.645    freq_div/state_reg[30]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                         -10.732    
  -------------------------------------------------------------------
                         slack                                  3.913    

Slack (MET) :             3.913ns  (required time - arrival time)
  Source:                 freq_div/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_div/state_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.590ns  (logic 2.481ns (44.384%)  route 3.109ns (55.616%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.621     5.142    freq_div/clk
    SLICE_X62Y22         FDRE                                         r  freq_div/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  freq_div/state_reg[0]/Q
                         net (fo=3, routed)           0.652     6.250    freq_div/state_reg[0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.830 r  freq_div/state_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.830    freq_div/state_reg[0]_i_10_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  freq_div/state_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.944    freq_div/state_reg[0]_i_11_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  freq_div/state_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.009     7.067    freq_div/state_reg[0]_i_12_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  freq_div/state_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.181    freq_div/state_reg[0]_i_13_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  freq_div/state_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.295    freq_div/state_reg[0]_i_14_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  freq_div/state_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.409    freq_div/state_reg[0]_i_15_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  freq_div/state_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.523    freq_div/state_reg[0]_i_16_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.857 f  freq_div/state_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.832     8.689    freq_div/plusOp[30]
    SLICE_X64Y28         LUT6 (Prop_lut6_I1_O)        0.303     8.992 r  freq_div/state[0]_i_8/O
                         net (fo=1, routed)           0.561     9.553    freq_div/state[0]_i_8_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.677 r  freq_div/state[0]_i_1/O
                         net (fo=33, routed)          1.055    10.732    freq_div/clear
    SLICE_X62Y29         FDRE                                         r  freq_div/state_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    freq_div/clk
    SLICE_X62Y29         FDRE                                         r  freq_div/state_reg[31]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y29         FDRE (Setup_fdre_C_R)       -0.429    14.645    freq_div/state_reg[31]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                         -10.732    
  -------------------------------------------------------------------
                         slack                                  3.913    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 freq_div/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_div/state_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.448ns  (logic 2.481ns (45.541%)  route 2.967ns (54.459%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.621     5.142    freq_div/clk
    SLICE_X62Y22         FDRE                                         r  freq_div/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  freq_div/state_reg[0]/Q
                         net (fo=3, routed)           0.652     6.250    freq_div/state_reg[0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.830 r  freq_div/state_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.830    freq_div/state_reg[0]_i_10_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  freq_div/state_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.944    freq_div/state_reg[0]_i_11_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  freq_div/state_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.009     7.067    freq_div/state_reg[0]_i_12_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  freq_div/state_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.181    freq_div/state_reg[0]_i_13_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  freq_div/state_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.295    freq_div/state_reg[0]_i_14_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  freq_div/state_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.409    freq_div/state_reg[0]_i_15_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  freq_div/state_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.523    freq_div/state_reg[0]_i_16_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.857 f  freq_div/state_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.832     8.689    freq_div/plusOp[30]
    SLICE_X64Y28         LUT6 (Prop_lut6_I1_O)        0.303     8.992 r  freq_div/state[0]_i_8/O
                         net (fo=1, routed)           0.561     9.553    freq_div/state[0]_i_8_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.677 r  freq_div/state[0]_i_1/O
                         net (fo=33, routed)          0.913    10.590    freq_div/clear
    SLICE_X62Y27         FDRE                                         r  freq_div/state_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505    14.846    freq_div/clk
    SLICE_X62Y27         FDRE                                         r  freq_div/state_reg[20]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y27         FDRE (Setup_fdre_C_R)       -0.429    14.642    freq_div/state_reg[20]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                         -10.590    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 freq_div/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_div/state_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.448ns  (logic 2.481ns (45.541%)  route 2.967ns (54.459%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.621     5.142    freq_div/clk
    SLICE_X62Y22         FDRE                                         r  freq_div/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  freq_div/state_reg[0]/Q
                         net (fo=3, routed)           0.652     6.250    freq_div/state_reg[0]
    SLICE_X63Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.830 r  freq_div/state_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.830    freq_div/state_reg[0]_i_10_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  freq_div/state_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.944    freq_div/state_reg[0]_i_11_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  freq_div/state_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.009     7.067    freq_div/state_reg[0]_i_12_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  freq_div/state_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.181    freq_div/state_reg[0]_i_13_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  freq_div/state_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.295    freq_div/state_reg[0]_i_14_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  freq_div/state_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.409    freq_div/state_reg[0]_i_15_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  freq_div/state_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.523    freq_div/state_reg[0]_i_16_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.857 f  freq_div/state_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.832     8.689    freq_div/plusOp[30]
    SLICE_X64Y28         LUT6 (Prop_lut6_I1_O)        0.303     8.992 r  freq_div/state[0]_i_8/O
                         net (fo=1, routed)           0.561     9.553    freq_div/state[0]_i_8_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.677 r  freq_div/state[0]_i_1/O
                         net (fo=33, routed)          0.913    10.590    freq_div/clear
    SLICE_X62Y27         FDRE                                         r  freq_div/state_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505    14.846    freq_div/clk
    SLICE_X62Y27         FDRE                                         r  freq_div/state_reg[21]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y27         FDRE (Setup_fdre_C_R)       -0.429    14.642    freq_div/state_reg[21]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                         -10.590    
  -------------------------------------------------------------------
                         slack                                  4.052    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 freq_div/state_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_div/state_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.256ns (57.743%)  route 0.187ns (42.257%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.585     1.468    freq_div/clk
    SLICE_X62Y27         FDRE                                         r  freq_div/state_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  freq_div/state_reg[20]/Q
                         net (fo=2, routed)           0.187     1.796    freq_div/state_reg[20]
    SLICE_X62Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.911 r  freq_div/state_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.911    freq_div/state_reg[20]_i_1_n_7
    SLICE_X62Y27         FDRE                                         r  freq_div/state_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.853     1.980    freq_div/clk
    SLICE_X62Y27         FDRE                                         r  freq_div/state_reg[20]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X62Y27         FDRE (Hold_fdre_C_D)         0.105     1.573    freq_div/state_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 freq_div/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_div/state_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.249ns (56.082%)  route 0.195ns (43.918%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.582     1.465    freq_div/clk
    SLICE_X62Y24         FDRE                                         r  freq_div/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  freq_div/state_reg[11]/Q
                         net (fo=2, routed)           0.195     1.801    freq_div/state_reg[11]
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.909 r  freq_div/state_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.909    freq_div/state_reg[8]_i_1_n_4
    SLICE_X62Y24         FDRE                                         r  freq_div/state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.850     1.977    freq_div/clk
    SLICE_X62Y24         FDRE                                         r  freq_div/state_reg[11]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    freq_div/state_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 freq_div/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_div/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.249ns (56.082%)  route 0.195ns (43.918%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.585     1.468    freq_div/clk
    SLICE_X62Y22         FDRE                                         r  freq_div/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  freq_div/state_reg[3]/Q
                         net (fo=2, routed)           0.195     1.804    freq_div/state_reg[3]
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.912 r  freq_div/state_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.912    freq_div/state_reg[0]_i_2_n_4
    SLICE_X62Y22         FDRE                                         r  freq_div/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.853     1.980    freq_div/clk
    SLICE_X62Y22         FDRE                                         r  freq_div/state_reg[3]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X62Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    freq_div/state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 freq_div/state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_div/state_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.575%)  route 0.189ns (42.425%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.582     1.465    freq_div/clk
    SLICE_X62Y25         FDRE                                         r  freq_div/state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  freq_div/state_reg[12]/Q
                         net (fo=2, routed)           0.189     1.795    freq_div/state_reg[12]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.910 r  freq_div/state_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.910    freq_div/state_reg[12]_i_1_n_7
    SLICE_X62Y25         FDRE                                         r  freq_div/state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.850     1.977    freq_div/clk
    SLICE_X62Y25         FDRE                                         r  freq_div/state_reg[12]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    freq_div/state_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 freq_div/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_div/state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.575%)  route 0.189ns (42.425%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.583     1.466    freq_div/clk
    SLICE_X62Y23         FDRE                                         r  freq_div/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  freq_div/state_reg[4]/Q
                         net (fo=2, routed)           0.189     1.796    freq_div/state_reg[4]
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.911 r  freq_div/state_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.911    freq_div/state_reg[4]_i_1_n_7
    SLICE_X62Y23         FDRE                                         r  freq_div/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.851     1.978    freq_div/clk
    SLICE_X62Y23         FDRE                                         r  freq_div/state_reg[4]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    freq_div/state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 freq_div/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_div/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.256ns (56.244%)  route 0.199ns (43.756%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.585     1.468    freq_div/clk
    SLICE_X62Y22         FDRE                                         r  freq_div/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  freq_div/state_reg[0]/Q
                         net (fo=3, routed)           0.199     1.808    freq_div/state_reg[0]
    SLICE_X62Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.853 r  freq_div/state[0]_i_9/O
                         net (fo=1, routed)           0.000     1.853    freq_div/plusOp[0]
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.923 r  freq_div/state_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.923    freq_div/state_reg[0]_i_2_n_7
    SLICE_X62Y22         FDRE                                         r  freq_div/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.853     1.980    freq_div/clk
    SLICE_X62Y22         FDRE                                         r  freq_div/state_reg[0]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X62Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    freq_div/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 freq_div/state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_div/state_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.256ns (53.970%)  route 0.218ns (46.030%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.583     1.466    freq_div/clk
    SLICE_X62Y26         FDRE                                         r  freq_div/state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  freq_div/state_reg[16]/Q
                         net (fo=2, routed)           0.218     1.825    freq_div/state_reg[16]
    SLICE_X62Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.940 r  freq_div/state_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.940    freq_div/state_reg[16]_i_1_n_7
    SLICE_X62Y26         FDRE                                         r  freq_div/state_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.851     1.978    freq_div/clk
    SLICE_X62Y26         FDRE                                         r  freq_div/state_reg[16]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y26         FDRE (Hold_fdre_C_D)         0.105     1.571    freq_div/state_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 freq_div/state_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_div/state_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.256ns (53.970%)  route 0.218ns (46.030%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.585     1.468    freq_div/clk
    SLICE_X62Y28         FDRE                                         r  freq_div/state_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  freq_div/state_reg[24]/Q
                         net (fo=2, routed)           0.218     1.827    freq_div/state_reg[24]
    SLICE_X62Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.942 r  freq_div/state_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.942    freq_div/state_reg[24]_i_1_n_7
    SLICE_X62Y28         FDRE                                         r  freq_div/state_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.854     1.981    freq_div/clk
    SLICE_X62Y28         FDRE                                         r  freq_div/state_reg[24]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y28         FDRE (Hold_fdre_C_D)         0.105     1.573    freq_div/state_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 freq_div/state_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_div/state_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.292ns (60.917%)  route 0.187ns (39.083%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.585     1.468    freq_div/clk
    SLICE_X62Y27         FDRE                                         r  freq_div/state_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  freq_div/state_reg[20]/Q
                         net (fo=2, routed)           0.187     1.796    freq_div/state_reg[20]
    SLICE_X62Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.947 r  freq_div/state_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.947    freq_div/state_reg[20]_i_1_n_6
    SLICE_X62Y27         FDRE                                         r  freq_div/state_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.853     1.980    freq_div/clk
    SLICE_X62Y27         FDRE                                         r  freq_div/state_reg[21]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X62Y27         FDRE (Hold_fdre_C_D)         0.105     1.573    freq_div/state_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 freq_div/state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_div/state_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.292ns (60.752%)  route 0.189ns (39.248%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.582     1.465    freq_div/clk
    SLICE_X62Y25         FDRE                                         r  freq_div/state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  freq_div/state_reg[12]/Q
                         net (fo=2, routed)           0.189     1.795    freq_div/state_reg[12]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.946 r  freq_div/state_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.946    freq_div/state_reg[12]_i_1_n_6
    SLICE_X62Y25         FDRE                                         r  freq_div/state_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.850     1.977    freq_div/clk
    SLICE_X62Y25         FDRE                                         r  freq_div/state_reg[13]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    freq_div/state_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.376    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y27   freq_div/ckState_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   freq_div/state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   freq_div/state_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   freq_div/state_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   freq_div/state_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   freq_div/state_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   freq_div/state_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   freq_div/state_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y26   freq_div/state_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   freq_div/ckState_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   freq_div/ckState_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   freq_div/state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   freq_div/state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   freq_div/state_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   freq_div/state_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   freq_div/state_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   freq_div/state_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   freq_div/state_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   freq_div/state_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   freq_div/ckState_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   freq_div/ckState_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   freq_div/state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   freq_div/state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   freq_div/state_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   freq_div/state_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   freq_div/state_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   freq_div/state_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   freq_div/state_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   freq_div/state_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 svn_sgmnt_drv_instance/an_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.819ns  (logic 3.959ns (68.030%)  route 1.860ns (31.970%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  svn_sgmnt_drv_instance/an_reg[0]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  svn_sgmnt_drv_instance/an_reg[0]/Q
                         net (fo=1, routed)           1.860     2.316    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     5.819 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.819    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 svn_sgmnt_drv_instance/an_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.789ns  (logic 3.966ns (68.517%)  route 1.822ns (31.483%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  svn_sgmnt_drv_instance/an_reg[3]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  svn_sgmnt_drv_instance/an_reg[3]/Q
                         net (fo=1, routed)           1.822     2.278    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510     5.789 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.789    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 svn_sgmnt_drv_instance/an_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.777ns  (logic 4.114ns (71.217%)  route 1.663ns (28.783%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  svn_sgmnt_drv_instance/an_reg[2]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  svn_sgmnt_drv_instance/an_reg[2]/Q
                         net (fo=1, routed)           1.663     2.082    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.695     5.777 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.777    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 svn_sgmnt_drv_instance/an_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.623ns  (logic 3.955ns (70.340%)  route 1.668ns (29.660%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  svn_sgmnt_drv_instance/an_reg[1]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  svn_sgmnt_drv_instance/an_reg[1]/Q
                         net (fo=1, routed)           1.668     2.124    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     5.623 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.623    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 svn_sgmnt_drv_instance/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            svn_sgmnt_drv_instance/state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.444ns  (logic 0.746ns (51.676%)  route 0.698ns (48.324%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  svn_sgmnt_drv_instance/state_reg[0]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  svn_sgmnt_drv_instance/state_reg[0]/Q
                         net (fo=6, routed)           0.698     1.117    svn_sgmnt_drv_instance/state[0]
    SLICE_X65Y27         LUT1 (Prop_lut1_I0_O)        0.327     1.444 r  svn_sgmnt_drv_instance/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.444    svn_sgmnt_drv_instance/state[0]_i_1_n_0
    SLICE_X65Y27         FDRE                                         r  svn_sgmnt_drv_instance/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 svn_sgmnt_drv_instance/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            svn_sgmnt_drv_instance/an_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.421ns  (logic 0.746ns (52.490%)  route 0.675ns (47.510%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  svn_sgmnt_drv_instance/state_reg[1]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  svn_sgmnt_drv_instance/state_reg[1]/Q
                         net (fo=5, routed)           0.675     1.094    svn_sgmnt_drv_instance/state[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.327     1.421 r  svn_sgmnt_drv_instance/an[2]_i_1/O
                         net (fo=1, routed)           0.000     1.421    svn_sgmnt_drv_instance/an[2]_i_1_n_0
    SLICE_X65Y27         FDRE                                         r  svn_sgmnt_drv_instance/an_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 svn_sgmnt_drv_instance/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            svn_sgmnt_drv_instance/state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.414ns  (logic 0.744ns (52.608%)  route 0.670ns (47.392%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  svn_sgmnt_drv_instance/state_reg[1]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  svn_sgmnt_drv_instance/state_reg[1]/Q
                         net (fo=5, routed)           0.670     1.089    svn_sgmnt_drv_instance/state[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.325     1.414 r  svn_sgmnt_drv_instance/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.414    svn_sgmnt_drv_instance/state[1]_i_1_n_0
    SLICE_X65Y27         FDRE                                         r  svn_sgmnt_drv_instance/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 svn_sgmnt_drv_instance/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            svn_sgmnt_drv_instance/an_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.414ns  (logic 0.716ns (50.650%)  route 0.698ns (49.350%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  svn_sgmnt_drv_instance/state_reg[0]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  svn_sgmnt_drv_instance/state_reg[0]/Q
                         net (fo=6, routed)           0.698     1.117    svn_sgmnt_drv_instance/state[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.297     1.414 r  svn_sgmnt_drv_instance/an[3]_i_1/O
                         net (fo=1, routed)           0.000     1.414    svn_sgmnt_drv_instance/an[3]_i_1_n_0
    SLICE_X65Y27         FDRE                                         r  svn_sgmnt_drv_instance/an_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 svn_sgmnt_drv_instance/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            svn_sgmnt_drv_instance/an_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.393ns  (logic 0.718ns (51.535%)  route 0.675ns (48.465%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  svn_sgmnt_drv_instance/state_reg[1]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  svn_sgmnt_drv_instance/state_reg[1]/Q
                         net (fo=5, routed)           0.675     1.094    svn_sgmnt_drv_instance/state[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.299     1.393 r  svn_sgmnt_drv_instance/an[1]_i_1/O
                         net (fo=1, routed)           0.000     1.393    svn_sgmnt_drv_instance/an[1]_i_1_n_0
    SLICE_X65Y27         FDRE                                         r  svn_sgmnt_drv_instance/an_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 svn_sgmnt_drv_instance/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            svn_sgmnt_drv_instance/an_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.388ns  (logic 0.718ns (51.721%)  route 0.670ns (48.280%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  svn_sgmnt_drv_instance/state_reg[1]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  svn_sgmnt_drv_instance/state_reg[1]/Q
                         net (fo=5, routed)           0.670     1.089    svn_sgmnt_drv_instance/state[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.299     1.388 r  svn_sgmnt_drv_instance/an[0]_i_1/O
                         net (fo=1, routed)           0.000     1.388    svn_sgmnt_drv_instance/an[0]_i_1_n_0
    SLICE_X65Y27         FDRE                                         r  svn_sgmnt_drv_instance/an_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 svn_sgmnt_drv_instance/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            svn_sgmnt_drv_instance/an_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.226ns (66.546%)  route 0.114ns (33.454%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  svn_sgmnt_drv_instance/state_reg[0]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  svn_sgmnt_drv_instance/state_reg[0]/Q
                         net (fo=6, routed)           0.114     0.242    svn_sgmnt_drv_instance/state[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.098     0.340 r  svn_sgmnt_drv_instance/an[0]_i_1/O
                         net (fo=1, routed)           0.000     0.340    svn_sgmnt_drv_instance/an[0]_i_1_n_0
    SLICE_X65Y27         FDRE                                         r  svn_sgmnt_drv_instance/an_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 svn_sgmnt_drv_instance/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            svn_sgmnt_drv_instance/an_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.226ns (66.350%)  route 0.115ns (33.650%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  svn_sgmnt_drv_instance/state_reg[0]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  svn_sgmnt_drv_instance/state_reg[0]/Q
                         net (fo=6, routed)           0.115     0.243    svn_sgmnt_drv_instance/state[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.098     0.341 r  svn_sgmnt_drv_instance/an[1]_i_1/O
                         net (fo=1, routed)           0.000     0.341    svn_sgmnt_drv_instance/an[1]_i_1_n_0
    SLICE_X65Y27         FDRE                                         r  svn_sgmnt_drv_instance/an_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 svn_sgmnt_drv_instance/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            svn_sgmnt_drv_instance/state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.229ns (66.839%)  route 0.114ns (33.161%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  svn_sgmnt_drv_instance/state_reg[0]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  svn_sgmnt_drv_instance/state_reg[0]/Q
                         net (fo=6, routed)           0.114     0.242    svn_sgmnt_drv_instance/state[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.101     0.343 r  svn_sgmnt_drv_instance/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.343    svn_sgmnt_drv_instance/state[1]_i_1_n_0
    SLICE_X65Y27         FDRE                                         r  svn_sgmnt_drv_instance/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 svn_sgmnt_drv_instance/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            svn_sgmnt_drv_instance/an_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.230ns (66.741%)  route 0.115ns (33.259%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  svn_sgmnt_drv_instance/state_reg[0]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  svn_sgmnt_drv_instance/state_reg[0]/Q
                         net (fo=6, routed)           0.115     0.243    svn_sgmnt_drv_instance/state[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.102     0.345 r  svn_sgmnt_drv_instance/an[2]_i_1/O
                         net (fo=1, routed)           0.000     0.345    svn_sgmnt_drv_instance/an[2]_i_1_n_0
    SLICE_X65Y27         FDRE                                         r  svn_sgmnt_drv_instance/an_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 svn_sgmnt_drv_instance/state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            svn_sgmnt_drv_instance/an_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.227ns (59.400%)  route 0.155ns (40.600%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  svn_sgmnt_drv_instance/state_reg[1]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  svn_sgmnt_drv_instance/state_reg[1]/Q
                         net (fo=5, routed)           0.155     0.283    svn_sgmnt_drv_instance/state[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.099     0.382 r  svn_sgmnt_drv_instance/an[3]_i_1/O
                         net (fo=1, routed)           0.000     0.382    svn_sgmnt_drv_instance/an[3]_i_1_n_0
    SLICE_X65Y27         FDRE                                         r  svn_sgmnt_drv_instance/an_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 svn_sgmnt_drv_instance/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            svn_sgmnt_drv_instance/state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.479ns  (logic 0.225ns (47.011%)  route 0.254ns (52.989%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  svn_sgmnt_drv_instance/state_reg[0]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  svn_sgmnt_drv_instance/state_reg[0]/Q
                         net (fo=6, routed)           0.254     0.382    svn_sgmnt_drv_instance/state[0]
    SLICE_X65Y27         LUT1 (Prop_lut1_I0_O)        0.097     0.479 r  svn_sgmnt_drv_instance/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.479    svn_sgmnt_drv_instance/state[0]_i_1_n_0
    SLICE_X65Y27         FDRE                                         r  svn_sgmnt_drv_instance/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 svn_sgmnt_drv_instance/an_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.678ns  (logic 1.341ns (79.932%)  route 0.337ns (20.068%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  svn_sgmnt_drv_instance/an_reg[1]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  svn_sgmnt_drv_instance/an_reg[1]/Q
                         net (fo=1, routed)           0.337     0.478    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     1.678 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.678    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 svn_sgmnt_drv_instance/an_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.722ns  (logic 1.352ns (78.544%)  route 0.369ns (21.456%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  svn_sgmnt_drv_instance/an_reg[3]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  svn_sgmnt_drv_instance/an_reg[3]/Q
                         net (fo=1, routed)           0.369     0.510    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     1.722 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.722    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 svn_sgmnt_drv_instance/an_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.735ns  (logic 1.405ns (80.991%)  route 0.330ns (19.009%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  svn_sgmnt_drv_instance/an_reg[2]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  svn_sgmnt_drv_instance/an_reg[2]/Q
                         net (fo=1, routed)           0.330     0.458    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.277     1.735 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.735    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 svn_sgmnt_drv_instance/an_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.759ns  (logic 1.345ns (76.488%)  route 0.413ns (23.512%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  svn_sgmnt_drv_instance/an_reg[0]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  svn_sgmnt_drv_instance/an_reg[0]/Q
                         net (fo=1, routed)           0.413     0.554    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     1.759 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.759    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





