
eCabinet_V0_R0.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000612  00800100  00000cfe  00000d92  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000cfe  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000030  00800712  00800712  000013a4  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000013a4  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001400  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000268  00000000  00000000  00001440  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002129  00000000  00000000  000016a8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000f07  00000000  00000000  000037d1  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000011ec  00000000  00000000  000046d8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000464  00000000  00000000  000058c4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000889  00000000  00000000  00005d28  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000e1a  00000000  00000000  000065b1  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000198  00000000  00000000  000073cb  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 b0 00 	jmp	0x160	; 0x160 <__vector_1>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 bb 00 	jmp	0x176	; 0x176 <__vector_11>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	17 e0       	ldi	r17, 0x07	; 7
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	ee ef       	ldi	r30, 0xFE	; 254
  7c:	fc e0       	ldi	r31, 0x0C	; 12
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	a2 31       	cpi	r26, 0x12	; 18
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	27 e0       	ldi	r18, 0x07	; 7
  8c:	a2 e1       	ldi	r26, 0x12	; 18
  8e:	b7 e0       	ldi	r27, 0x07	; 7
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	a2 34       	cpi	r26, 0x42	; 66
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 cf 00 	call	0x19e	; 0x19e <main>
  9e:	0c 94 7d 06 	jmp	0xcfa	; 0xcfa <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <adc_init>:
 *  Author: Fran
 */ 
#include "includes.h"

void adc_init(void){
	ADCSRA |= ((1<<ADPS2)|(1<<ADPS1)|(1<<ADPS0));    //16Mhz/128 = 125Khz the ADC reference clock
  a6:	ea e7       	ldi	r30, 0x7A	; 122
  a8:	f0 e0       	ldi	r31, 0x00	; 0
  aa:	80 81       	ld	r24, Z
  ac:	87 60       	ori	r24, 0x07	; 7
  ae:	80 83       	st	Z, r24
	ADMUX |= (1<<REFS0);                //Voltage reference from Avcc (5v)
  b0:	ac e7       	ldi	r26, 0x7C	; 124
  b2:	b0 e0       	ldi	r27, 0x00	; 0
  b4:	8c 91       	ld	r24, X
  b6:	80 64       	ori	r24, 0x40	; 64
  b8:	8c 93       	st	X, r24
	ADCSRA |= (1<<ADEN);                //Turn on ADC
  ba:	80 81       	ld	r24, Z
  bc:	80 68       	ori	r24, 0x80	; 128
  be:	80 83       	st	Z, r24
	ADCSRA |= (1<<ADSC);                //Do an initial conversion because this one is the slowest and to ensure that everything is up and running
  c0:	80 81       	ld	r24, Z
  c2:	80 64       	ori	r24, 0x40	; 64
  c4:	80 83       	st	Z, r24
  c6:	08 95       	ret

000000c8 <pin_manager>:
}

void pin_manager(void)
{	
	// Configure UART's pins
	DDRD |=(1<<PIND1);//Digital output TX USART
  c8:	51 9a       	sbi	0x0a, 1	; 10
	DDRD |=(0<<PIND2);//Digital input INT0
  ca:	8a b1       	in	r24, 0x0a	; 10
  cc:	8a b9       	out	0x0a, r24	; 10
	//DDRB |=(1<<PINB0);//Digital output IO8 turn on GLCD
	DDRB |=(1<<PINB1);//Digital output IO9 turn on Yelow LEd
  ce:	21 9a       	sbi	0x04, 1	; 4
	//CONFIGURATION SDA & SCL PIN of I2C protocol in PORT C
	//Note that is not necessary configure de DDRC´s pin corresponding 
	
	PORTC=0b00110000;// Pin 4 & 5 PULL UP TO I2C PROTOCOL
  d0:	80 e3       	ldi	r24, 0x30	; 48
  d2:	88 b9       	out	0x08, r24	; 8
  d4:	08 95       	ret

000000d6 <initial_configuration>:
#include "includes.h"


void initial_configuration (void)
{
	pin_manager();
  d6:	0e 94 64 00 	call	0xc8	; 0xc8 <pin_manager>
	USART_Init(BAUD_PRESCALE);	
  da:	87 e6       	ldi	r24, 0x67	; 103
  dc:	90 e0       	ldi	r25, 0x00	; 0
  de:	0e 94 48 03 	call	0x690	; 0x690 <USART_Init>
	i2c_init();	
  e2:	0e 94 f0 01 	call	0x3e0	; 0x3e0 <i2c_init>
	adc_init();
  e6:	0e 94 53 00 	call	0xa6	; 0xa6 <adc_init>
	INT0_enable();
  ea:	0e 94 a7 00 	call	0x14e	; 0x14e <INT0_enable>
  ee:	08 95       	ret

000000f0 <eCabinetsendCommand_GPIOExpander>:
#include "includes.h"

//#define Signal_WDT() eCabinetsendCommand_GPIOExpander(GPIOExpander1Address, OutputPortRegisterBank2, WDT_IN)

void eCabinetsendCommand_GPIOExpander(uint8_t address, uint8_t register_definition, uint8_t IO)
{
  f0:	cf 93       	push	r28
  f2:	df 93       	push	r29
  f4:	d6 2f       	mov	r29, r22
  f6:	c4 2f       	mov	r28, r20
	i2c_start(address);
  f8:	0e 94 f9 01 	call	0x3f2	; 0x3f2 <i2c_start>
	i2c_write(register_definition);
  fc:	8d 2f       	mov	r24, r29
  fe:	0e 94 20 02 	call	0x440	; 0x440 <i2c_write>
	i2c_write(IO);
 102:	8c 2f       	mov	r24, r28
 104:	0e 94 20 02 	call	0x440	; 0x440 <i2c_write>
	i2c_stop();
 108:	0e 94 3d 02 	call	0x47a	; 0x47a <i2c_stop>
}
 10c:	df 91       	pop	r29
 10e:	cf 91       	pop	r28
 110:	08 95       	ret

00000112 <eCabinet_getADC>:


/***** Link information for function: https://www.tutorialspoint.com/cprogramming/c_return_arrays_from_function.htm *****/

int * eCabinet_getADC(uint8_t address, uint8_t channel)
{
 112:	cf 93       	push	r28
 114:	df 93       	push	r29
 116:	c8 2f       	mov	r28, r24
	static int r[2];
	i2c_start(address<<1);
 118:	88 0f       	add	r24, r24
 11a:	0e 94 f9 01 	call	0x3f2	; 0x3f2 <i2c_start>
	i2c_write(0x84);// Command: single ended, channel 0, internal reference off and A/D converter ON
 11e:	84 e8       	ldi	r24, 0x84	; 132
 120:	0e 94 20 02 	call	0x440	; 0x440 <i2c_write>
	i2c_start(address);// Repeat start condition
 124:	8c 2f       	mov	r24, r28
 126:	0e 94 f9 01 	call	0x3f2	; 0x3f2 <i2c_start>
	for (int i=0;i<2;i++)
	{r[i]=i2c_readAck();}
 12a:	0e 94 32 02 	call	0x464	; 0x464 <i2c_readAck>
 12e:	c2 e1       	ldi	r28, 0x12	; 18
 130:	d7 e0       	ldi	r29, 0x07	; 7
 132:	90 e0       	ldi	r25, 0x00	; 0
 134:	99 83       	std	Y+1, r25	; 0x01
 136:	88 83       	st	Y, r24
 138:	0e 94 32 02 	call	0x464	; 0x464 <i2c_readAck>
 13c:	90 e0       	ldi	r25, 0x00	; 0
 13e:	9b 83       	std	Y+3, r25	; 0x03
 140:	8a 83       	std	Y+2, r24	; 0x02
	i2c_stop();
 142:	0e 94 3d 02 	call	0x47a	; 0x47a <i2c_stop>
	return r;
}
 146:	ce 01       	movw	r24, r28
 148:	df 91       	pop	r29
 14a:	cf 91       	pop	r28
 14c:	08 95       	ret

0000014e <INT0_enable>:
 */ 
#include "includes.h"

void INT0_enable (void)
{
	EICRA |=(1<<ISC01);
 14e:	e9 e6       	ldi	r30, 0x69	; 105
 150:	f0 e0       	ldi	r31, 0x00	; 0
 152:	80 81       	ld	r24, Z
 154:	82 60       	ori	r24, 0x02	; 2
 156:	80 83       	st	Z, r24
	EICRA |=(0<<ISC00);//The falling edge of INT0 generates an interrupt request.
 158:	80 81       	ld	r24, Z
 15a:	80 83       	st	Z, r24
	EIMSK |=(1<<INT0);	
 15c:	e8 9a       	sbi	0x1d, 0	; 29
 15e:	08 95       	ret

00000160 <__vector_1>:


//itoa(adc_value, buffer, 10);        //Convert the read value to an ascii string

ISR(INT0_vect)
{
 160:	1f 92       	push	r1
 162:	0f 92       	push	r0
 164:	0f b6       	in	r0, 0x3f	; 63
 166:	0f 92       	push	r0
 168:	11 24       	eor	r1, r1
	EIFR |= (1<< INTF0);//Flag interrupt reset
 16a:	e0 9a       	sbi	0x1c, 0	; 28
	//Here the code	
}
 16c:	0f 90       	pop	r0
 16e:	0f be       	out	0x3f, r0	; 63
 170:	0f 90       	pop	r0
 172:	1f 90       	pop	r1
 174:	18 95       	reti

00000176 <__vector_11>:
	
}*/

/***** TIMER1 COMPA *******/
ISR(TIMER1_COMPA_vect)
{
 176:	1f 92       	push	r1
 178:	0f 92       	push	r0
 17a:	0f b6       	in	r0, 0x3f	; 63
 17c:	0f 92       	push	r0
 17e:	11 24       	eor	r1, r1
 180:	8f 93       	push	r24
	new_event_timer=1;
 182:	81 e0       	ldi	r24, 0x01	; 1
 184:	80 93 19 07 	sts	0x0719, r24	; 0x800719 <new_event_timer>
	count_timer++;			
 188:	80 91 18 07 	lds	r24, 0x0718	; 0x800718 <count_timer>
 18c:	8f 5f       	subi	r24, 0xFF	; 255
 18e:	80 93 18 07 	sts	0x0718, r24	; 0x800718 <count_timer>
}
 192:	8f 91       	pop	r24
 194:	0f 90       	pop	r0
 196:	0f be       	out	0x3f, r0	; 63
 198:	0f 90       	pop	r0
 19a:	1f 90       	pop	r1
 19c:	18 95       	reti

0000019e <main>:
int main(void)
{
	enum bool {false, true};
	enum bool myFlag=false;
	int *p;
	initial_configuration();//Pin manager; USART_init; I2C_init
 19e:	0e 94 6b 00 	call	0xd6	; 0xd6 <initial_configuration>
	lcd_init();// Set of configuration commands
 1a2:	0e 94 9b 02 	call	0x536	; 0x536 <lcd_init>
	test_1();// Display picture during 2 seconds
 1a6:	0e 94 6b 03 	call	0x6d6	; 0x6d6 <test_1>
	test_2();// Send through USART "Hello my friend"
 1aa:	0e 94 83 03 	call	0x706	; 0x706 <test_2>
	test_3(10,1);//Send to lcd "Running: "
 1ae:	61 e0       	ldi	r22, 0x01	; 1
 1b0:	8a e0       	ldi	r24, 0x0A	; 10
 1b2:	0e 94 88 03 	call	0x710	; 0x710 <test_3>
	sprintf(mensaje, "%i", count_timer);	
 1b6:	80 91 18 07 	lds	r24, 0x0718	; 0x800718 <count_timer>
 1ba:	1f 92       	push	r1
 1bc:	8f 93       	push	r24
 1be:	85 ee       	ldi	r24, 0xE5	; 229
 1c0:	96 e0       	ldi	r25, 0x06	; 6
 1c2:	9f 93       	push	r25
 1c4:	8f 93       	push	r24
 1c6:	ca e1       	ldi	r28, 0x1A	; 26
 1c8:	d7 e0       	ldi	r29, 0x07	; 7
 1ca:	df 93       	push	r29
 1cc:	cf 93       	push	r28
 1ce:	0e 94 93 03 	call	0x726	; 0x726 <sprintf>
	lcd_draw_string(50,1, mensaje, buffer);//Charge buffer with string
 1d2:	20 e0       	ldi	r18, 0x00	; 0
 1d4:	31 e0       	ldi	r19, 0x01	; 1
 1d6:	ae 01       	movw	r20, r28
 1d8:	61 e0       	ldi	r22, 0x01	; 1
 1da:	82 e3       	ldi	r24, 0x32	; 50
 1dc:	0e 94 67 02 	call	0x4ce	; 0x4ce <lcd_draw_string>
	drawBuffer(buffer);
 1e0:	80 e0       	ldi	r24, 0x00	; 0
 1e2:	91 e0       	ldi	r25, 0x01	; 1
 1e4:	0e 94 13 03 	call	0x626	; 0x626 <drawBuffer>
	
	sei();//Set enable interrupt	
 1e8:	78 94       	sei
	TIMER1_enable();
 1ea:	0e 94 2f 03 	call	0x65e	; 0x65e <TIMER1_enable>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 1ee:	ef e9       	ldi	r30, 0x9F	; 159
 1f0:	ff e0       	ldi	r31, 0x0F	; 15
 1f2:	31 97       	sbiw	r30, 0x01	; 1
 1f4:	f1 f7       	brne	.-4      	; 0x1f2 <main+0x54>
 1f6:	00 c0       	rjmp	.+0      	; 0x1f8 <main+0x5a>
 1f8:	00 00       	nop
	_delay_ms(1);
	/******* GPIO Expanders configuration******/
	eCabinetsendCommand_GPIOExpander(GPIOExpander1Address, IORegisterBank0Address, IOConf_Bank0_Exp1);//Configure IO pins of Bank0 GPIOExpander_1
 1fa:	40 e0       	ldi	r20, 0x00	; 0
 1fc:	68 e1       	ldi	r22, 0x18	; 24
 1fe:	84 e4       	ldi	r24, 0x44	; 68
 200:	0e 94 78 00 	call	0xf0	; 0xf0 <eCabinetsendCommand_GPIOExpander>
	eCabinetsendCommand_GPIOExpander(GPIOExpander1Address, IORegisterBank1Address, IOConf_Bank1_Exp1);//Configure IO pins of Bank1 GPIOExpander_1
 204:	43 ef       	ldi	r20, 0xF3	; 243
 206:	69 e1       	ldi	r22, 0x19	; 25
 208:	84 e4       	ldi	r24, 0x44	; 68
 20a:	0e 94 78 00 	call	0xf0	; 0xf0 <eCabinetsendCommand_GPIOExpander>
	eCabinetsendCommand_GPIOExpander(GPIOExpander1Address, IORegisterBank2Address, IOConf_Bank2_Exp1);//Configure IO pins of Bank2 GPIOExpander_1
 20e:	46 e0       	ldi	r20, 0x06	; 6
 210:	6a e1       	ldi	r22, 0x1A	; 26
 212:	84 e4       	ldi	r24, 0x44	; 68
 214:	0e 94 78 00 	call	0xf0	; 0xf0 <eCabinetsendCommand_GPIOExpander>
	
	eCabinetsendCommand_GPIOExpander(GPIOExpander2Address, IORegisterBank0Address, IOConf_Bank0_Exp2);//Configure IO pins of Bank0 GPIOExpander_2
 218:	48 ea       	ldi	r20, 0xA8	; 168
 21a:	68 e1       	ldi	r22, 0x18	; 24
 21c:	86 e4       	ldi	r24, 0x46	; 70
 21e:	0e 94 78 00 	call	0xf0	; 0xf0 <eCabinetsendCommand_GPIOExpander>
	eCabinetsendCommand_GPIOExpander(GPIOExpander2Address, IORegisterBank1Address, IOConf_Bank1_Exp2);//Configure IO pins of Bank1 GPIOExpander_2
 222:	43 e0       	ldi	r20, 0x03	; 3
 224:	69 e1       	ldi	r22, 0x19	; 25
 226:	86 e4       	ldi	r24, 0x46	; 70
 228:	0e 94 78 00 	call	0xf0	; 0xf0 <eCabinetsendCommand_GPIOExpander>
	eCabinetsendCommand_GPIOExpander(GPIOExpander2Address, IORegisterBank2Address, IOConf_Bank2_Exp2);//Configure IO pins of Bank0 GPIOExpander_2
 22c:	40 e0       	ldi	r20, 0x00	; 0
 22e:	6a e1       	ldi	r22, 0x1A	; 26
 230:	86 e4       	ldi	r24, 0x46	; 70
 232:	0e 94 78 00 	call	0xf0	; 0xf0 <eCabinetsendCommand_GPIOExpander>
	
	eCabinetsendCommand_GPIOExpander(GPIOExpander3Address, IORegisterBank0Address, IOConf_Bank0_Exp3);//Configure IO pins of Bank0 GPIOExpander_3
 236:	45 e5       	ldi	r20, 0x55	; 85
 238:	68 e1       	ldi	r22, 0x18	; 24
 23a:	8c e4       	ldi	r24, 0x4C	; 76
 23c:	0e 94 78 00 	call	0xf0	; 0xf0 <eCabinetsendCommand_GPIOExpander>
	eCabinetsendCommand_GPIOExpander(GPIOExpander3Address, IORegisterBank1Address, IOConf_Bank1_Exp3);//Configure IO pins of Bank1 GPIOExpander_3
 240:	41 e0       	ldi	r20, 0x01	; 1
 242:	69 e1       	ldi	r22, 0x19	; 25
 244:	8c e4       	ldi	r24, 0x4C	; 76
 246:	0e 94 78 00 	call	0xf0	; 0xf0 <eCabinetsendCommand_GPIOExpander>
	eCabinetsendCommand_GPIOExpander(GPIOExpander3Address, IORegisterBank2Address, IOConf_Bank2_Exp3);//Configure IO pins of Bank0 GPIOExpander_3
 24a:	48 ea       	ldi	r20, 0xA8	; 168
 24c:	6a e1       	ldi	r22, 0x1A	; 26
 24e:	8c e4       	ldi	r24, 0x4C	; 76
 250:	0e 94 78 00 	call	0xf0	; 0xf0 <eCabinetsendCommand_GPIOExpander>

	sprintf(mensaje, "B0_Exp2:%x", DataBank0GPIOExpander_2);
 254:	80 91 16 07 	lds	r24, 0x0716	; 0x800716 <DataBank0GPIOExpander_2>
 258:	1f 92       	push	r1
 25a:	8f 93       	push	r24
 25c:	88 ee       	ldi	r24, 0xE8	; 232
 25e:	96 e0       	ldi	r25, 0x06	; 6
 260:	9f 93       	push	r25
 262:	8f 93       	push	r24
 264:	df 93       	push	r29
 266:	cf 93       	push	r28
 268:	0e 94 93 03 	call	0x726	; 0x726 <sprintf>
	lcd_draw_string(10,2, mensaje, buffer);//Charge buffer with string
 26c:	20 e0       	ldi	r18, 0x00	; 0
 26e:	31 e0       	ldi	r19, 0x01	; 1
 270:	ae 01       	movw	r20, r28
 272:	62 e0       	ldi	r22, 0x02	; 2
 274:	8a e0       	ldi	r24, 0x0A	; 10
 276:	0e 94 67 02 	call	0x4ce	; 0x4ce <lcd_draw_string>
	drawBuffer(buffer);
 27a:	80 e0       	ldi	r24, 0x00	; 0
 27c:	91 e0       	ldi	r25, 0x01	; 1
 27e:	0e 94 13 03 	call	0x626	; 0x626 <drawBuffer>
 282:	8f ef       	ldi	r24, 0xFF	; 255
 284:	99 e6       	ldi	r25, 0x69	; 105
 286:	e8 e1       	ldi	r30, 0x18	; 24
 288:	81 50       	subi	r24, 0x01	; 1
 28a:	90 40       	sbci	r25, 0x00	; 0
 28c:	e0 40       	sbci	r30, 0x00	; 0
 28e:	e1 f7       	brne	.-8      	; 0x288 <main+0xea>
 290:	00 c0       	rjmp	.+0      	; 0x292 <main+0xf4>
 292:	00 00       	nop
	_delay_ms(500);
	
	/****** RESET outputs or defaults values *****/
	eCabinetsendCommand_GPIOExpander(GPIOExpander2Address, OutputPortRegisterBank0, DataBank0GPIOExpander_2 |= 0xFF );//Switch off both PSU2 outputs.
 294:	cf ef       	ldi	r28, 0xFF	; 255
 296:	c0 93 16 07 	sts	0x0716, r28	; 0x800716 <DataBank0GPIOExpander_2>
 29a:	4f ef       	ldi	r20, 0xFF	; 255
 29c:	68 e0       	ldi	r22, 0x08	; 8
 29e:	86 e4       	ldi	r24, 0x46	; 70
 2a0:	0e 94 78 00 	call	0xf0	; 0xf0 <eCabinetsendCommand_GPIOExpander>
	eCabinetsendCommand_GPIOExpander(GPIOExpander1Address, OutputPortRegisterBank0, DataBank0GPIOExpander_1 |= 0xFF );//Switch off both Leds 1&2.
 2a4:	c0 93 17 07 	sts	0x0717, r28	; 0x800717 <DataBank0GPIOExpander_1>
 2a8:	4f ef       	ldi	r20, 0xFF	; 255
 2aa:	68 e0       	ldi	r22, 0x08	; 8
 2ac:	84 e4       	ldi	r24, 0x44	; 68
 2ae:	0e 94 78 00 	call	0xf0	; 0xf0 <eCabinetsendCommand_GPIOExpander>
 2b2:	ff ef       	ldi	r31, 0xFF	; 255
 2b4:	23 ec       	ldi	r18, 0xC3	; 195
 2b6:	89 e0       	ldi	r24, 0x09	; 9
 2b8:	f1 50       	subi	r31, 0x01	; 1
 2ba:	20 40       	sbci	r18, 0x00	; 0
 2bc:	80 40       	sbci	r24, 0x00	; 0
 2be:	e1 f7       	brne	.-8      	; 0x2b8 <main+0x11a>
 2c0:	00 c0       	rjmp	.+0      	; 0x2c2 <main+0x124>
 2c2:	00 00       	nop
	
	
	_delay_ms(200);
	
	/*****Configure output registers *****/
	eCabinetsendCommand_GPIOExpander(GPIOExpander2Address, OutputPortRegisterBank0, DataBank0GPIOExpander_2 &= (PSU_2_2SWITCHON & PSU_2_1SWITCHON));//Switch on both PSU
 2c4:	40 91 16 07 	lds	r20, 0x0716	; 0x800716 <DataBank0GPIOExpander_2>
 2c8:	4f 7a       	andi	r20, 0xAF	; 175
 2ca:	40 93 16 07 	sts	0x0716, r20	; 0x800716 <DataBank0GPIOExpander_2>
 2ce:	68 e0       	ldi	r22, 0x08	; 8
 2d0:	86 e4       	ldi	r24, 0x46	; 70
 2d2:	0e 94 78 00 	call	0xf0	; 0xf0 <eCabinetsendCommand_GPIOExpander>
 2d6:	9f ef       	ldi	r25, 0xFF	; 255
 2d8:	e3 ec       	ldi	r30, 0xC3	; 195
 2da:	f9 e0       	ldi	r31, 0x09	; 9
 2dc:	91 50       	subi	r25, 0x01	; 1
 2de:	e0 40       	sbci	r30, 0x00	; 0
 2e0:	f0 40       	sbci	r31, 0x00	; 0
 2e2:	e1 f7       	brne	.-8      	; 0x2dc <main+0x13e>
 2e4:	00 c0       	rjmp	.+0      	; 0x2e6 <main+0x148>
 2e6:	00 00       	nop
 	_delay_ms(200);
 	eCabinetsendCommand_GPIOExpander(GPIOExpander2Address, OutputPortRegisterBank0, DataBank0GPIOExpander_2 |= (~ PSU_2_2SWITCHON | ~ PSU_2_1SWITCHON) );//Switch off this PSU
 2e8:	40 91 16 07 	lds	r20, 0x0716	; 0x800716 <DataBank0GPIOExpander_2>
 2ec:	40 65       	ori	r20, 0x50	; 80
 2ee:	40 93 16 07 	sts	0x0716, r20	; 0x800716 <DataBank0GPIOExpander_2>
 2f2:	68 e0       	ldi	r22, 0x08	; 8
 2f4:	86 e4       	ldi	r24, 0x46	; 70
 2f6:	0e 94 78 00 	call	0xf0	; 0xf0 <eCabinetsendCommand_GPIOExpander>
 2fa:	2f ef       	ldi	r18, 0xFF	; 255
 2fc:	83 ec       	ldi	r24, 0xC3	; 195
 2fe:	99 e0       	ldi	r25, 0x09	; 9
 300:	21 50       	subi	r18, 0x01	; 1
 302:	80 40       	sbci	r24, 0x00	; 0
 304:	90 40       	sbci	r25, 0x00	; 0
 306:	e1 f7       	brne	.-8      	; 0x300 <main+0x162>
 308:	00 c0       	rjmp	.+0      	; 0x30a <main+0x16c>
 30a:	00 00       	nop
	_delay_ms(200);
	eCabinetsendCommand_GPIOExpander(GPIOExpander2Address, OutputPortRegisterBank0, DataBank0GPIOExpander_2 &= (PSU_2_2SWITCHON & PSU_2_1SWITCHON));//Switch on both PSU
 30c:	40 91 16 07 	lds	r20, 0x0716	; 0x800716 <DataBank0GPIOExpander_2>
 310:	4f 7a       	andi	r20, 0xAF	; 175
 312:	40 93 16 07 	sts	0x0716, r20	; 0x800716 <DataBank0GPIOExpander_2>
 316:	68 e0       	ldi	r22, 0x08	; 8
 318:	86 e4       	ldi	r24, 0x46	; 70
 31a:	0e 94 78 00 	call	0xf0	; 0xf0 <eCabinetsendCommand_GPIOExpander>
 31e:	ed b7       	in	r30, 0x3d	; 61
 320:	fe b7       	in	r31, 0x3e	; 62
 322:	3c 96       	adiw	r30, 0x0c	; 12
 324:	0f b6       	in	r0, 0x3f	; 63
 326:	f8 94       	cli
 328:	fe bf       	out	0x3e, r31	; 62
 32a:	0f be       	out	0x3f, r0	; 63
 32c:	ed bf       	out	0x3d, r30	; 61
			eCabinetsendCommand_GPIOExpander(GPIOExpander1Address, OutputPortRegisterBank0, DataBank0GPIOExpander_1 |= ~LED0);//Configure IO pins of Bank2 GPIOExpander_1
			
			new_event_timer=0;
			
			p=eCabinet_getADC(ADCAddress,0);// Currently Channel is not a parameter
			sprintf(mensaje, "%d", *p);
 32e:	03 ef       	ldi	r16, 0xF3	; 243
 330:	16 e0       	ldi	r17, 0x06	; 6
 332:	ca e1       	ldi	r28, 0x1A	; 26
 334:	d7 e0       	ldi	r29, 0x07	; 7
	
	
    while(1)
	{		
		
		if (new_event_timer)//Currently wait 100 seconds until begin to resets each 2 seconds,but is a new data is write in output register it doesn' wait the 100 seconds only 2
 336:	80 91 19 07 	lds	r24, 0x0719	; 0x800719 <new_event_timer>
 33a:	88 23       	and	r24, r24
 33c:	09 f4       	brne	.+2      	; 0x340 <main+0x1a2>
 33e:	4d c0       	rjmp	.+154    	; 0x3da <main+0x23c>
		{
			/*Generate a short pulse in WDT_In signal to avoid a WDT time_out*/
			eCabinetsendCommand_GPIOExpander(GPIOExpander1Address, OutputPortRegisterBank2, WDT_IN_CONF| WDT_IN);
 340:	41 e1       	ldi	r20, 0x11	; 17
 342:	6a e0       	ldi	r22, 0x0A	; 10
 344:	84 e4       	ldi	r24, 0x44	; 68
 346:	0e 94 78 00 	call	0xf0	; 0xf0 <eCabinetsendCommand_GPIOExpander>
			eCabinetsendCommand_GPIOExpander(GPIOExpander1Address, OutputPortRegisterBank2, WDT_IN_CONF);
 34a:	40 e1       	ldi	r20, 0x10	; 16
 34c:	6a e0       	ldi	r22, 0x0A	; 10
 34e:	84 e4       	ldi	r24, 0x44	; 68
 350:	0e 94 78 00 	call	0xf0	; 0xf0 <eCabinetsendCommand_GPIOExpander>
			
			/****** Activity led0 & Led 1 *****/
 			eCabinetsendCommand_GPIOExpander(GPIOExpander1Address, OutputPortRegisterBank0, DataBank0GPIOExpander_1 &= LED0);//Configure IO pins of Bank2 GPIOExpander_1
 354:	40 91 17 07 	lds	r20, 0x0717	; 0x800717 <DataBank0GPIOExpander_1>
 358:	4f 7b       	andi	r20, 0xBF	; 191
 35a:	40 93 17 07 	sts	0x0717, r20	; 0x800717 <DataBank0GPIOExpander_1>
 35e:	68 e0       	ldi	r22, 0x08	; 8
 360:	84 e4       	ldi	r24, 0x44	; 68
 362:	0e 94 78 00 	call	0xf0	; 0xf0 <eCabinetsendCommand_GPIOExpander>
 366:	ff ef       	ldi	r31, 0xFF	; 255
 368:	21 ee       	ldi	r18, 0xE1	; 225
 36a:	84 e0       	ldi	r24, 0x04	; 4
 36c:	f1 50       	subi	r31, 0x01	; 1
 36e:	20 40       	sbci	r18, 0x00	; 0
 370:	80 40       	sbci	r24, 0x00	; 0
 372:	e1 f7       	brne	.-8      	; 0x36c <main+0x1ce>
 374:	00 c0       	rjmp	.+0      	; 0x376 <main+0x1d8>
 376:	00 00       	nop
			_delay_ms(100);
			eCabinetsendCommand_GPIOExpander(GPIOExpander1Address, OutputPortRegisterBank0, DataBank0GPIOExpander_1 |= ~LED0);//Configure IO pins of Bank2 GPIOExpander_1
 378:	40 91 17 07 	lds	r20, 0x0717	; 0x800717 <DataBank0GPIOExpander_1>
 37c:	40 64       	ori	r20, 0x40	; 64
 37e:	40 93 17 07 	sts	0x0717, r20	; 0x800717 <DataBank0GPIOExpander_1>
 382:	68 e0       	ldi	r22, 0x08	; 8
 384:	84 e4       	ldi	r24, 0x44	; 68
 386:	0e 94 78 00 	call	0xf0	; 0xf0 <eCabinetsendCommand_GPIOExpander>
			
			new_event_timer=0;
 38a:	10 92 19 07 	sts	0x0719, r1	; 0x800719 <new_event_timer>
			
			p=eCabinet_getADC(ADCAddress,0);// Currently Channel is not a parameter
 38e:	60 e0       	ldi	r22, 0x00	; 0
 390:	8a e4       	ldi	r24, 0x4A	; 74
 392:	0e 94 89 00 	call	0x112	; 0x112 <eCabinet_getADC>
			sprintf(mensaje, "%d", *p);
 396:	fc 01       	movw	r30, r24
 398:	21 81       	ldd	r18, Z+1	; 0x01
 39a:	2f 93       	push	r18
 39c:	80 81       	ld	r24, Z
 39e:	8f 93       	push	r24
 3a0:	1f 93       	push	r17
 3a2:	0f 93       	push	r16
 3a4:	df 93       	push	r29
 3a6:	cf 93       	push	r28
 3a8:	0e 94 93 03 	call	0x726	; 0x726 <sprintf>
			lcd_draw_string(50,1, mensaje, buffer);//Charge buffer with string
 3ac:	20 e0       	ldi	r18, 0x00	; 0
 3ae:	31 e0       	ldi	r19, 0x01	; 1
 3b0:	ae 01       	movw	r20, r28
 3b2:	61 e0       	ldi	r22, 0x01	; 1
 3b4:	82 e3       	ldi	r24, 0x32	; 50
 3b6:	0e 94 67 02 	call	0x4ce	; 0x4ce <lcd_draw_string>
			drawBuffer(buffer);			
 3ba:	80 e0       	ldi	r24, 0x00	; 0
 3bc:	91 e0       	ldi	r25, 0x01	; 1
 3be:	0e 94 13 03 	call	0x626	; 0x626 <drawBuffer>
			if (count_timer==255)
 3c2:	0f 90       	pop	r0
 3c4:	0f 90       	pop	r0
 3c6:	0f 90       	pop	r0
 3c8:	0f 90       	pop	r0
 3ca:	0f 90       	pop	r0
 3cc:	0f 90       	pop	r0
 3ce:	80 91 18 07 	lds	r24, 0x0718	; 0x800718 <count_timer>
 3d2:	8f 3f       	cpi	r24, 0xFF	; 255
 3d4:	11 f4       	brne	.+4      	; 0x3da <main+0x23c>
			{ count_timer=0;}
 3d6:	10 92 18 07 	sts	0x0718, r1	; 0x800718 <count_timer>
				
			
		}// end if (new_event_timer)
		
		NOP();
 3da:	0e 94 6a 03 	call	0x6d4	; 0x6d4 <NOP>
			
    } // end while
 3de:	ab cf       	rjmp	.-170    	; 0x336 <main+0x198>

000003e0 <i2c_init>:
	TWCR = (1<<TWINT) | (1<<TWEN);
	while(!(TWCR & (1<<TWINT)));
	
    return TWDR;

}/* i2c_readNak */
 3e0:	10 92 b9 00 	sts	0x00B9, r1	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
 3e4:	80 e3       	ldi	r24, 0x30	; 48
 3e6:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7e00b8>
 3ea:	84 e0       	ldi	r24, 0x04	; 4
 3ec:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
 3f0:	08 95       	ret

000003f2 <i2c_start>:
 3f2:	94 ea       	ldi	r25, 0xA4	; 164
 3f4:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
 3f8:	ec eb       	ldi	r30, 0xBC	; 188
 3fa:	f0 e0       	ldi	r31, 0x00	; 0
 3fc:	90 81       	ld	r25, Z
 3fe:	99 23       	and	r25, r25
 400:	ec f7       	brge	.-6      	; 0x3fc <i2c_start+0xa>
 402:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
 406:	98 7f       	andi	r25, 0xF8	; 248
 408:	98 30       	cpi	r25, 0x08	; 8
 40a:	11 f0       	breq	.+4      	; 0x410 <__LOCK_REGION_LENGTH__+0x10>
 40c:	90 31       	cpi	r25, 0x10	; 16
 40e:	a1 f4       	brne	.+40     	; 0x438 <__LOCK_REGION_LENGTH__+0x38>
 410:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
 414:	84 e8       	ldi	r24, 0x84	; 132
 416:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
 41a:	ec eb       	ldi	r30, 0xBC	; 188
 41c:	f0 e0       	ldi	r31, 0x00	; 0
 41e:	80 81       	ld	r24, Z
 420:	88 23       	and	r24, r24
 422:	ec f7       	brge	.-6      	; 0x41e <__LOCK_REGION_LENGTH__+0x1e>
 424:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
 428:	98 7f       	andi	r25, 0xF8	; 248
 42a:	98 31       	cpi	r25, 0x18	; 24
 42c:	39 f0       	breq	.+14     	; 0x43c <__LOCK_REGION_LENGTH__+0x3c>
 42e:	81 e0       	ldi	r24, 0x01	; 1
 430:	90 34       	cpi	r25, 0x40	; 64
 432:	29 f4       	brne	.+10     	; 0x43e <__LOCK_REGION_LENGTH__+0x3e>
 434:	80 e0       	ldi	r24, 0x00	; 0
 436:	08 95       	ret
 438:	81 e0       	ldi	r24, 0x01	; 1
 43a:	08 95       	ret
 43c:	80 e0       	ldi	r24, 0x00	; 0
 43e:	08 95       	ret

00000440 <i2c_write>:
 440:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
 444:	84 e8       	ldi	r24, 0x84	; 132
 446:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
 44a:	ec eb       	ldi	r30, 0xBC	; 188
 44c:	f0 e0       	ldi	r31, 0x00	; 0
 44e:	80 81       	ld	r24, Z
 450:	88 23       	and	r24, r24
 452:	ec f7       	brge	.-6      	; 0x44e <i2c_write+0xe>
 454:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
 458:	98 7f       	andi	r25, 0xF8	; 248
 45a:	81 e0       	ldi	r24, 0x01	; 1
 45c:	98 32       	cpi	r25, 0x28	; 40
 45e:	09 f4       	brne	.+2      	; 0x462 <i2c_write+0x22>
 460:	80 e0       	ldi	r24, 0x00	; 0
 462:	08 95       	ret

00000464 <i2c_readAck>:
 464:	84 ec       	ldi	r24, 0xC4	; 196
 466:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
 46a:	ec eb       	ldi	r30, 0xBC	; 188
 46c:	f0 e0       	ldi	r31, 0x00	; 0
 46e:	80 81       	ld	r24, Z
 470:	88 23       	and	r24, r24
 472:	ec f7       	brge	.-6      	; 0x46e <i2c_readAck+0xa>
 474:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
 478:	08 95       	ret

0000047a <i2c_stop>:
 Terminates the data transfer and releases the I2C bus
*************************************************************************/
void i2c_stop(void)
{
    /* send stop condition */
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
 47a:	84 e9       	ldi	r24, 0x94	; 148
 47c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
 480:	08 95       	ret

00000482 <clearBuffer>:
	//memset(buff, 0, 1024);
	for (uint16_t i= 0;i<1024;i++)
	{
		buffer[i]=0x00;
	}
}
 482:	20 e0       	ldi	r18, 0x00	; 0
 484:	34 e0       	ldi	r19, 0x04	; 4
 486:	fc 01       	movw	r30, r24
 488:	a9 01       	movw	r20, r18
 48a:	11 92       	st	Z+, r1
 48c:	41 50       	subi	r20, 0x01	; 1
 48e:	50 40       	sbci	r21, 0x00	; 0
 490:	e1 f7       	brne	.-8      	; 0x48a <clearBuffer+0x8>
 492:	08 95       	ret

00000494 <lcd_draw_char>:
	
}


void lcd_draw_char(unsigned char column, unsigned char page, unsigned char letter, uint8_t *buff)
{
 494:	50 e0       	ldi	r21, 0x00	; 0
 496:	fa 01       	movw	r30, r20
 498:	ee 0f       	add	r30, r30
 49a:	ff 1f       	adc	r31, r31
 49c:	ee 0f       	add	r30, r30
 49e:	ff 1f       	adc	r31, r31
 4a0:	4e 0f       	add	r20, r30
 4a2:	5f 1f       	adc	r21, r31
 4a4:	fa 01       	movw	r30, r20
 4a6:	e0 5a       	subi	r30, 0xA0	; 160
 4a8:	fb 4f       	sbci	r31, 0xFB	; 251
 4aa:	90 e0       	ldi	r25, 0x00	; 0
 4ac:	40 e8       	ldi	r20, 0x80	; 128
 4ae:	64 9f       	mul	r22, r20
 4b0:	80 0d       	add	r24, r0
 4b2:	91 1d       	adc	r25, r1
 4b4:	11 24       	eor	r1, r1
 4b6:	d9 01       	movw	r26, r18
 4b8:	a8 0f       	add	r26, r24
 4ba:	b9 1f       	adc	r27, r25
 4bc:	05 96       	adiw	r24, 0x05	; 5
 4be:	28 0f       	add	r18, r24
 4c0:	39 1f       	adc	r19, r25
	uint8_t ascii_offset = 32;
	for(uint8_t i=0; i<5; i++)
	{
		buff[i+((page*128)+column)] = Ascii_1[letter-ascii_offset][i];
 4c2:	81 91       	ld	r24, Z+
 4c4:	8d 93       	st	X+, r24


void lcd_draw_char(unsigned char column, unsigned char page, unsigned char letter, uint8_t *buff)
{
	uint8_t ascii_offset = 32;
	for(uint8_t i=0; i<5; i++)
 4c6:	a2 17       	cp	r26, r18
 4c8:	b3 07       	cpc	r27, r19
 4ca:	d9 f7       	brne	.-10     	; 0x4c2 <lcd_draw_char+0x2e>
	{
		buff[i+((page*128)+column)] = Ascii_1[letter-ascii_offset][i];
	}
}
 4cc:	08 95       	ret

000004ce <lcd_draw_string>:

void lcd_draw_string(uint8_t column, uint8_t page, char *string, uint8_t *buff)
{
 4ce:	df 92       	push	r13
 4d0:	ef 92       	push	r14
 4d2:	ff 92       	push	r15
 4d4:	0f 93       	push	r16
 4d6:	1f 93       	push	r17
 4d8:	cf 93       	push	r28
 4da:	df 93       	push	r29
 4dc:	fa 01       	movw	r30, r20
	uint8_t i = 0;
	while(string[i] != 0)
 4de:	40 81       	ld	r20, Z
 4e0:	44 23       	and	r20, r20
 4e2:	91 f0       	breq	.+36     	; 0x508 <lcd_draw_string+0x3a>
 4e4:	79 01       	movw	r14, r18
 4e6:	8f 01       	movw	r16, r30
 4e8:	d6 2e       	mov	r13, r22
 4ea:	c8 2f       	mov	r28, r24
 4ec:	d0 e0       	ldi	r29, 0x00	; 0
	{
		lcd_draw_char(column+(5*i), page, (string[i]), buff);
 4ee:	97 01       	movw	r18, r14
 4f0:	6d 2d       	mov	r22, r13
 4f2:	8c 2f       	mov	r24, r28
 4f4:	0e 94 4a 02 	call	0x494	; 0x494 <lcd_draw_char>
		i++;
 4f8:	df 5f       	subi	r29, 0xFF	; 255
}

void lcd_draw_string(uint8_t column, uint8_t page, char *string, uint8_t *buff)
{
	uint8_t i = 0;
	while(string[i] != 0)
 4fa:	f8 01       	movw	r30, r16
 4fc:	ed 0f       	add	r30, r29
 4fe:	f1 1d       	adc	r31, r1
 500:	40 81       	ld	r20, Z
 502:	cb 5f       	subi	r28, 0xFB	; 251
 504:	41 11       	cpse	r20, r1
 506:	f3 cf       	rjmp	.-26     	; 0x4ee <lcd_draw_string+0x20>
	{
		lcd_draw_char(column+(5*i), page, (string[i]), buff);
		i++;
	}
}
 508:	df 91       	pop	r29
 50a:	cf 91       	pop	r28
 50c:	1f 91       	pop	r17
 50e:	0f 91       	pop	r16
 510:	ff 90       	pop	r15
 512:	ef 90       	pop	r14
 514:	df 90       	pop	r13
 516:	08 95       	ret

00000518 <sendCommand>:
	buffer[pagina*128+x] = nt;
	sendData(buffer[pagina*128+x]);
}

void sendCommand(uint8_t command)
{
 518:	cf 93       	push	r28
 51a:	c8 2f       	mov	r28, r24
	i2c_start(SSD1306_DEFAULT_ADDRESS);
 51c:	88 e7       	ldi	r24, 0x78	; 120
 51e:	0e 94 f9 01 	call	0x3f2	; 0x3f2 <i2c_start>
	i2c_write(command_byte);
 522:	80 e0       	ldi	r24, 0x00	; 0
 524:	0e 94 20 02 	call	0x440	; 0x440 <i2c_write>
	i2c_write(command);
 528:	8c 2f       	mov	r24, r28
 52a:	0e 94 20 02 	call	0x440	; 0x440 <i2c_write>
	i2c_stop();
 52e:	0e 94 3d 02 	call	0x47a	; 0x47a <i2c_stop>
}
 532:	cf 91       	pop	r28
 534:	08 95       	ret

00000536 <lcd_init>:
//https://github.com/tibounise/SSD1306-AVR/blob/master/SSD1306.cpp

void lcd_init(void)// Init sequence for 128x64 OLED module
{
	// Turn display off
	sendCommand(SSD1306_DISPLAYOFF);//0XAE
 536:	8e ea       	ldi	r24, 0xAE	; 174
 538:	0e 94 8c 02 	call	0x518	; 0x518 <sendCommand>
	
	
	
	sendCommand(SSD1306_SETMULTIPLEX);//0XA8
 53c:	88 ea       	ldi	r24, 0xA8	; 168
 53e:	0e 94 8c 02 	call	0x518	; 0x518 <sendCommand>
	sendCommand(0X3F);
 542:	8f e3       	ldi	r24, 0x3F	; 63
 544:	0e 94 8c 02 	call	0x518	; 0x518 <sendCommand>
	
	sendCommand(SSD1306_SETDISPLAYOFFSET);//0XD3
 548:	83 ed       	ldi	r24, 0xD3	; 211
 54a:	0e 94 8c 02 	call	0x518	; 0x518 <sendCommand>
	sendCommand(0x00);					// no offset
 54e:	80 e0       	ldi	r24, 0x00	; 0
 550:	0e 94 8c 02 	call	0x518	; 0x518 <sendCommand>
	
	//sendCommand_1((SSD1306_SETSTARTLINE | 0x00));//0X40, range from 0x40 to 7F
	sendCommand(SSD1306_SETSTARTLINE);	//0X40
 554:	80 e4       	ldi	r24, 0x40	; 64
 556:	0e 94 8c 02 	call	0x518	; 0x518 <sendCommand>
	//sendCommand(0x00);					//LINE 0
	
	//sendCommand(SSD1306_SEGREMAP);	//0XA0, two options: 0XA0 | 0XA1
	sendCommand(0XA1);	//0XA1 ESTA ES UNA SEGUNDA OPCION PARA SEGREMAP
 55a:	81 ea       	ldi	r24, 0xA1	; 161
 55c:	0e 94 8c 02 	call	0x518	; 0x518 <sendCommand>
	
	sendCommand(SSD1306_COMSCANDEC);//0XC8, two options: 0XC0 | 0XC8, ALLOWING LAYOUT FLEXIBILITY IN THE OLED MODULE
 560:	88 ec       	ldi	r24, 0xC8	; 200
 562:	0e 94 8c 02 	call	0x518	; 0x518 <sendCommand>
	//sendCommand(0XC0);
	
	sendCommand(SSD1306_SETCOMPINS);	//0XDA
 566:	8a ed       	ldi	r24, 0xDA	; 218
 568:	0e 94 8c 02 	call	0x518	; 0x518 <sendCommand>
	sendCommand(0x12);					//
 56c:	82 e1       	ldi	r24, 0x12	; 18
 56e:	0e 94 8c 02 	call	0x518	; 0x518 <sendCommand>
	
	sendCommand(SSD1306_SETCONTRAST);//0X81
 572:	81 e8       	ldi	r24, 0x81	; 129
 574:	0e 94 8c 02 	call	0x518	; 0x518 <sendCommand>
	sendCommand(0xCF);
 578:	8f ec       	ldi	r24, 0xCF	; 207
 57a:	0e 94 8c 02 	call	0x518	; 0x518 <sendCommand>
	
	sendCommand(SSD1306_DISPLAYALLON_RESUME);	//0XA4
 57e:	84 ea       	ldi	r24, 0xA4	; 164
 580:	0e 94 8c 02 	call	0x518	; 0x518 <sendCommand>
	
	sendCommand(SSD1306_NORMALDISPLAY);	//0XA6 IF INVERTER CHARGE 0XA7
 584:	86 ea       	ldi	r24, 0xA6	; 166
 586:	0e 94 8c 02 	call	0x518	; 0x518 <sendCommand>
	//sendCommand(0XA7);
	
	sendCommand(SSD1306_SETDISPLAYCLOCKDIV);//0XD5
 58a:	85 ed       	ldi	r24, 0xD5	; 213
 58c:	0e 94 8c 02 	call	0x518	; 0x518 <sendCommand>
	sendCommand(0x80);						// the suggested ratio 0x80
 590:	80 e8       	ldi	r24, 0x80	; 128
 592:	0e 94 8c 02 	call	0x518	; 0x518 <sendCommand>

	sendCommand(SSD1306_CHARGEPUMP);	//0X8D	Charge pump Setting
 596:	8d e8       	ldi	r24, 0x8D	; 141
 598:	0e 94 8c 02 	call	0x518	; 0x518 <sendCommand>
	sendCommand(0x14);					// Enable charge pump
 59c:	84 e1       	ldi	r24, 0x14	; 20
 59e:	0e 94 8c 02 	call	0x518	; 0x518 <sendCommand>
	
	sendCommand(SSD1306_MEMORYMODE);	//0X20
 5a2:	80 e2       	ldi	r24, 0x20	; 32
 5a4:	0e 94 8c 02 	call	0x518	; 0x518 <sendCommand>
	sendCommand(0x00);					//Horizontal address mode
 5a8:	80 e0       	ldi	r24, 0x00	; 0
 5aa:	0e 94 8c 02 	call	0x518	; 0x518 <sendCommand>
	
	
	
	sendCommand(SSD1306_SETPRECHARGE);//0XD9
 5ae:	89 ed       	ldi	r24, 0xD9	; 217
 5b0:	0e 94 8c 02 	call	0x518	; 0x518 <sendCommand>
	sendCommand(0xF1);
 5b4:	81 ef       	ldi	r24, 0xF1	; 241
 5b6:	0e 94 8c 02 	call	0x518	; 0x518 <sendCommand>
	

	sendCommand(SSD1306_SETVCOMDETECT);
 5ba:	8b ed       	ldi	r24, 0xDB	; 219
 5bc:	0e 94 8c 02 	call	0x518	; 0x518 <sendCommand>
	sendCommand(0x40);
 5c0:	80 e4       	ldi	r24, 0x40	; 64
 5c2:	0e 94 8c 02 	call	0x518	; 0x518 <sendCommand>
	
	sendCommand(SSD1306_DISPLAYON);	//0XAF
 5c6:	8f ea       	ldi	r24, 0xAF	; 175
 5c8:	0e 94 8c 02 	call	0x518	; 0x518 <sendCommand>
 5cc:	08 95       	ret

000005ce <sendCommand_Plus2B>:
	i2c_write(command);
	i2c_stop();
}

void sendCommand_Plus2B(uint8_t command, uint8_t byte_1, uint8_t byte_2)
{
 5ce:	1f 93       	push	r17
 5d0:	cf 93       	push	r28
 5d2:	df 93       	push	r29
 5d4:	18 2f       	mov	r17, r24
 5d6:	d6 2f       	mov	r29, r22
 5d8:	c4 2f       	mov	r28, r20
	i2c_start(SSD1306_DEFAULT_ADDRESS);
 5da:	88 e7       	ldi	r24, 0x78	; 120
 5dc:	0e 94 f9 01 	call	0x3f2	; 0x3f2 <i2c_start>
	i2c_write(command_byte);
 5e0:	80 e0       	ldi	r24, 0x00	; 0
 5e2:	0e 94 20 02 	call	0x440	; 0x440 <i2c_write>
	i2c_write(command);
 5e6:	81 2f       	mov	r24, r17
 5e8:	0e 94 20 02 	call	0x440	; 0x440 <i2c_write>
	i2c_write(byte_1);
 5ec:	8d 2f       	mov	r24, r29
 5ee:	0e 94 20 02 	call	0x440	; 0x440 <i2c_write>
	i2c_write(byte_2);
 5f2:	8c 2f       	mov	r24, r28
 5f4:	0e 94 20 02 	call	0x440	; 0x440 <i2c_write>
	i2c_stop();
 5f8:	0e 94 3d 02 	call	0x47a	; 0x47a <i2c_stop>
}
 5fc:	df 91       	pop	r29
 5fe:	cf 91       	pop	r28
 600:	1f 91       	pop	r17
 602:	08 95       	ret

00000604 <sendData>:
void sendData(uint8_t data)
{
 604:	cf 93       	push	r28
 606:	c8 2f       	mov	r28, r24
	i2c_start(SSD1306_DEFAULT_ADDRESS);
 608:	88 e7       	ldi	r24, 0x78	; 120
 60a:	0e 94 f9 01 	call	0x3f2	; 0x3f2 <i2c_start>
	i2c_write(data_byte);
 60e:	80 e4       	ldi	r24, 0x40	; 64
 610:	0e 94 20 02 	call	0x440	; 0x440 <i2c_write>
	i2c_write(data);
 614:	8c 2f       	mov	r24, r28
 616:	0e 94 20 02 	call	0x440	; 0x440 <i2c_write>
	i2c_stop();
 61a:	0e 94 3d 02 	call	0x47a	; 0x47a <i2c_stop>
	NOP();
 61e:	0e 94 6a 03 	call	0x6d4	; 0x6d4 <NOP>
}
 622:	cf 91       	pop	r28
 624:	08 95       	ret

00000626 <drawBuffer>:
	}
}


void drawBuffer(uint8_t *buffer)
{
 626:	0f 93       	push	r16
 628:	1f 93       	push	r17
 62a:	cf 93       	push	r28
 62c:	df 93       	push	r29
 62e:	8c 01       	movw	r16, r24
	sendCommand_Plus2B(SSD1306_COLUMNADDR, 0, 127);//0X21, range from 0-127
 630:	4f e7       	ldi	r20, 0x7F	; 127
 632:	60 e0       	ldi	r22, 0x00	; 0
 634:	81 e2       	ldi	r24, 0x21	; 33
 636:	0e 94 e7 02 	call	0x5ce	; 0x5ce <sendCommand_Plus2B>
	sendCommand_Plus2B(SSD1306_PAGEADDR, 0, 7);//0X22, range from 0-7
 63a:	47 e0       	ldi	r20, 0x07	; 7
 63c:	60 e0       	ldi	r22, 0x00	; 0
 63e:	82 e2       	ldi	r24, 0x22	; 34
 640:	0e 94 e7 02 	call	0x5ce	; 0x5ce <sendCommand_Plus2B>
 644:	e8 01       	movw	r28, r16
 646:	1c 5f       	subi	r17, 0xFC	; 252
	
	for (uint16_t i=0; i<1024; i++)
	{
		sendData(buffer[i]);
 648:	89 91       	ld	r24, Y+
 64a:	0e 94 02 03 	call	0x604	; 0x604 <sendData>
void drawBuffer(uint8_t *buffer)
{
	sendCommand_Plus2B(SSD1306_COLUMNADDR, 0, 127);//0X21, range from 0-127
	sendCommand_Plus2B(SSD1306_PAGEADDR, 0, 7);//0X22, range from 0-7
	
	for (uint16_t i=0; i<1024; i++)
 64e:	c0 17       	cp	r28, r16
 650:	d1 07       	cpc	r29, r17
 652:	d1 f7       	brne	.-12     	; 0x648 <drawBuffer+0x22>
	{
		sendData(buffer[i]);
	}
	
}
 654:	df 91       	pop	r29
 656:	cf 91       	pop	r28
 658:	1f 91       	pop	r17
 65a:	0f 91       	pop	r16
 65c:	08 95       	ret

0000065e <TIMER1_enable>:
 */ 
#include "includes.h"

void TIMER1_enable(void)
{
	TCCR1A = 0;     // set entire TCCR1A register to 0
 65e:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__TEXT_REGION_LENGTH__+0x7e0080>
	TCCR1B = 0;     // same for TCCR1B
 662:	e1 e8       	ldi	r30, 0x81	; 129
 664:	f0 e0       	ldi	r31, 0x00	; 0
 666:	10 82       	st	Z, r1
	
	// set compare match register to desired timer count
	OCR1A = 15624;// --> 1 SECOND
 668:	88 e0       	ldi	r24, 0x08	; 8
 66a:	9d e3       	ldi	r25, 0x3D	; 61
 66c:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7e0089>
 670:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7e0088>
	//OCR1AH = 0x3D;                      //Load higher byte of 15624 into output compare register
	//OCR1AL = 0x08;                      //Load lower byte of 15624 into output compare register
	
	
	// Turn on CTC modeSet CS10 and CS12 bits for 1024 prescaler
	TCCR1B = (1 << WGM12) | (1 << CS10) | (1 << CS12);
 674:	8d e0       	ldi	r24, 0x0D	; 13
 676:	80 83       	st	Z, r24
	
	//Clear ICF1, clear pending interrupts
	TIFR1 = 1<<ICF1;
 678:	80 e2       	ldi	r24, 0x20	; 32
 67a:	86 bb       	out	0x16, r24	; 22
	
	// enable timer compare interrupt
	TIMSK1 |= (1 << OCIE1A);
 67c:	ef e6       	ldi	r30, 0x6F	; 111
 67e:	f0 e0       	ldi	r31, 0x00	; 0
 680:	80 81       	ld	r24, Z
 682:	82 60       	ori	r24, 0x02	; 2
 684:	80 83       	st	Z, r24
	
	
	TCNT1H=0;
 686:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__TEXT_REGION_LENGTH__+0x7e0085>
	TCNT1L=0;	
 68a:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__TEXT_REGION_LENGTH__+0x7e0084>
 68e:	08 95       	ret

00000690 <USART_Init>:

//The purpose of this function is to initialize the USART.
void USART_Init( unsigned int baud )
{
	/* Set baud rate */
	UBRR0H = (unsigned char)(baud>>8);
 690:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7e00c5>
	UBRR0L = (unsigned char)baud;
 694:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7e00c4>
	/* Enable receiver and transmitter, enables interrupt on the RXC1 Flag */
	UCSR0B = (1<<RXEN0)|(1<<TXEN0)|(1<<RXCIE0);
 698:	88 e9       	ldi	r24, 0x98	; 152
 69a:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
	/* Set frame format: 8data, 1 stop bit */
	UCSR0C = (0<<USBS0)|(1<<UCSZ00)|(1<<UCSZ01);	
 69e:	86 e0       	ldi	r24, 0x06	; 6
 6a0:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7e00c2>
 6a4:	08 95       	ret

000006a6 <USART_Transmit_byte>:
}

void USART_Transmit_byte( const char byte )
{
	/* Wait for empty transmit buffer */
	while ( !( UCSR0A & (1<<UDRE0)) )
 6a6:	e0 ec       	ldi	r30, 0xC0	; 192
 6a8:	f0 e0       	ldi	r31, 0x00	; 0
 6aa:	90 81       	ld	r25, Z
 6ac:	95 ff       	sbrs	r25, 5
 6ae:	fd cf       	rjmp	.-6      	; 0x6aa <USART_Transmit_byte+0x4>
	;
	/* Put data into buffer, sends the data */
	UDR0 = byte;
 6b0:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
 6b4:	08 95       	ret

000006b6 <USART_Transmit_data>:
}

void USART_Transmit_data(const char * s)
{
 6b6:	cf 93       	push	r28
 6b8:	df 93       	push	r29
 6ba:	ec 01       	movw	r28, r24
	while(*s!=0){
 6bc:	88 81       	ld	r24, Y
 6be:	88 23       	and	r24, r24
 6c0:	31 f0       	breq	.+12     	; 0x6ce <USART_Transmit_data+0x18>
 6c2:	21 96       	adiw	r28, 0x01	; 1
		USART_Transmit_byte(*s);
 6c4:	0e 94 53 03 	call	0x6a6	; 0x6a6 <USART_Transmit_byte>
	UDR0 = byte;
}

void USART_Transmit_data(const char * s)
{
	while(*s!=0){
 6c8:	89 91       	ld	r24, Y+
 6ca:	81 11       	cpse	r24, r1
 6cc:	fb cf       	rjmp	.-10     	; 0x6c4 <USART_Transmit_data+0xe>
		USART_Transmit_byte(*s);
	*s++;}
 6ce:	df 91       	pop	r29
 6d0:	cf 91       	pop	r28
 6d2:	08 95       	ret

000006d4 <NOP>:
#include "includes.h"

char mensaje[20];

	
void NOP (void) {}
 6d4:	08 95       	ret

000006d6 <test_1>:
	


void test_1 (void)
{
	sendCommand(0XA7);//Invert display
 6d6:	87 ea       	ldi	r24, 0xA7	; 167
 6d8:	0e 94 8c 02 	call	0x518	; 0x518 <sendCommand>
	drawBuffer(buffer);//For 1024 With command send_Data(data)
 6dc:	80 e0       	ldi	r24, 0x00	; 0
 6de:	91 e0       	ldi	r25, 0x01	; 1
 6e0:	0e 94 13 03 	call	0x626	; 0x626 <drawBuffer>
 6e4:	2f ef       	ldi	r18, 0xFF	; 255
 6e6:	83 ed       	ldi	r24, 0xD3	; 211
 6e8:	90 e3       	ldi	r25, 0x30	; 48
 6ea:	21 50       	subi	r18, 0x01	; 1
 6ec:	80 40       	sbci	r24, 0x00	; 0
 6ee:	90 40       	sbci	r25, 0x00	; 0
 6f0:	e1 f7       	brne	.-8      	; 0x6ea <test_1+0x14>
 6f2:	00 c0       	rjmp	.+0      	; 0x6f4 <test_1+0x1e>
 6f4:	00 00       	nop
	_delay_ms(1000);
	clearBuffer(buffer);
 6f6:	80 e0       	ldi	r24, 0x00	; 0
 6f8:	91 e0       	ldi	r25, 0x01	; 1
 6fa:	0e 94 41 02 	call	0x482	; 0x482 <clearBuffer>
	sendCommand(SSD1306_NORMALDISPLAY);//Invert display
 6fe:	86 ea       	ldi	r24, 0xA6	; 166
 700:	0e 94 8c 02 	call	0x518	; 0x518 <sendCommand>
 704:	08 95       	ret

00000706 <test_2>:
}


void test_2 (void)
{
	USART_Transmit_data("Hello my friend \n");	
 706:	86 ef       	ldi	r24, 0xF6	; 246
 708:	96 e0       	ldi	r25, 0x06	; 6
 70a:	0e 94 5b 03 	call	0x6b6	; 0x6b6 <USART_Transmit_data>
 70e:	08 95       	ret

00000710 <test_3>:
}

void test_3 (unsigned char n, unsigned char j)
{
	//clearBuffer(buffer);
	lcd_draw_string(n,j, "Running: ", buffer);//Charge buffer with string
 710:	20 e0       	ldi	r18, 0x00	; 0
 712:	31 e0       	ldi	r19, 0x01	; 1
 714:	48 e0       	ldi	r20, 0x08	; 8
 716:	57 e0       	ldi	r21, 0x07	; 7
 718:	0e 94 67 02 	call	0x4ce	; 0x4ce <lcd_draw_string>
	drawBuffer(buffer);//For 1024 With command send_Data(data)
 71c:	80 e0       	ldi	r24, 0x00	; 0
 71e:	91 e0       	ldi	r25, 0x01	; 1
 720:	0e 94 13 03 	call	0x626	; 0x626 <drawBuffer>
 724:	08 95       	ret

00000726 <sprintf>:
 726:	ae e0       	ldi	r26, 0x0E	; 14
 728:	b0 e0       	ldi	r27, 0x00	; 0
 72a:	e9 e9       	ldi	r30, 0x99	; 153
 72c:	f3 e0       	ldi	r31, 0x03	; 3
 72e:	0c 94 54 06 	jmp	0xca8	; 0xca8 <__prologue_saves__+0x1c>
 732:	0d 89       	ldd	r16, Y+21	; 0x15
 734:	1e 89       	ldd	r17, Y+22	; 0x16
 736:	86 e0       	ldi	r24, 0x06	; 6
 738:	8c 83       	std	Y+4, r24	; 0x04
 73a:	1a 83       	std	Y+2, r17	; 0x02
 73c:	09 83       	std	Y+1, r16	; 0x01
 73e:	8f ef       	ldi	r24, 0xFF	; 255
 740:	9f e7       	ldi	r25, 0x7F	; 127
 742:	9e 83       	std	Y+6, r25	; 0x06
 744:	8d 83       	std	Y+5, r24	; 0x05
 746:	ae 01       	movw	r20, r28
 748:	47 5e       	subi	r20, 0xE7	; 231
 74a:	5f 4f       	sbci	r21, 0xFF	; 255
 74c:	6f 89       	ldd	r22, Y+23	; 0x17
 74e:	78 8d       	ldd	r23, Y+24	; 0x18
 750:	ce 01       	movw	r24, r28
 752:	01 96       	adiw	r24, 0x01	; 1
 754:	0e 94 b5 03 	call	0x76a	; 0x76a <vfprintf>
 758:	ef 81       	ldd	r30, Y+7	; 0x07
 75a:	f8 85       	ldd	r31, Y+8	; 0x08
 75c:	e0 0f       	add	r30, r16
 75e:	f1 1f       	adc	r31, r17
 760:	10 82       	st	Z, r1
 762:	2e 96       	adiw	r28, 0x0e	; 14
 764:	e4 e0       	ldi	r30, 0x04	; 4
 766:	0c 94 70 06 	jmp	0xce0	; 0xce0 <__epilogue_restores__+0x1c>

0000076a <vfprintf>:
 76a:	ab e0       	ldi	r26, 0x0B	; 11
 76c:	b0 e0       	ldi	r27, 0x00	; 0
 76e:	eb eb       	ldi	r30, 0xBB	; 187
 770:	f3 e0       	ldi	r31, 0x03	; 3
 772:	0c 94 46 06 	jmp	0xc8c	; 0xc8c <__prologue_saves__>
 776:	6c 01       	movw	r12, r24
 778:	7b 01       	movw	r14, r22
 77a:	8a 01       	movw	r16, r20
 77c:	fc 01       	movw	r30, r24
 77e:	17 82       	std	Z+7, r1	; 0x07
 780:	16 82       	std	Z+6, r1	; 0x06
 782:	83 81       	ldd	r24, Z+3	; 0x03
 784:	81 ff       	sbrs	r24, 1
 786:	cc c1       	rjmp	.+920    	; 0xb20 <__stack+0x221>
 788:	ce 01       	movw	r24, r28
 78a:	01 96       	adiw	r24, 0x01	; 1
 78c:	3c 01       	movw	r6, r24
 78e:	f6 01       	movw	r30, r12
 790:	93 81       	ldd	r25, Z+3	; 0x03
 792:	f7 01       	movw	r30, r14
 794:	93 fd       	sbrc	r25, 3
 796:	85 91       	lpm	r24, Z+
 798:	93 ff       	sbrs	r25, 3
 79a:	81 91       	ld	r24, Z+
 79c:	7f 01       	movw	r14, r30
 79e:	88 23       	and	r24, r24
 7a0:	09 f4       	brne	.+2      	; 0x7a4 <vfprintf+0x3a>
 7a2:	ba c1       	rjmp	.+884    	; 0xb18 <__stack+0x219>
 7a4:	85 32       	cpi	r24, 0x25	; 37
 7a6:	39 f4       	brne	.+14     	; 0x7b6 <vfprintf+0x4c>
 7a8:	93 fd       	sbrc	r25, 3
 7aa:	85 91       	lpm	r24, Z+
 7ac:	93 ff       	sbrs	r25, 3
 7ae:	81 91       	ld	r24, Z+
 7b0:	7f 01       	movw	r14, r30
 7b2:	85 32       	cpi	r24, 0x25	; 37
 7b4:	29 f4       	brne	.+10     	; 0x7c0 <vfprintf+0x56>
 7b6:	b6 01       	movw	r22, r12
 7b8:	90 e0       	ldi	r25, 0x00	; 0
 7ba:	0e 94 ac 05 	call	0xb58	; 0xb58 <fputc>
 7be:	e7 cf       	rjmp	.-50     	; 0x78e <vfprintf+0x24>
 7c0:	91 2c       	mov	r9, r1
 7c2:	21 2c       	mov	r2, r1
 7c4:	31 2c       	mov	r3, r1
 7c6:	ff e1       	ldi	r31, 0x1F	; 31
 7c8:	f3 15       	cp	r31, r3
 7ca:	d8 f0       	brcs	.+54     	; 0x802 <vfprintf+0x98>
 7cc:	8b 32       	cpi	r24, 0x2B	; 43
 7ce:	79 f0       	breq	.+30     	; 0x7ee <vfprintf+0x84>
 7d0:	38 f4       	brcc	.+14     	; 0x7e0 <vfprintf+0x76>
 7d2:	80 32       	cpi	r24, 0x20	; 32
 7d4:	79 f0       	breq	.+30     	; 0x7f4 <vfprintf+0x8a>
 7d6:	83 32       	cpi	r24, 0x23	; 35
 7d8:	a1 f4       	brne	.+40     	; 0x802 <vfprintf+0x98>
 7da:	23 2d       	mov	r18, r3
 7dc:	20 61       	ori	r18, 0x10	; 16
 7de:	1d c0       	rjmp	.+58     	; 0x81a <vfprintf+0xb0>
 7e0:	8d 32       	cpi	r24, 0x2D	; 45
 7e2:	61 f0       	breq	.+24     	; 0x7fc <vfprintf+0x92>
 7e4:	80 33       	cpi	r24, 0x30	; 48
 7e6:	69 f4       	brne	.+26     	; 0x802 <vfprintf+0x98>
 7e8:	23 2d       	mov	r18, r3
 7ea:	21 60       	ori	r18, 0x01	; 1
 7ec:	16 c0       	rjmp	.+44     	; 0x81a <vfprintf+0xb0>
 7ee:	83 2d       	mov	r24, r3
 7f0:	82 60       	ori	r24, 0x02	; 2
 7f2:	38 2e       	mov	r3, r24
 7f4:	e3 2d       	mov	r30, r3
 7f6:	e4 60       	ori	r30, 0x04	; 4
 7f8:	3e 2e       	mov	r3, r30
 7fa:	2a c0       	rjmp	.+84     	; 0x850 <vfprintf+0xe6>
 7fc:	f3 2d       	mov	r31, r3
 7fe:	f8 60       	ori	r31, 0x08	; 8
 800:	1d c0       	rjmp	.+58     	; 0x83c <vfprintf+0xd2>
 802:	37 fc       	sbrc	r3, 7
 804:	2d c0       	rjmp	.+90     	; 0x860 <vfprintf+0xf6>
 806:	20 ed       	ldi	r18, 0xD0	; 208
 808:	28 0f       	add	r18, r24
 80a:	2a 30       	cpi	r18, 0x0A	; 10
 80c:	40 f0       	brcs	.+16     	; 0x81e <vfprintf+0xb4>
 80e:	8e 32       	cpi	r24, 0x2E	; 46
 810:	b9 f4       	brne	.+46     	; 0x840 <vfprintf+0xd6>
 812:	36 fc       	sbrc	r3, 6
 814:	81 c1       	rjmp	.+770    	; 0xb18 <__stack+0x219>
 816:	23 2d       	mov	r18, r3
 818:	20 64       	ori	r18, 0x40	; 64
 81a:	32 2e       	mov	r3, r18
 81c:	19 c0       	rjmp	.+50     	; 0x850 <vfprintf+0xe6>
 81e:	36 fe       	sbrs	r3, 6
 820:	06 c0       	rjmp	.+12     	; 0x82e <vfprintf+0xc4>
 822:	8a e0       	ldi	r24, 0x0A	; 10
 824:	98 9e       	mul	r9, r24
 826:	20 0d       	add	r18, r0
 828:	11 24       	eor	r1, r1
 82a:	92 2e       	mov	r9, r18
 82c:	11 c0       	rjmp	.+34     	; 0x850 <vfprintf+0xe6>
 82e:	ea e0       	ldi	r30, 0x0A	; 10
 830:	2e 9e       	mul	r2, r30
 832:	20 0d       	add	r18, r0
 834:	11 24       	eor	r1, r1
 836:	22 2e       	mov	r2, r18
 838:	f3 2d       	mov	r31, r3
 83a:	f0 62       	ori	r31, 0x20	; 32
 83c:	3f 2e       	mov	r3, r31
 83e:	08 c0       	rjmp	.+16     	; 0x850 <vfprintf+0xe6>
 840:	8c 36       	cpi	r24, 0x6C	; 108
 842:	21 f4       	brne	.+8      	; 0x84c <vfprintf+0xe2>
 844:	83 2d       	mov	r24, r3
 846:	80 68       	ori	r24, 0x80	; 128
 848:	38 2e       	mov	r3, r24
 84a:	02 c0       	rjmp	.+4      	; 0x850 <vfprintf+0xe6>
 84c:	88 36       	cpi	r24, 0x68	; 104
 84e:	41 f4       	brne	.+16     	; 0x860 <vfprintf+0xf6>
 850:	f7 01       	movw	r30, r14
 852:	93 fd       	sbrc	r25, 3
 854:	85 91       	lpm	r24, Z+
 856:	93 ff       	sbrs	r25, 3
 858:	81 91       	ld	r24, Z+
 85a:	7f 01       	movw	r14, r30
 85c:	81 11       	cpse	r24, r1
 85e:	b3 cf       	rjmp	.-154    	; 0x7c6 <vfprintf+0x5c>
 860:	98 2f       	mov	r25, r24
 862:	9f 7d       	andi	r25, 0xDF	; 223
 864:	95 54       	subi	r25, 0x45	; 69
 866:	93 30       	cpi	r25, 0x03	; 3
 868:	28 f4       	brcc	.+10     	; 0x874 <vfprintf+0x10a>
 86a:	0c 5f       	subi	r16, 0xFC	; 252
 86c:	1f 4f       	sbci	r17, 0xFF	; 255
 86e:	9f e3       	ldi	r25, 0x3F	; 63
 870:	99 83       	std	Y+1, r25	; 0x01
 872:	0d c0       	rjmp	.+26     	; 0x88e <vfprintf+0x124>
 874:	83 36       	cpi	r24, 0x63	; 99
 876:	31 f0       	breq	.+12     	; 0x884 <vfprintf+0x11a>
 878:	83 37       	cpi	r24, 0x73	; 115
 87a:	71 f0       	breq	.+28     	; 0x898 <vfprintf+0x12e>
 87c:	83 35       	cpi	r24, 0x53	; 83
 87e:	09 f0       	breq	.+2      	; 0x882 <vfprintf+0x118>
 880:	59 c0       	rjmp	.+178    	; 0x934 <__stack+0x35>
 882:	21 c0       	rjmp	.+66     	; 0x8c6 <vfprintf+0x15c>
 884:	f8 01       	movw	r30, r16
 886:	80 81       	ld	r24, Z
 888:	89 83       	std	Y+1, r24	; 0x01
 88a:	0e 5f       	subi	r16, 0xFE	; 254
 88c:	1f 4f       	sbci	r17, 0xFF	; 255
 88e:	88 24       	eor	r8, r8
 890:	83 94       	inc	r8
 892:	91 2c       	mov	r9, r1
 894:	53 01       	movw	r10, r6
 896:	13 c0       	rjmp	.+38     	; 0x8be <vfprintf+0x154>
 898:	28 01       	movw	r4, r16
 89a:	f2 e0       	ldi	r31, 0x02	; 2
 89c:	4f 0e       	add	r4, r31
 89e:	51 1c       	adc	r5, r1
 8a0:	f8 01       	movw	r30, r16
 8a2:	a0 80       	ld	r10, Z
 8a4:	b1 80       	ldd	r11, Z+1	; 0x01
 8a6:	36 fe       	sbrs	r3, 6
 8a8:	03 c0       	rjmp	.+6      	; 0x8b0 <vfprintf+0x146>
 8aa:	69 2d       	mov	r22, r9
 8ac:	70 e0       	ldi	r23, 0x00	; 0
 8ae:	02 c0       	rjmp	.+4      	; 0x8b4 <vfprintf+0x14a>
 8b0:	6f ef       	ldi	r22, 0xFF	; 255
 8b2:	7f ef       	ldi	r23, 0xFF	; 255
 8b4:	c5 01       	movw	r24, r10
 8b6:	0e 94 a1 05 	call	0xb42	; 0xb42 <strnlen>
 8ba:	4c 01       	movw	r8, r24
 8bc:	82 01       	movw	r16, r4
 8be:	f3 2d       	mov	r31, r3
 8c0:	ff 77       	andi	r31, 0x7F	; 127
 8c2:	3f 2e       	mov	r3, r31
 8c4:	16 c0       	rjmp	.+44     	; 0x8f2 <vfprintf+0x188>
 8c6:	28 01       	movw	r4, r16
 8c8:	22 e0       	ldi	r18, 0x02	; 2
 8ca:	42 0e       	add	r4, r18
 8cc:	51 1c       	adc	r5, r1
 8ce:	f8 01       	movw	r30, r16
 8d0:	a0 80       	ld	r10, Z
 8d2:	b1 80       	ldd	r11, Z+1	; 0x01
 8d4:	36 fe       	sbrs	r3, 6
 8d6:	03 c0       	rjmp	.+6      	; 0x8de <vfprintf+0x174>
 8d8:	69 2d       	mov	r22, r9
 8da:	70 e0       	ldi	r23, 0x00	; 0
 8dc:	02 c0       	rjmp	.+4      	; 0x8e2 <vfprintf+0x178>
 8de:	6f ef       	ldi	r22, 0xFF	; 255
 8e0:	7f ef       	ldi	r23, 0xFF	; 255
 8e2:	c5 01       	movw	r24, r10
 8e4:	0e 94 96 05 	call	0xb2c	; 0xb2c <strnlen_P>
 8e8:	4c 01       	movw	r8, r24
 8ea:	f3 2d       	mov	r31, r3
 8ec:	f0 68       	ori	r31, 0x80	; 128
 8ee:	3f 2e       	mov	r3, r31
 8f0:	82 01       	movw	r16, r4
 8f2:	33 fc       	sbrc	r3, 3
 8f4:	1b c0       	rjmp	.+54     	; 0x92c <__stack+0x2d>
 8f6:	82 2d       	mov	r24, r2
 8f8:	90 e0       	ldi	r25, 0x00	; 0
 8fa:	88 16       	cp	r8, r24
 8fc:	99 06       	cpc	r9, r25
 8fe:	b0 f4       	brcc	.+44     	; 0x92c <__stack+0x2d>
 900:	b6 01       	movw	r22, r12
 902:	80 e2       	ldi	r24, 0x20	; 32
 904:	90 e0       	ldi	r25, 0x00	; 0
 906:	0e 94 ac 05 	call	0xb58	; 0xb58 <fputc>
 90a:	2a 94       	dec	r2
 90c:	f4 cf       	rjmp	.-24     	; 0x8f6 <vfprintf+0x18c>
 90e:	f5 01       	movw	r30, r10
 910:	37 fc       	sbrc	r3, 7
 912:	85 91       	lpm	r24, Z+
 914:	37 fe       	sbrs	r3, 7
 916:	81 91       	ld	r24, Z+
 918:	5f 01       	movw	r10, r30
 91a:	b6 01       	movw	r22, r12
 91c:	90 e0       	ldi	r25, 0x00	; 0
 91e:	0e 94 ac 05 	call	0xb58	; 0xb58 <fputc>
 922:	21 10       	cpse	r2, r1
 924:	2a 94       	dec	r2
 926:	21 e0       	ldi	r18, 0x01	; 1
 928:	82 1a       	sub	r8, r18
 92a:	91 08       	sbc	r9, r1
 92c:	81 14       	cp	r8, r1
 92e:	91 04       	cpc	r9, r1
 930:	71 f7       	brne	.-36     	; 0x90e <__stack+0xf>
 932:	e8 c0       	rjmp	.+464    	; 0xb04 <__stack+0x205>
 934:	84 36       	cpi	r24, 0x64	; 100
 936:	11 f0       	breq	.+4      	; 0x93c <__stack+0x3d>
 938:	89 36       	cpi	r24, 0x69	; 105
 93a:	41 f5       	brne	.+80     	; 0x98c <__stack+0x8d>
 93c:	f8 01       	movw	r30, r16
 93e:	37 fe       	sbrs	r3, 7
 940:	07 c0       	rjmp	.+14     	; 0x950 <__stack+0x51>
 942:	60 81       	ld	r22, Z
 944:	71 81       	ldd	r23, Z+1	; 0x01
 946:	82 81       	ldd	r24, Z+2	; 0x02
 948:	93 81       	ldd	r25, Z+3	; 0x03
 94a:	0c 5f       	subi	r16, 0xFC	; 252
 94c:	1f 4f       	sbci	r17, 0xFF	; 255
 94e:	08 c0       	rjmp	.+16     	; 0x960 <__stack+0x61>
 950:	60 81       	ld	r22, Z
 952:	71 81       	ldd	r23, Z+1	; 0x01
 954:	07 2e       	mov	r0, r23
 956:	00 0c       	add	r0, r0
 958:	88 0b       	sbc	r24, r24
 95a:	99 0b       	sbc	r25, r25
 95c:	0e 5f       	subi	r16, 0xFE	; 254
 95e:	1f 4f       	sbci	r17, 0xFF	; 255
 960:	f3 2d       	mov	r31, r3
 962:	ff 76       	andi	r31, 0x6F	; 111
 964:	3f 2e       	mov	r3, r31
 966:	97 ff       	sbrs	r25, 7
 968:	09 c0       	rjmp	.+18     	; 0x97c <__stack+0x7d>
 96a:	90 95       	com	r25
 96c:	80 95       	com	r24
 96e:	70 95       	com	r23
 970:	61 95       	neg	r22
 972:	7f 4f       	sbci	r23, 0xFF	; 255
 974:	8f 4f       	sbci	r24, 0xFF	; 255
 976:	9f 4f       	sbci	r25, 0xFF	; 255
 978:	f0 68       	ori	r31, 0x80	; 128
 97a:	3f 2e       	mov	r3, r31
 97c:	2a e0       	ldi	r18, 0x0A	; 10
 97e:	30 e0       	ldi	r19, 0x00	; 0
 980:	a3 01       	movw	r20, r6
 982:	0e 94 e8 05 	call	0xbd0	; 0xbd0 <__ultoa_invert>
 986:	88 2e       	mov	r8, r24
 988:	86 18       	sub	r8, r6
 98a:	45 c0       	rjmp	.+138    	; 0xa16 <__stack+0x117>
 98c:	85 37       	cpi	r24, 0x75	; 117
 98e:	31 f4       	brne	.+12     	; 0x99c <__stack+0x9d>
 990:	23 2d       	mov	r18, r3
 992:	2f 7e       	andi	r18, 0xEF	; 239
 994:	b2 2e       	mov	r11, r18
 996:	2a e0       	ldi	r18, 0x0A	; 10
 998:	30 e0       	ldi	r19, 0x00	; 0
 99a:	25 c0       	rjmp	.+74     	; 0x9e6 <__stack+0xe7>
 99c:	93 2d       	mov	r25, r3
 99e:	99 7f       	andi	r25, 0xF9	; 249
 9a0:	b9 2e       	mov	r11, r25
 9a2:	8f 36       	cpi	r24, 0x6F	; 111
 9a4:	c1 f0       	breq	.+48     	; 0x9d6 <__stack+0xd7>
 9a6:	18 f4       	brcc	.+6      	; 0x9ae <__stack+0xaf>
 9a8:	88 35       	cpi	r24, 0x58	; 88
 9aa:	79 f0       	breq	.+30     	; 0x9ca <__stack+0xcb>
 9ac:	b5 c0       	rjmp	.+362    	; 0xb18 <__stack+0x219>
 9ae:	80 37       	cpi	r24, 0x70	; 112
 9b0:	19 f0       	breq	.+6      	; 0x9b8 <__stack+0xb9>
 9b2:	88 37       	cpi	r24, 0x78	; 120
 9b4:	21 f0       	breq	.+8      	; 0x9be <__stack+0xbf>
 9b6:	b0 c0       	rjmp	.+352    	; 0xb18 <__stack+0x219>
 9b8:	e9 2f       	mov	r30, r25
 9ba:	e0 61       	ori	r30, 0x10	; 16
 9bc:	be 2e       	mov	r11, r30
 9be:	b4 fe       	sbrs	r11, 4
 9c0:	0d c0       	rjmp	.+26     	; 0x9dc <__stack+0xdd>
 9c2:	fb 2d       	mov	r31, r11
 9c4:	f4 60       	ori	r31, 0x04	; 4
 9c6:	bf 2e       	mov	r11, r31
 9c8:	09 c0       	rjmp	.+18     	; 0x9dc <__stack+0xdd>
 9ca:	34 fe       	sbrs	r3, 4
 9cc:	0a c0       	rjmp	.+20     	; 0x9e2 <__stack+0xe3>
 9ce:	29 2f       	mov	r18, r25
 9d0:	26 60       	ori	r18, 0x06	; 6
 9d2:	b2 2e       	mov	r11, r18
 9d4:	06 c0       	rjmp	.+12     	; 0x9e2 <__stack+0xe3>
 9d6:	28 e0       	ldi	r18, 0x08	; 8
 9d8:	30 e0       	ldi	r19, 0x00	; 0
 9da:	05 c0       	rjmp	.+10     	; 0x9e6 <__stack+0xe7>
 9dc:	20 e1       	ldi	r18, 0x10	; 16
 9de:	30 e0       	ldi	r19, 0x00	; 0
 9e0:	02 c0       	rjmp	.+4      	; 0x9e6 <__stack+0xe7>
 9e2:	20 e1       	ldi	r18, 0x10	; 16
 9e4:	32 e0       	ldi	r19, 0x02	; 2
 9e6:	f8 01       	movw	r30, r16
 9e8:	b7 fe       	sbrs	r11, 7
 9ea:	07 c0       	rjmp	.+14     	; 0x9fa <__stack+0xfb>
 9ec:	60 81       	ld	r22, Z
 9ee:	71 81       	ldd	r23, Z+1	; 0x01
 9f0:	82 81       	ldd	r24, Z+2	; 0x02
 9f2:	93 81       	ldd	r25, Z+3	; 0x03
 9f4:	0c 5f       	subi	r16, 0xFC	; 252
 9f6:	1f 4f       	sbci	r17, 0xFF	; 255
 9f8:	06 c0       	rjmp	.+12     	; 0xa06 <__stack+0x107>
 9fa:	60 81       	ld	r22, Z
 9fc:	71 81       	ldd	r23, Z+1	; 0x01
 9fe:	80 e0       	ldi	r24, 0x00	; 0
 a00:	90 e0       	ldi	r25, 0x00	; 0
 a02:	0e 5f       	subi	r16, 0xFE	; 254
 a04:	1f 4f       	sbci	r17, 0xFF	; 255
 a06:	a3 01       	movw	r20, r6
 a08:	0e 94 e8 05 	call	0xbd0	; 0xbd0 <__ultoa_invert>
 a0c:	88 2e       	mov	r8, r24
 a0e:	86 18       	sub	r8, r6
 a10:	fb 2d       	mov	r31, r11
 a12:	ff 77       	andi	r31, 0x7F	; 127
 a14:	3f 2e       	mov	r3, r31
 a16:	36 fe       	sbrs	r3, 6
 a18:	0d c0       	rjmp	.+26     	; 0xa34 <__stack+0x135>
 a1a:	23 2d       	mov	r18, r3
 a1c:	2e 7f       	andi	r18, 0xFE	; 254
 a1e:	a2 2e       	mov	r10, r18
 a20:	89 14       	cp	r8, r9
 a22:	58 f4       	brcc	.+22     	; 0xa3a <__stack+0x13b>
 a24:	34 fe       	sbrs	r3, 4
 a26:	0b c0       	rjmp	.+22     	; 0xa3e <__stack+0x13f>
 a28:	32 fc       	sbrc	r3, 2
 a2a:	09 c0       	rjmp	.+18     	; 0xa3e <__stack+0x13f>
 a2c:	83 2d       	mov	r24, r3
 a2e:	8e 7e       	andi	r24, 0xEE	; 238
 a30:	a8 2e       	mov	r10, r24
 a32:	05 c0       	rjmp	.+10     	; 0xa3e <__stack+0x13f>
 a34:	b8 2c       	mov	r11, r8
 a36:	a3 2c       	mov	r10, r3
 a38:	03 c0       	rjmp	.+6      	; 0xa40 <__stack+0x141>
 a3a:	b8 2c       	mov	r11, r8
 a3c:	01 c0       	rjmp	.+2      	; 0xa40 <__stack+0x141>
 a3e:	b9 2c       	mov	r11, r9
 a40:	a4 fe       	sbrs	r10, 4
 a42:	0f c0       	rjmp	.+30     	; 0xa62 <__stack+0x163>
 a44:	fe 01       	movw	r30, r28
 a46:	e8 0d       	add	r30, r8
 a48:	f1 1d       	adc	r31, r1
 a4a:	80 81       	ld	r24, Z
 a4c:	80 33       	cpi	r24, 0x30	; 48
 a4e:	21 f4       	brne	.+8      	; 0xa58 <__stack+0x159>
 a50:	9a 2d       	mov	r25, r10
 a52:	99 7e       	andi	r25, 0xE9	; 233
 a54:	a9 2e       	mov	r10, r25
 a56:	09 c0       	rjmp	.+18     	; 0xa6a <__stack+0x16b>
 a58:	a2 fe       	sbrs	r10, 2
 a5a:	06 c0       	rjmp	.+12     	; 0xa68 <__stack+0x169>
 a5c:	b3 94       	inc	r11
 a5e:	b3 94       	inc	r11
 a60:	04 c0       	rjmp	.+8      	; 0xa6a <__stack+0x16b>
 a62:	8a 2d       	mov	r24, r10
 a64:	86 78       	andi	r24, 0x86	; 134
 a66:	09 f0       	breq	.+2      	; 0xa6a <__stack+0x16b>
 a68:	b3 94       	inc	r11
 a6a:	a3 fc       	sbrc	r10, 3
 a6c:	11 c0       	rjmp	.+34     	; 0xa90 <__stack+0x191>
 a6e:	a0 fe       	sbrs	r10, 0
 a70:	06 c0       	rjmp	.+12     	; 0xa7e <__stack+0x17f>
 a72:	b2 14       	cp	r11, r2
 a74:	88 f4       	brcc	.+34     	; 0xa98 <__stack+0x199>
 a76:	28 0c       	add	r2, r8
 a78:	92 2c       	mov	r9, r2
 a7a:	9b 18       	sub	r9, r11
 a7c:	0e c0       	rjmp	.+28     	; 0xa9a <__stack+0x19b>
 a7e:	b2 14       	cp	r11, r2
 a80:	60 f4       	brcc	.+24     	; 0xa9a <__stack+0x19b>
 a82:	b6 01       	movw	r22, r12
 a84:	80 e2       	ldi	r24, 0x20	; 32
 a86:	90 e0       	ldi	r25, 0x00	; 0
 a88:	0e 94 ac 05 	call	0xb58	; 0xb58 <fputc>
 a8c:	b3 94       	inc	r11
 a8e:	f7 cf       	rjmp	.-18     	; 0xa7e <__stack+0x17f>
 a90:	b2 14       	cp	r11, r2
 a92:	18 f4       	brcc	.+6      	; 0xa9a <__stack+0x19b>
 a94:	2b 18       	sub	r2, r11
 a96:	02 c0       	rjmp	.+4      	; 0xa9c <__stack+0x19d>
 a98:	98 2c       	mov	r9, r8
 a9a:	21 2c       	mov	r2, r1
 a9c:	a4 fe       	sbrs	r10, 4
 a9e:	10 c0       	rjmp	.+32     	; 0xac0 <__stack+0x1c1>
 aa0:	b6 01       	movw	r22, r12
 aa2:	80 e3       	ldi	r24, 0x30	; 48
 aa4:	90 e0       	ldi	r25, 0x00	; 0
 aa6:	0e 94 ac 05 	call	0xb58	; 0xb58 <fputc>
 aaa:	a2 fe       	sbrs	r10, 2
 aac:	17 c0       	rjmp	.+46     	; 0xadc <__stack+0x1dd>
 aae:	a1 fc       	sbrc	r10, 1
 ab0:	03 c0       	rjmp	.+6      	; 0xab8 <__stack+0x1b9>
 ab2:	88 e7       	ldi	r24, 0x78	; 120
 ab4:	90 e0       	ldi	r25, 0x00	; 0
 ab6:	02 c0       	rjmp	.+4      	; 0xabc <__stack+0x1bd>
 ab8:	88 e5       	ldi	r24, 0x58	; 88
 aba:	90 e0       	ldi	r25, 0x00	; 0
 abc:	b6 01       	movw	r22, r12
 abe:	0c c0       	rjmp	.+24     	; 0xad8 <__stack+0x1d9>
 ac0:	8a 2d       	mov	r24, r10
 ac2:	86 78       	andi	r24, 0x86	; 134
 ac4:	59 f0       	breq	.+22     	; 0xadc <__stack+0x1dd>
 ac6:	a1 fe       	sbrs	r10, 1
 ac8:	02 c0       	rjmp	.+4      	; 0xace <__stack+0x1cf>
 aca:	8b e2       	ldi	r24, 0x2B	; 43
 acc:	01 c0       	rjmp	.+2      	; 0xad0 <__stack+0x1d1>
 ace:	80 e2       	ldi	r24, 0x20	; 32
 ad0:	a7 fc       	sbrc	r10, 7
 ad2:	8d e2       	ldi	r24, 0x2D	; 45
 ad4:	b6 01       	movw	r22, r12
 ad6:	90 e0       	ldi	r25, 0x00	; 0
 ad8:	0e 94 ac 05 	call	0xb58	; 0xb58 <fputc>
 adc:	89 14       	cp	r8, r9
 ade:	38 f4       	brcc	.+14     	; 0xaee <__stack+0x1ef>
 ae0:	b6 01       	movw	r22, r12
 ae2:	80 e3       	ldi	r24, 0x30	; 48
 ae4:	90 e0       	ldi	r25, 0x00	; 0
 ae6:	0e 94 ac 05 	call	0xb58	; 0xb58 <fputc>
 aea:	9a 94       	dec	r9
 aec:	f7 cf       	rjmp	.-18     	; 0xadc <__stack+0x1dd>
 aee:	8a 94       	dec	r8
 af0:	f3 01       	movw	r30, r6
 af2:	e8 0d       	add	r30, r8
 af4:	f1 1d       	adc	r31, r1
 af6:	80 81       	ld	r24, Z
 af8:	b6 01       	movw	r22, r12
 afa:	90 e0       	ldi	r25, 0x00	; 0
 afc:	0e 94 ac 05 	call	0xb58	; 0xb58 <fputc>
 b00:	81 10       	cpse	r8, r1
 b02:	f5 cf       	rjmp	.-22     	; 0xaee <__stack+0x1ef>
 b04:	22 20       	and	r2, r2
 b06:	09 f4       	brne	.+2      	; 0xb0a <__stack+0x20b>
 b08:	42 ce       	rjmp	.-892    	; 0x78e <vfprintf+0x24>
 b0a:	b6 01       	movw	r22, r12
 b0c:	80 e2       	ldi	r24, 0x20	; 32
 b0e:	90 e0       	ldi	r25, 0x00	; 0
 b10:	0e 94 ac 05 	call	0xb58	; 0xb58 <fputc>
 b14:	2a 94       	dec	r2
 b16:	f6 cf       	rjmp	.-20     	; 0xb04 <__stack+0x205>
 b18:	f6 01       	movw	r30, r12
 b1a:	86 81       	ldd	r24, Z+6	; 0x06
 b1c:	97 81       	ldd	r25, Z+7	; 0x07
 b1e:	02 c0       	rjmp	.+4      	; 0xb24 <__stack+0x225>
 b20:	8f ef       	ldi	r24, 0xFF	; 255
 b22:	9f ef       	ldi	r25, 0xFF	; 255
 b24:	2b 96       	adiw	r28, 0x0b	; 11
 b26:	e2 e1       	ldi	r30, 0x12	; 18
 b28:	0c 94 62 06 	jmp	0xcc4	; 0xcc4 <__epilogue_restores__>

00000b2c <strnlen_P>:
 b2c:	fc 01       	movw	r30, r24
 b2e:	05 90       	lpm	r0, Z+
 b30:	61 50       	subi	r22, 0x01	; 1
 b32:	70 40       	sbci	r23, 0x00	; 0
 b34:	01 10       	cpse	r0, r1
 b36:	d8 f7       	brcc	.-10     	; 0xb2e <strnlen_P+0x2>
 b38:	80 95       	com	r24
 b3a:	90 95       	com	r25
 b3c:	8e 0f       	add	r24, r30
 b3e:	9f 1f       	adc	r25, r31
 b40:	08 95       	ret

00000b42 <strnlen>:
 b42:	fc 01       	movw	r30, r24
 b44:	61 50       	subi	r22, 0x01	; 1
 b46:	70 40       	sbci	r23, 0x00	; 0
 b48:	01 90       	ld	r0, Z+
 b4a:	01 10       	cpse	r0, r1
 b4c:	d8 f7       	brcc	.-10     	; 0xb44 <strnlen+0x2>
 b4e:	80 95       	com	r24
 b50:	90 95       	com	r25
 b52:	8e 0f       	add	r24, r30
 b54:	9f 1f       	adc	r25, r31
 b56:	08 95       	ret

00000b58 <fputc>:
 b58:	0f 93       	push	r16
 b5a:	1f 93       	push	r17
 b5c:	cf 93       	push	r28
 b5e:	df 93       	push	r29
 b60:	fb 01       	movw	r30, r22
 b62:	23 81       	ldd	r18, Z+3	; 0x03
 b64:	21 fd       	sbrc	r18, 1
 b66:	03 c0       	rjmp	.+6      	; 0xb6e <fputc+0x16>
 b68:	8f ef       	ldi	r24, 0xFF	; 255
 b6a:	9f ef       	ldi	r25, 0xFF	; 255
 b6c:	2c c0       	rjmp	.+88     	; 0xbc6 <fputc+0x6e>
 b6e:	22 ff       	sbrs	r18, 2
 b70:	16 c0       	rjmp	.+44     	; 0xb9e <fputc+0x46>
 b72:	46 81       	ldd	r20, Z+6	; 0x06
 b74:	57 81       	ldd	r21, Z+7	; 0x07
 b76:	24 81       	ldd	r18, Z+4	; 0x04
 b78:	35 81       	ldd	r19, Z+5	; 0x05
 b7a:	42 17       	cp	r20, r18
 b7c:	53 07       	cpc	r21, r19
 b7e:	44 f4       	brge	.+16     	; 0xb90 <fputc+0x38>
 b80:	a0 81       	ld	r26, Z
 b82:	b1 81       	ldd	r27, Z+1	; 0x01
 b84:	9d 01       	movw	r18, r26
 b86:	2f 5f       	subi	r18, 0xFF	; 255
 b88:	3f 4f       	sbci	r19, 0xFF	; 255
 b8a:	31 83       	std	Z+1, r19	; 0x01
 b8c:	20 83       	st	Z, r18
 b8e:	8c 93       	st	X, r24
 b90:	26 81       	ldd	r18, Z+6	; 0x06
 b92:	37 81       	ldd	r19, Z+7	; 0x07
 b94:	2f 5f       	subi	r18, 0xFF	; 255
 b96:	3f 4f       	sbci	r19, 0xFF	; 255
 b98:	37 83       	std	Z+7, r19	; 0x07
 b9a:	26 83       	std	Z+6, r18	; 0x06
 b9c:	14 c0       	rjmp	.+40     	; 0xbc6 <fputc+0x6e>
 b9e:	8b 01       	movw	r16, r22
 ba0:	ec 01       	movw	r28, r24
 ba2:	fb 01       	movw	r30, r22
 ba4:	00 84       	ldd	r0, Z+8	; 0x08
 ba6:	f1 85       	ldd	r31, Z+9	; 0x09
 ba8:	e0 2d       	mov	r30, r0
 baa:	09 95       	icall
 bac:	89 2b       	or	r24, r25
 bae:	e1 f6       	brne	.-72     	; 0xb68 <fputc+0x10>
 bb0:	d8 01       	movw	r26, r16
 bb2:	16 96       	adiw	r26, 0x06	; 6
 bb4:	8d 91       	ld	r24, X+
 bb6:	9c 91       	ld	r25, X
 bb8:	17 97       	sbiw	r26, 0x07	; 7
 bba:	01 96       	adiw	r24, 0x01	; 1
 bbc:	17 96       	adiw	r26, 0x07	; 7
 bbe:	9c 93       	st	X, r25
 bc0:	8e 93       	st	-X, r24
 bc2:	16 97       	sbiw	r26, 0x06	; 6
 bc4:	ce 01       	movw	r24, r28
 bc6:	df 91       	pop	r29
 bc8:	cf 91       	pop	r28
 bca:	1f 91       	pop	r17
 bcc:	0f 91       	pop	r16
 bce:	08 95       	ret

00000bd0 <__ultoa_invert>:
 bd0:	fa 01       	movw	r30, r20
 bd2:	aa 27       	eor	r26, r26
 bd4:	28 30       	cpi	r18, 0x08	; 8
 bd6:	51 f1       	breq	.+84     	; 0xc2c <__ultoa_invert+0x5c>
 bd8:	20 31       	cpi	r18, 0x10	; 16
 bda:	81 f1       	breq	.+96     	; 0xc3c <__ultoa_invert+0x6c>
 bdc:	e8 94       	clt
 bde:	6f 93       	push	r22
 be0:	6e 7f       	andi	r22, 0xFE	; 254
 be2:	6e 5f       	subi	r22, 0xFE	; 254
 be4:	7f 4f       	sbci	r23, 0xFF	; 255
 be6:	8f 4f       	sbci	r24, 0xFF	; 255
 be8:	9f 4f       	sbci	r25, 0xFF	; 255
 bea:	af 4f       	sbci	r26, 0xFF	; 255
 bec:	b1 e0       	ldi	r27, 0x01	; 1
 bee:	3e d0       	rcall	.+124    	; 0xc6c <__ultoa_invert+0x9c>
 bf0:	b4 e0       	ldi	r27, 0x04	; 4
 bf2:	3c d0       	rcall	.+120    	; 0xc6c <__ultoa_invert+0x9c>
 bf4:	67 0f       	add	r22, r23
 bf6:	78 1f       	adc	r23, r24
 bf8:	89 1f       	adc	r24, r25
 bfa:	9a 1f       	adc	r25, r26
 bfc:	a1 1d       	adc	r26, r1
 bfe:	68 0f       	add	r22, r24
 c00:	79 1f       	adc	r23, r25
 c02:	8a 1f       	adc	r24, r26
 c04:	91 1d       	adc	r25, r1
 c06:	a1 1d       	adc	r26, r1
 c08:	6a 0f       	add	r22, r26
 c0a:	71 1d       	adc	r23, r1
 c0c:	81 1d       	adc	r24, r1
 c0e:	91 1d       	adc	r25, r1
 c10:	a1 1d       	adc	r26, r1
 c12:	20 d0       	rcall	.+64     	; 0xc54 <__ultoa_invert+0x84>
 c14:	09 f4       	brne	.+2      	; 0xc18 <__ultoa_invert+0x48>
 c16:	68 94       	set
 c18:	3f 91       	pop	r19
 c1a:	2a e0       	ldi	r18, 0x0A	; 10
 c1c:	26 9f       	mul	r18, r22
 c1e:	11 24       	eor	r1, r1
 c20:	30 19       	sub	r19, r0
 c22:	30 5d       	subi	r19, 0xD0	; 208
 c24:	31 93       	st	Z+, r19
 c26:	de f6       	brtc	.-74     	; 0xbde <__ultoa_invert+0xe>
 c28:	cf 01       	movw	r24, r30
 c2a:	08 95       	ret
 c2c:	46 2f       	mov	r20, r22
 c2e:	47 70       	andi	r20, 0x07	; 7
 c30:	40 5d       	subi	r20, 0xD0	; 208
 c32:	41 93       	st	Z+, r20
 c34:	b3 e0       	ldi	r27, 0x03	; 3
 c36:	0f d0       	rcall	.+30     	; 0xc56 <__ultoa_invert+0x86>
 c38:	c9 f7       	brne	.-14     	; 0xc2c <__ultoa_invert+0x5c>
 c3a:	f6 cf       	rjmp	.-20     	; 0xc28 <__ultoa_invert+0x58>
 c3c:	46 2f       	mov	r20, r22
 c3e:	4f 70       	andi	r20, 0x0F	; 15
 c40:	40 5d       	subi	r20, 0xD0	; 208
 c42:	4a 33       	cpi	r20, 0x3A	; 58
 c44:	18 f0       	brcs	.+6      	; 0xc4c <__ultoa_invert+0x7c>
 c46:	49 5d       	subi	r20, 0xD9	; 217
 c48:	31 fd       	sbrc	r19, 1
 c4a:	40 52       	subi	r20, 0x20	; 32
 c4c:	41 93       	st	Z+, r20
 c4e:	02 d0       	rcall	.+4      	; 0xc54 <__ultoa_invert+0x84>
 c50:	a9 f7       	brne	.-22     	; 0xc3c <__ultoa_invert+0x6c>
 c52:	ea cf       	rjmp	.-44     	; 0xc28 <__ultoa_invert+0x58>
 c54:	b4 e0       	ldi	r27, 0x04	; 4
 c56:	a6 95       	lsr	r26
 c58:	97 95       	ror	r25
 c5a:	87 95       	ror	r24
 c5c:	77 95       	ror	r23
 c5e:	67 95       	ror	r22
 c60:	ba 95       	dec	r27
 c62:	c9 f7       	brne	.-14     	; 0xc56 <__ultoa_invert+0x86>
 c64:	00 97       	sbiw	r24, 0x00	; 0
 c66:	61 05       	cpc	r22, r1
 c68:	71 05       	cpc	r23, r1
 c6a:	08 95       	ret
 c6c:	9b 01       	movw	r18, r22
 c6e:	ac 01       	movw	r20, r24
 c70:	0a 2e       	mov	r0, r26
 c72:	06 94       	lsr	r0
 c74:	57 95       	ror	r21
 c76:	47 95       	ror	r20
 c78:	37 95       	ror	r19
 c7a:	27 95       	ror	r18
 c7c:	ba 95       	dec	r27
 c7e:	c9 f7       	brne	.-14     	; 0xc72 <__ultoa_invert+0xa2>
 c80:	62 0f       	add	r22, r18
 c82:	73 1f       	adc	r23, r19
 c84:	84 1f       	adc	r24, r20
 c86:	95 1f       	adc	r25, r21
 c88:	a0 1d       	adc	r26, r0
 c8a:	08 95       	ret

00000c8c <__prologue_saves__>:
 c8c:	2f 92       	push	r2
 c8e:	3f 92       	push	r3
 c90:	4f 92       	push	r4
 c92:	5f 92       	push	r5
 c94:	6f 92       	push	r6
 c96:	7f 92       	push	r7
 c98:	8f 92       	push	r8
 c9a:	9f 92       	push	r9
 c9c:	af 92       	push	r10
 c9e:	bf 92       	push	r11
 ca0:	cf 92       	push	r12
 ca2:	df 92       	push	r13
 ca4:	ef 92       	push	r14
 ca6:	ff 92       	push	r15
 ca8:	0f 93       	push	r16
 caa:	1f 93       	push	r17
 cac:	cf 93       	push	r28
 cae:	df 93       	push	r29
 cb0:	cd b7       	in	r28, 0x3d	; 61
 cb2:	de b7       	in	r29, 0x3e	; 62
 cb4:	ca 1b       	sub	r28, r26
 cb6:	db 0b       	sbc	r29, r27
 cb8:	0f b6       	in	r0, 0x3f	; 63
 cba:	f8 94       	cli
 cbc:	de bf       	out	0x3e, r29	; 62
 cbe:	0f be       	out	0x3f, r0	; 63
 cc0:	cd bf       	out	0x3d, r28	; 61
 cc2:	09 94       	ijmp

00000cc4 <__epilogue_restores__>:
 cc4:	2a 88       	ldd	r2, Y+18	; 0x12
 cc6:	39 88       	ldd	r3, Y+17	; 0x11
 cc8:	48 88       	ldd	r4, Y+16	; 0x10
 cca:	5f 84       	ldd	r5, Y+15	; 0x0f
 ccc:	6e 84       	ldd	r6, Y+14	; 0x0e
 cce:	7d 84       	ldd	r7, Y+13	; 0x0d
 cd0:	8c 84       	ldd	r8, Y+12	; 0x0c
 cd2:	9b 84       	ldd	r9, Y+11	; 0x0b
 cd4:	aa 84       	ldd	r10, Y+10	; 0x0a
 cd6:	b9 84       	ldd	r11, Y+9	; 0x09
 cd8:	c8 84       	ldd	r12, Y+8	; 0x08
 cda:	df 80       	ldd	r13, Y+7	; 0x07
 cdc:	ee 80       	ldd	r14, Y+6	; 0x06
 cde:	fd 80       	ldd	r15, Y+5	; 0x05
 ce0:	0c 81       	ldd	r16, Y+4	; 0x04
 ce2:	1b 81       	ldd	r17, Y+3	; 0x03
 ce4:	aa 81       	ldd	r26, Y+2	; 0x02
 ce6:	b9 81       	ldd	r27, Y+1	; 0x01
 ce8:	ce 0f       	add	r28, r30
 cea:	d1 1d       	adc	r29, r1
 cec:	0f b6       	in	r0, 0x3f	; 63
 cee:	f8 94       	cli
 cf0:	de bf       	out	0x3e, r29	; 62
 cf2:	0f be       	out	0x3f, r0	; 63
 cf4:	cd bf       	out	0x3d, r28	; 61
 cf6:	ed 01       	movw	r28, r26
 cf8:	08 95       	ret

00000cfa <_exit>:
 cfa:	f8 94       	cli

00000cfc <__stop_program>:
 cfc:	ff cf       	rjmp	.-2      	; 0xcfc <__stop_program>
