/*
 * Copyright (c) 2007-2020 allwinnertech Co., Ltd.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

//#define DEBUG
#include <linux/kernel.h>
#include <linux/init.h>
#include <linux/module.h>
#include <linux/interrupt.h>
#include <linux/gpio.h>
#include <linux/slab.h>
#include <linux/clk.h>
#include <linux/of_gpio.h>
#include <linux/platform_device.h>
#include <linux/regulator/consumer.h>
#include <linux/irq.h>
#include <linux/of_platform.h>
#include <linux/of_irq.h>
#include <linux/of_address.h>
#include <linux/delay.h>
#include <linux/proc_fs.h>
#include <linux/uaccess.h>
#include "sunxi-ir-rx.h"
#include "rc-core-priv.h"

static inline void sunxi_irrx_save_regs(struct sunxi_ir_rx *chip)
{
	int i;

	for (i = 0; i < ARRAY_SIZE(sunxi_irrx_regs_offset); i++)
		chip->regs_backup[i] = readl(chip->reg_base + sunxi_irrx_regs_offset[i]);
}

static inline void sunxi_irrx_restore_regs(struct sunxi_ir_rx *chip)
{
	int i;

	for (i = 0; i < ARRAY_SIZE(sunxi_irrx_regs_offset); i++)
		writel(chip->regs_backup[i], chip->reg_base + sunxi_irrx_regs_offset[i]);
}

static inline u32 ir_get_data(void __iomem *reg_base)
{
	return readl(reg_base + IR_RXDAT_REG);
}

/* Translate OpenFirmware node properties into platform_data */
static struct of_device_id const sunxi_ir_recv_of_match[] = {
	{ .compatible = "allwinner,s_cir", },
	{ .compatible = "allwinner,ir", },
	{ },
};
MODULE_DEVICE_TABLE(of, sunxi_ir_recv_of_match);

static void sunxi_irrx_recv(u32 reg_data, struct sunxi_ir_rx *chip)
{
	bool pulse_now;
	u32 ir_duration;
	struct device *dev = &chip->pdev->dev;

	pulse_now = reg_data >> 7; /* get the polarity */
	ir_duration = reg_data & 0x7f; /* get duration, number of clocks */

	if (chip->pulse_pre == pulse_now) {
		/* the signal sunperposition */
		chip->rawir.duration += ir_duration;
		dev_dbg(dev, "raw: polar=%d; dur=%d\n", pulse_now, ir_duration);
	} else {
		if (chip->is_receiving) {
			chip->rawir.duration *= IR_SIMPLE_UNIT;
			dev_dbg(dev, "pusle :polar=%d, dur: %u ns\n",
						chip->rawir.pulse, chip->rawir.duration);
			if (chip->boot_code == 0) {
				chip->boot_code = 1;
				if (eq_margin(chip->rawir.duration, NEC_BOOT_CODE,
							NEC_UNIT*2)) {
					chip->protocol = NEC;
					ir_raw_event_store(chip->rcdev, &chip->rawir);
				} else {
					chip->protocol = RC5;
					ir_raw_event_store(chip->rcdev, &chip->rawir);
				}
			} else {
				if (((chip->rawir.duration > chip->threshold_low) &&
					(chip->rawir.duration < chip->threshold_high)) &&
						(chip->protocol == RC5)) {
					chip->rawir.duration = chip->rawir.duration / 2;
					ir_raw_event_store(chip->rcdev, &chip->rawir);
					//ir_raw_event_store(chip->rcdev, &chip->rawir);
				} else
					ir_raw_event_store(chip->rcdev, &chip->rawir);
			}
			chip->rawir.pulse = pulse_now;
			chip->rawir.duration = ir_duration;
			dev_dbg(dev, "raw: polar=%d; dur=%d\n",
						pulse_now, ir_duration);
		} else {
				/* get the first pulse signal */
				chip->rawir.pulse = pulse_now;
				chip->rawir.duration = ir_duration;
				chip->is_receiving = 1;
				dev_dbg(dev, "get frist pulse,add head !!\n");
				dev_dbg(dev, "raw: polar=%d; dur=%d\n", pulse_now,
						ir_duration);
		}
		chip->pulse_pre = pulse_now;
	}
}

static irqreturn_t sunxi_irrx_irq(int irq, void *dev_id)
{
	struct sunxi_ir_rx *chip = (struct sunxi_ir_rx *)dev_id;
	struct device *dev = &chip->pdev->dev;
	u32 intsta, dcnt;
	u32 i = 0;
	u32 reg_data;

	dev_dbg(dev, "IR RX IRQ Serve\n");

	/* Clear the interrupt */
	intsta = readl(chip->reg_base + IR_RXINTS_REG);
	intsta |= intsta & 0xff;
	writel(intsta, chip->reg_base + IR_RXINTS_REG);

	/* get the count of signal */
	dcnt =	(intsta>>8) & 0x7f;
	dev_dbg(dev, "receive cnt :%d\n", dcnt);
	/* Read FIFO and fill the raw event */
	for (i = 0; i < dcnt; i++) {
		/* get the data from fifo */
		reg_data = ir_get_data(chip->reg_base);
		/* Byte in FIFO format YXXXXXXX(B)
		 * Y:polarity(0:low level, 1:high level)
		 * X:Number of clocks
		 */
		sunxi_irrx_recv(reg_data, chip);
	}

	if (intsta & IR_RXINTS_RXPE) {
		/* The last pulse can not call ir_raw_event_store() since miss
		 * invert level in above, manu call
		 */
		if (chip->rawir.duration) {
			chip->rawir.duration *= IR_SIMPLE_UNIT;
			dev_dbg(dev, "pusle :polar=%d, dur: %u ns\n",
						chip->rawir.pulse, chip->rawir.duration);
			ir_raw_event_store(chip->rcdev, &chip->rawir);
		}
		dev_dbg(dev, "handle raw data.\n");
		/* handle ther decoder thread */
		ir_raw_event_handle(chip->rcdev);
		chip->is_receiving = 0;
		chip->boot_code = 0;
		chip->pulse_pre = false;
	}

	if (intsta & IR_RXINTS_RXOF) {
		/* FIFO Overflow */
		dev_err(dev, "ir_rx_irq_service: Rx FIFO Overflow!!\n");
		chip->is_receiving = 0;
		chip->boot_code = 0;
		chip->pulse_pre = false;
	}

	return IRQ_HANDLED;
}

static void sunxi_ir_mode_set(void __iomem *reg_base, enum ir_mode set_mode)
{
	u32 ctrl_reg = 0;

	switch (set_mode) {
	case CIR_MODE_ENABLE:
		ctrl_reg = readl(reg_base + IR_CTRL_REG);
		ctrl_reg |= IR_CIR_MODE;
		break;
	case IR_MODULE_ENABLE:
		ctrl_reg = readl(reg_base + IR_CTRL_REG);
		ctrl_reg |= IR_ENTIRE_ENABLE;
		break;
	case IR_BOTH_PULSE_MODE:
		ctrl_reg = readl(reg_base + IR_CTRL_REG);
		ctrl_reg |= IR_BOTH_PULSE;
		break;
	case IR_LOW_PULSE_MODE:
		ctrl_reg = readl(reg_base + IR_CTRL_REG);
		ctrl_reg |= IR_LOW_PULSE;
		break;
	case IR_HIGH_PULSE_MODE:
		ctrl_reg = readl(reg_base + IR_CTRL_REG);
		ctrl_reg |= IR_HIGH_PULSE;
		break;
	default:
		pr_err("sunxi_ir_mode_set error!!\n");
		return;
	}
	writel(ctrl_reg, reg_base + IR_CTRL_REG);
}

static void ir_sample_config(void __iomem *reg_base,
					enum ir_sample_config set_sample)
{
	u32 sample_reg = 0;

	sample_reg = readl(reg_base + IR_SPLCFG_REG);

	switch (set_sample) {
	case IR_SAMPLE_REG_CLEAR:
		sample_reg = 0;
		break;
	case IR_CLK_SAMPLE:
		sample_reg |= IR_SAMPLE_DEV;
		break;
	case IR_FILTER_TH_NEC:
		sample_reg |= IR_RXFILT_VAL;
		break;
	case IR_FILTER_TH_RC5:
		sample_reg |= IR_RXFILT_VAL_RC5;
		break;
	case IR_IDLE_TH:
		sample_reg |= IR_RXIDLE_VAL;
		break;
	case IR_ACTIVE_TH:
		sample_reg |= IR_ACTIVE_T;
		sample_reg |= IR_ACTIVE_T_C;
		break;
	case IR_ACTIVE_TH_SAMPLE:
		sample_reg |= IR_ACTIVE_T_SAMPLE;
		sample_reg &= ~IR_ACTIVE_T_C;
		break;
	default:
		return;
	}
	writel(sample_reg, reg_base + IR_SPLCFG_REG);
}

static void ir_signal_invert(void __iomem *reg_base)
{
	u32 reg_val;

	reg_val = 0x1 << 2;
	writel(reg_val, reg_base + IR_RXCFG_REG);
}

static void ir_irq_config(void __iomem *reg_base, enum ir_irq_config set_irq)
{
	u32 irq_reg = 0;

	switch (set_irq) {
	case IR_IRQ_STATUS_CLEAR:
		writel(0xef, reg_base + IR_RXINTS_REG);
		return;
	case IR_IRQ_ENABLE:
		irq_reg = readl(reg_base + IR_RXINTE_REG);
		irq_reg |= IR_IRQ_STATUS;
		break;
	case IR_IRQ_FIFO_SIZE:
		irq_reg = readl(reg_base + IR_RXINTE_REG);
		irq_reg |= IR_FIFO_20;
		break;
	default:
		return;
	}
	writel(irq_reg, reg_base + IR_RXINTE_REG);
}

static void sunxi_irrx_reg_cfg(void __iomem *reg_base)
{
	/* Enable IR Mode */
	sunxi_ir_mode_set(reg_base, CIR_MODE_ENABLE);
	/* Config IR Smaple Register */
	ir_sample_config(reg_base, IR_SAMPLE_REG_CLEAR);
	ir_sample_config(reg_base, IR_CLK_SAMPLE);
	ir_sample_config(reg_base, IR_IDLE_TH); /* Set Idle Threshold */

	/* rc5 Set Active Threshold */
	ir_sample_config(reg_base, IR_ACTIVE_TH_SAMPLE);
	ir_sample_config(reg_base, IR_FILTER_TH_NEC); /* Set Filter Threshold */
	ir_signal_invert(reg_base);
	/* Clear All Rx Interrupt Status */
	ir_irq_config(reg_base, IR_IRQ_STATUS_CLEAR);
	/* Set Rx Interrupt Enable */
	ir_irq_config(reg_base, IR_IRQ_ENABLE);

	/* Rx FIFO Threshold = FIFOsz/2; */
	ir_irq_config(reg_base, IR_IRQ_FIFO_SIZE);
	/* for NEC decode which start with high level in the header so should
	 * use IR_HIGH_PULSE_MODE mode, but some ICs don't support this function
	 * therefor use IR_BOTH_PULSE_MODE mode as default
	 */
	sunxi_ir_mode_set(reg_base, IR_BOTH_PULSE_MODE);
	/* Enable IR Module */
	sunxi_ir_mode_set(reg_base, IR_MODULE_ENABLE);
}

static int sunxi_irrx_clk_cfg(struct sunxi_ir_rx *chip)
{

	unsigned long rate;
	int ret;
	struct device *dev = &chip->pdev->dev;

	ret = reset_control_deassert(chip->reset);
	if (ret) {
		dev_err(dev, "deassert ir rx rst failed!\n");
		return ret;
	}

	rate = clk_get_rate(chip->bclk);
	dev_dbg(dev, "%s: get ir bus clk rate %dHZ\n", __func__, (__u32)rate);

	rate = clk_get_rate(chip->pclk);
	dev_dbg(dev, "%s: get ir parent clk rate %dHZ\n", __func__, (__u32)rate);

	ret = clk_set_parent(chip->mclk, chip->pclk);
	if (ret) {
		dev_err(dev, "%s: set ir_clk parent failed!\n", __func__);
		return ret;
	}

	ret = clk_set_rate(chip->mclk, IR_CLK);
	if (ret) {
		dev_err(dev, "set ir clock freq to %d failed!\n", IR_CLK);
		return ret;
	}

	rate = clk_get_rate(chip->mclk);
	dev_dbg(dev, "%s: get ir_clk rate %dHZ\n", __func__, (__u32)rate);

	ret = clk_prepare_enable(chip->bclk);
	if (ret) {
		dev_err(dev, "try to enable bus clk failed!\n");
		goto assert_reset;
	}

	ret = clk_prepare_enable(chip->mclk);
	if (ret) {
		dev_err(dev, "try to enable ir_clk failed!\n");
		goto clk_disable;
	}

	return 0;

assert_reset:
	reset_control_assert(chip->reset);

clk_disable:
	clk_disable_unprepare(chip->bclk);

	return ret;
}

static void sunxi_irrx_clk_uncfg(struct sunxi_ir_rx *chip)
{
	clk_disable_unprepare(chip->mclk);
	clk_disable_unprepare(chip->bclk);

	reset_control_assert(chip->reset);
}

static int sunxi_irrx_select_pinctrl_state(struct pinctrl *pctrl, char *name, struct sunxi_ir_rx *chip)
{
	int ret = 0;
	struct pinctrl_state *pctrl_state = NULL;
	struct device *dev = &chip->pdev->dev;

	pctrl_state = pinctrl_lookup_state(pctrl, name);
	if (IS_ERR(pctrl_state)) {
		dev_err(dev, "IR pinctrl_lookup_state(%s) failed! return %p \n",
				name, pctrl_state);
		return -1;
	}

	ret = pinctrl_select_state(pctrl, pctrl_state);
	if (ret) {
		dev_err(dev, "IR pinctrl_select_state(%s) failed! return %d \n",
				name, ret);
		return ret;
	}

	return 0;
}

static int sunxi_irrx_hw_init(struct sunxi_ir_rx *chip)
{
	int ret = 0;
	struct device *dev = &chip->pdev->dev;

	if (chip->supply) {
		ret = regulator_set_voltage(chip->supply, chip->supply_vol,
				chip->supply_vol);
		if (ret)
			dev_err(dev, "ir rx set regulator voltage failed!\n");
	}

	if (chip->supply) {
		ret = regulator_enable(chip->supply);
		if (ret)
			dev_err(dev, "ir rx regulator enable failed!\n");
	}

	ret = sunxi_irrx_select_pinctrl_state(chip->pctrl, PINCTRL_STATE_DEFAULT, chip);

	ret = sunxi_irrx_clk_cfg(chip);
	if (ret) {
		dev_err(dev, "ir rx clk configure failed!\n");
		return ret;
	}

	sunxi_irrx_reg_cfg(chip->reg_base);

	return 0;
}

static void sunxi_irrx_hw_exit(struct sunxi_ir_rx *chip)
{
	sunxi_irrx_clk_uncfg(chip);
	sunxi_irrx_select_pinctrl_state(chip->pctrl, PINCTRL_STATE_SLEEP, chip);
	if (chip->supply) {
		regulator_disable(chip->supply);
	}
}

#ifdef CONFIG_ANDROID

static int sunxi_ir_protocol_open(struct inode *node, struct file *filp)
{
	filp->private_data = node->i_private;

	return 0;
}

/*export node: /proc/sunxi_ir_protocol*/
static ssize_t sunxi_ir_protocol_read(struct file *file,
			char __user *buf, size_t size, loff_t *ppos)
{
	struct sunxi_ir_rx *chip = file->private_data;

	if (size != sizeof(unsigned int))
		return -1;

	if (copy_to_user((void __user *)buf, &chip->ir_protocols, size))
		return -1;

	return size;
}

static const struct file_operations sunxi_ir_proc_fops = {
	.open		= sunxi_ir_protocol_open,
	.read		= sunxi_ir_protocol_read,
};

static	struct proc_dir_entry *ir_protocol_dir;
static bool sunxi_get_ir_protocol(struct sunxi_ir_rx *chip)
{
	ir_protocol_dir = proc_create_data(
		(const char *)"sunxi_ir_protocol",
		(umode_t)0400, NULL, &sunxi_ir_proc_fops, chip);

	if (!ir_protocol_dir)
		return true;

	return false;
}
#endif

static int sunxi_irrx_resource_get(struct platform_device *pdev,
				struct sunxi_ir_rx *chip)
{
	struct device_node *np = NULL;
	__maybe_unused char ir_supply[16] = {0};
	__maybe_unused const char *name = NULL;
#ifdef CONFIG_ANDROID
	int i;
	char addr_name[MAX_ADDR_NUM];
#endif
	struct resource *res;
	struct device *dev = &pdev->dev;

	res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
	if (!res) {
		dev_err(dev, "fail to get IORESOURCE_MEM\n");
		return -EINVAL;
	}

	chip->reg_base = devm_ioremap_resource(dev, res);
	if (IS_ERR(chip->reg_base)) {
		dev_err(dev, "%s:Failed to ioremap() io memory region.\n", __func__);
		return PTR_ERR(chip->reg_base);
	}
	dev_dbg(dev, "ir base: %p !\n", chip->reg_base);

	chip->irq_num = platform_get_irq(pdev, 0);
	if (chip->irq_num < 0) {
		dev_err(dev, "%s:Failed to map irq.\n", __func__);
		return -EINVAL;
	}
	dev_dbg(dev, "ir irq num: %d !\n", chip->irq_num);

	chip->pctrl = devm_pinctrl_get(&pdev->dev);
	if (IS_ERR(chip->pctrl)) {
		dev_err(dev, "IR devm_pinctrl_get() failed!\n");
		return PTR_ERR(chip->pctrl);
	}

	chip->reset = devm_reset_control_get(&pdev->dev, NULL);
	if (IS_ERR(chip->reset)) {
		dev_err(dev, "Failed to get reset handle!\n");
		return PTR_ERR(chip->reset);
	}

	chip->bclk = devm_clk_get(&pdev->dev, "bus");
	if (!chip->bclk) {
		dev_err(dev, "%s:Failed to get bus clk.\n", __func__);
		return -EBUSY;
	}

	chip->pclk = devm_clk_get(&pdev->dev, "pclk");
	if (!chip->pclk) {
		dev_err(dev, "%s:Failed to get parent clk.\n", __func__);
		return -EBUSY;
	}

	chip->mclk = devm_clk_get(&pdev->dev, "mclk");
	if (!chip->mclk) {
		dev_err(dev, "%s:Failed to get ir rx clk.\n", __func__);
		return -EBUSY;
	}

	if (of_property_read_u32(np, "ir_protocol_used",
				&chip->ir_protocols)) {
		dev_err(dev, "%s: get ir protocol failed", __func__);
		chip->ir_protocols = 0x0;
	}
#ifdef CONFIG_ANDROID
	/*get iraddr,powerkey,... from sysconfig, CHECK later*/
	if (chip->ir_protocols == NEC) {
		for (i = 0; i < MAX_ADDR_NUM; i++) {
			sprintf(addr_name, "ir_addr_code%d", i);
			if (of_property_read_u32(np, (const char *)&addr_name,
						&chip->ir_addr[i])) {
				break;
			}
		}

		chip->ir_addr_cnt = i;
		for (i = 0; i < chip->ir_addr_cnt; i++) {
			sprintf(addr_name, "ir_power_key_code%d", i);
			if (of_property_read_u32(np, (const char *)&addr_name,
						&chip->ir_powerkey[i])) {
				break;
			}
		}
	} else if (chip->ir_protocols == RC5) {
		for (i = 0; i < MAX_ADDR_NUM; i++) {
			sprintf(addr_name, "rc5_ir_addr_code%d", i);
			if (of_property_read_u32(np, (const char *)&addr_name,
						&chip->ir_addr[i])) {
				break;
			}
		}

		chip->ir_addr_cnt = i;
		for (i = 0; i < chip->ir_addr_cnt; i++) {
			sprintf(addr_name, "rc5_ir_power_key_code%d", i);
			if (of_property_read_u32(np, (const char *)&addr_name,
						&chip->ir_powerkey[i])) {
				break;
			}
		}
	}
#endif

#ifdef CONFIG_SUNXI_REGULATOR_DT
	dev_dbg(dev, "%s: cir try dt way to get regulator\n", __func__);
	snprintf(ir_supply, sizeof(ir_supply), "ir%d", pdev->id);
	chip->supply = devm_regulator_get(dev, ir_supply);
	if (IS_ERR(chip->supply)) {
		dev_err(dev, "%s: cir get supply err\n", __func__);
		chip->supply = NULL;
	}
#else
	if (of_property_read_u32(np, "supply_vol", &chip->supply_vol))
		dev_dbg(dev, "%s: get cir supply_vol failed", __func__);

	if (of_property_read_string(np, "supply", &name)) {
		dev_dbg(dev, "%s: cir have no power supply\n", __func__);
		chip->supply = NULL;
	} else {
		chip->supply = devm_regulator_get(NULL, name);
		if (IS_ERR(chip->supply)) {
			dev_err(dev, "%s: cir get supply err\n", __func__);
			chip->supply = NULL;
		}
	}
#endif

#ifdef CONFIG_ANDROID
//#define IR_TX_DMA_CR		(0x34)
	if (sunxi_get_ir_protocol(chip))
		dev_err(dev, "%s: get_ir_protocol failed.\n", __func__);
#endif

	return 0;
}

static int sunxi_irrx_probe(struct platform_device *pdev)
{
	struct device *dev = &pdev->dev;
	struct rc_dev *rcdev;
	int ret;
	static char const ir_rx_dev_name[] = "s_cir_rx";
	struct sunxi_ir_rx *chip;

	dev_dbg(dev, "sunxi-ir probe start !\n");
	chip = devm_kzalloc(dev, sizeof(*chip), GFP_KERNEL);
	if (!chip) {
		dev_err(dev, "chip: not enough memory for ir data\n");
		return -ENOMEM;
	}

	chip->threshold_low = RC5_UNIT + RC5_UNIT / 2;
	chip->threshold_high = 2 * RC5_UNIT + RC5_UNIT / 2;

	pdev->id = of_alias_get_id(pdev->dev.of_node, "ir");
	if (pdev->id < 0) {
		dev_err(dev, "sunxi ir failed to get alias id\n");
		return -EINVAL;
	}

	/* initialize hardware resource */
	ret = sunxi_irrx_resource_get(pdev, chip);
	if (ret) {
		dev_err(dev, "initialize hardware resource failed!\n");
		goto err0;
	}
	dev_dbg(dev, "sunxi-ir initialize hardware res success!\n");

	rcdev = devm_rc_allocate_device(dev, RC_DRIVER_IR_RAW);
	if (!rcdev) {
		dev_err(dev, "rc dev allocate fail !\n");
		ret = -ENOMEM;
		goto err0;
	}
	dev_dbg(dev, "sunxi-ir allocate rc device success!\n");

	/* initialize rcdev */
	rcdev->priv = chip;
	rcdev->device_name = SUNXI_IR_DEVICE_NAME;
	rcdev->input_phys = SUNXI_IR_DEVICE_NAME "/input0";
	rcdev->input_id.bustype = BUS_HOST;
	rcdev->input_id.vendor = 0x0001;
	rcdev->input_id.product = 0x0001;
	rcdev->input_id.version = 0x0100;
	rcdev->input_dev->dev.init_name = &ir_rx_dev_name[0];

	rcdev->dev.parent = &pdev->dev;
	rcdev->driver_type = RC_DRIVER_IR_RAW;
	rcdev->driver_name = SUNXI_IR_DRIVER_NAME;

	if (chip->ir_protocols == NEC)
		rcdev->allowed_protocols = (u64)RC_PROTO_BIT_NEC;
	if (chip->ir_protocols == RC5)
		rcdev->allowed_protocols = (u64)RC_PROTO_BIT_RC5;
	if (chip->ir_protocols == RC5ANDNEC)
		rcdev->allowed_protocols = (u64)RC_PROTO_BIT_RC5 |
			(u64)RC_PROTO_BIT_NEC;
	rcdev->enabled_protocols = rcdev->allowed_protocols;

	rcdev->map_name = RC_MAP_SUNXI;
#ifdef CONFIG_SUNXI_KEYMAPPING_SUPPORT
	init_sunxi_irrx_map_ext(chip->ir_addr, chip->ir_addr_cnt);
#else
	init_sunxi_irrx_map();
#endif

	ret = devm_rc_register_device(dev, rcdev);
	if (ret) {
		dev_err(dev, "failed to register rc device\n");
		goto err1;
	}
	dev_dbg(dev, "sunxi-ir register rc device success!\n");

	chip->rcdev = rcdev;
	chip->pdev = pdev;

	ret = sunxi_irrx_hw_init(chip);
	if (ret) {
		dev_err(dev, "%s: sunxi_irrx_hw_init failed.\n", __func__);
		goto err1;
	}
	dev_dbg(dev, "sunxi-ir hardware setup success!\n");

	platform_set_drvdata(pdev, chip);
	ret = devm_request_irq(dev, chip->irq_num, sunxi_irrx_irq, 0,
				"RemoteIR_RX", chip);
	if (ret) {
		dev_err(dev, "%s: request irq fail.\n", __func__);
		ret = -EBUSY;
		goto err2;
	}

	dev_dbg(dev, "ir probe end!\n");

	return 0;

err2:
	sunxi_irrx_hw_exit(chip);
err1:
	exit_sunxi_irrx_map();
err0:
	return ret;
}

static int sunxi_irrx_remove(struct platform_device *pdev)
{
	struct sunxi_ir_rx *chip = platform_get_drvdata(pdev);

#ifdef CONFIG_ANDROID
	 proc_remove(ir_protocol_dir);
#endif
	sunxi_irrx_hw_exit(chip);

	exit_sunxi_irrx_map();

	return 0;
}

#ifdef CONFIG_PM

static int sunxi_irrx_suspend(struct device *dev)
{
	struct platform_device *pdev = to_platform_device(dev);
	struct sunxi_ir_rx *chip = platform_get_drvdata(pdev);

	dev_dbg(dev, "enter: sunxi_ir_rx_suspend.\n");

	disable_irq_nosync(chip->irq_num);

	sunxi_irrx_save_regs(chip);

	sunxi_irrx_hw_exit(chip);

	return 0;
}

static int sunxi_irrx_resume(struct device *dev)
{
	struct platform_device *pdev = to_platform_device(dev);
	struct sunxi_ir_rx *chip = platform_get_drvdata(pdev);

	dev_dbg(dev, "enter: sunxi_ir_rx_resume.\n");

	sunxi_irrx_hw_init(chip);

	sunxi_irrx_restore_regs(chip);

	enable_irq(chip->irq_num);

	return 0;
}

static const struct dev_pm_ops sunxi_ir_recv_pm_ops = {
	.suspend        = sunxi_irrx_suspend,
	.resume         = sunxi_irrx_resume,
};
#endif

static struct platform_driver sunxi_ir_recv_driver = {
	.probe  = sunxi_irrx_probe,
	.remove = sunxi_irrx_remove,
	.driver = {
		.name   = SUNXI_IR_DRIVER_NAME,
		.owner  = THIS_MODULE,
		.of_match_table = of_match_ptr(sunxi_ir_recv_of_match),
#ifdef CONFIG_PM
		.pm	= &sunxi_ir_recv_pm_ops,
#endif
	},
};
module_platform_driver(sunxi_ir_recv_driver);
MODULE_DESCRIPTION("SUNXI IR Receiver driver");
MODULE_AUTHOR("QIn");
MODULE_LICENSE("GPL v2");
