

================================================================
== Vitis HLS Report for 'conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6'
================================================================
* Date:           Tue Oct 28 17:21:15 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.019 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   120325|   120325|  1.203 ms|  1.203 ms|  120325|  120325|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6  |   120323|   120323|       113|         13|          1|  9248|       yes|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 13, depth = 114


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 114
* Pipeline : 1
  Pipeline-0 : II = 13, D = 114, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%tw = alloca i32 1"   --->   Operation 116 'alloca' 'tw' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%th = alloca i32 1"   --->   Operation 117 'alloca' 'th' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%indvar_flatten26 = alloca i32 1"   --->   Operation 118 'alloca' 'indvar_flatten26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%in_feat = alloca i32 1"   --->   Operation 119 'alloca' 'in_feat' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%indvar_flatten68 = alloca i32 1"   --->   Operation 120 'alloca' 'indvar_flatten68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_weights, void @empty_5, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.42ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten68"   --->   Operation 122 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 123 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %in_feat"   --->   Operation 123 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 124 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten26"   --->   Operation 124 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 125 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %th"   --->   Operation 125 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 126 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %tw"   --->   Operation 126 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_45_7"   --->   Operation 127 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.68>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%th_1 = load i5 %th"   --->   Operation 128 'load' 'th_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%indvar_flatten68_load = load i14 %indvar_flatten68" [src/conv3.cpp:42]   --->   Operation 129 'load' 'indvar_flatten68_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.83ns)   --->   "%icmp_ln42 = icmp_eq  i14 %indvar_flatten68_load, i14 9248" [src/conv3.cpp:42]   --->   Operation 130 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %for.inc97, void %for.end99.exitStub" [src/conv3.cpp:42]   --->   Operation 131 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%tw_load = load i5 %tw" [src/conv3.cpp:44]   --->   Operation 132 'load' 'tw_load' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%indvar_flatten26_load = load i10 %indvar_flatten26" [src/conv3.cpp:43]   --->   Operation 133 'load' 'indvar_flatten26_load' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%in_feat_load = load i6 %in_feat" [src/conv3.cpp:42]   --->   Operation 134 'load' 'in_feat_load' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.78ns)   --->   "%add_ln42 = add i6 %in_feat_load, i6 1" [src/conv3.cpp:42]   --->   Operation 135 'add' 'add_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.78ns)   --->   "%icmp_ln43 = icmp_eq  i10 %indvar_flatten26_load, i10 289" [src/conv3.cpp:43]   --->   Operation 136 'icmp' 'icmp_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.41ns)   --->   "%select_ln42 = select i1 %icmp_ln43, i5 0, i5 %th_1" [src/conv3.cpp:42]   --->   Operation 137 'select' 'select_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.38ns)   --->   "%select_ln42_1 = select i1 %icmp_ln43, i6 %add_ln42, i6 %in_feat_load" [src/conv3.cpp:42]   --->   Operation 138 'select' 'select_ln42_1' <Predicate = (!icmp_ln42)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i6 %select_ln42_1" [src/conv3.cpp:51]   --->   Operation 139 'zext' 'zext_ln51' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln42_1, i4 0" [src/conv3.cpp:51]   --->   Operation 140 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i10 %tmp_8" [src/conv3.cpp:51]   --->   Operation 141 'zext' 'zext_ln51_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.78ns)   --->   "%add_ln51 = add i11 %zext_ln51_1, i11 %zext_ln51" [src/conv3.cpp:51]   --->   Operation 142 'add' 'add_ln51' <Predicate = (!icmp_ln42)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (1.23ns)   --->   "%mul_ln42 = mul i11 %zext_ln51, i11 25" [src/conv3.cpp:42]   --->   Operation 143 'mul' 'mul_ln42' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i11 %mul_ln42" [src/conv3.cpp:50]   --->   Operation 144 'zext' 'zext_ln50' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i11 %mul_ln42" [src/conv3.cpp:50]   --->   Operation 145 'trunc' 'trunc_ln50' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%conv3_weights_addr = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln50" [src/conv3.cpp:50]   --->   Operation 146 'getelementptr' 'conv3_weights_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 147 [2/2] (1.23ns)   --->   "%conv3_weights_load = load i10 %conv3_weights_addr" [src/conv3.cpp:42]   --->   Operation 147 'load' 'conv3_weights_load' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_2 : Operation 148 [1/1] (0.78ns)   --->   "%add_ln42_1 = add i10 %trunc_ln50, i10 1" [src/conv3.cpp:42]   --->   Operation 148 'add' 'add_ln42_1' <Predicate = (!icmp_ln42)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i10 %add_ln42_1" [src/conv3.cpp:50]   --->   Operation 149 'zext' 'zext_ln50_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%conv3_weights_addr_1 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln50_1" [src/conv3.cpp:50]   --->   Operation 150 'getelementptr' 'conv3_weights_addr_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 151 [2/2] (1.23ns)   --->   "%conv3_weights_load_1 = load i10 %conv3_weights_addr_1" [src/conv3.cpp:42]   --->   Operation 151 'load' 'conv3_weights_load_1' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_2 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln42)   --->   "%xor_ln42 = xor i1 %icmp_ln43, i1 1" [src/conv3.cpp:42]   --->   Operation 152 'xor' 'xor_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.78ns)   --->   "%icmp_ln44 = icmp_eq  i5 %tw_load, i5 17" [src/conv3.cpp:44]   --->   Operation 153 'icmp' 'icmp_ln44' <Predicate = (!icmp_ln42)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln42 = and i1 %icmp_ln44, i1 %xor_ln42" [src/conv3.cpp:42]   --->   Operation 154 'and' 'and_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.78ns)   --->   "%add_ln43 = add i5 %select_ln42, i5 1" [src/conv3.cpp:43]   --->   Operation 155 'add' 'add_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln43)   --->   "%or_ln43 = or i1 %and_ln42, i1 %icmp_ln43" [src/conv3.cpp:43]   --->   Operation 156 'or' 'or_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln43 = select i1 %or_ln43, i5 0, i5 %tw_load" [src/conv3.cpp:43]   --->   Operation 157 'select' 'select_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.41ns)   --->   "%select_ln43_1 = select i1 %and_ln42, i5 %add_ln43, i5 %select_ln42" [src/conv3.cpp:43]   --->   Operation 158 'select' 'select_ln43_1' <Predicate = (!icmp_ln42)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%select_ln43_1_cast = zext i5 %select_ln43_1" [src/conv3.cpp:43]   --->   Operation 159 'zext' 'select_ln43_1_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %select_ln43_1, i4 0" [src/conv3.cpp:43]   --->   Operation 160 'bitconcatenate' 'p_shl8' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty = add i9 %p_shl8, i9 %select_ln43_1_cast" [src/conv3.cpp:43]   --->   Operation 161 'add' 'empty' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%select_ln43_cast = zext i5 %select_ln43" [src/conv3.cpp:43]   --->   Operation 162 'zext' 'select_ln43_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%empty_127 = add i9 %empty, i9 %select_ln43_cast" [src/conv3.cpp:43]   --->   Operation 163 'add' 'empty_127' <Predicate = (!icmp_ln42)> <Delay = 1.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%p_cast = zext i9 %empty_127" [src/conv3.cpp:43]   --->   Operation 164 'zext' 'p_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%layer3_output_tile_addr = getelementptr i32 %layer3_output_tile, i64 0, i64 %p_cast" [src/conv3.cpp:43]   --->   Operation 165 'getelementptr' 'layer3_output_tile_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 166 [2/2] (1.23ns)   --->   "%layer3_output_tile_load = load i9 %layer3_output_tile_addr" [src/conv3.cpp:49]   --->   Operation 166 'load' 'layer3_output_tile_load' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i5 %select_ln43" [src/conv3.cpp:48]   --->   Operation 167 'zext' 'zext_ln48' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : [1/1] (0.79ns)   --->   Input mux for Operation 168 '%x_assign_3_0_2 = sitofp i32 %zext_ln48'
ST_2 : Operation 168 [4/4] (4.40ns)   --->   "%x_assign_3_0_2 = sitofp i32 %zext_ln48" [src/conv3.cpp:48]   --->   Operation 168 'sitofp' 'x_assign_3_0_2' <Predicate = (!icmp_ln42)> <Delay = 4.40> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.42ns)   --->   "%store_ln44 = store i6 %select_ln42_1, i6 %in_feat" [src/conv3.cpp:44]   --->   Operation 169 'store' 'store_ln44' <Predicate = (!icmp_ln42)> <Delay = 0.42>
ST_2 : Operation 170 [1/1] (0.42ns)   --->   "%store_ln44 = store i5 %select_ln43_1, i5 %th" [src/conv3.cpp:44]   --->   Operation 170 'store' 'store_ln44' <Predicate = (!icmp_ln42)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 5.98>
ST_3 : Operation 171 [1/2] (1.23ns)   --->   "%conv3_weights_load = load i10 %conv3_weights_addr" [src/conv3.cpp:42]   --->   Operation 171 'load' 'conv3_weights_load' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_3 : Operation 172 [1/2] (1.23ns)   --->   "%conv3_weights_load_1 = load i10 %conv3_weights_addr_1" [src/conv3.cpp:42]   --->   Operation 172 'load' 'conv3_weights_load_1' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_3 : Operation 173 [1/1] (0.78ns)   --->   "%add_ln42_2 = add i10 %trunc_ln50, i10 2" [src/conv3.cpp:42]   --->   Operation 173 'add' 'add_ln42_2' <Predicate = (!icmp_ln42)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln50_2 = zext i10 %add_ln42_2" [src/conv3.cpp:50]   --->   Operation 174 'zext' 'zext_ln50_2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%conv3_weights_addr_2 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln50_2" [src/conv3.cpp:50]   --->   Operation 175 'getelementptr' 'conv3_weights_addr_2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 176 [2/2] (1.23ns)   --->   "%conv3_weights_load_2 = load i10 %conv3_weights_addr_2" [src/conv3.cpp:42]   --->   Operation 176 'load' 'conv3_weights_load_2' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_3 : Operation 177 [1/1] (0.78ns)   --->   "%add_ln42_3 = add i10 %trunc_ln50, i10 3" [src/conv3.cpp:42]   --->   Operation 177 'add' 'add_ln42_3' <Predicate = (!icmp_ln42)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln50_3 = zext i10 %add_ln42_3" [src/conv3.cpp:50]   --->   Operation 178 'zext' 'zext_ln50_3' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%conv3_weights_addr_3 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln50_3" [src/conv3.cpp:50]   --->   Operation 179 'getelementptr' 'conv3_weights_addr_3' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 180 [2/2] (1.23ns)   --->   "%conv3_weights_load_3 = load i10 %conv3_weights_addr_3" [src/conv3.cpp:42]   --->   Operation 180 'load' 'conv3_weights_load_3' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_3 : Operation 181 [1/2] (1.23ns)   --->   "%layer3_output_tile_load = load i9 %layer3_output_tile_addr" [src/conv3.cpp:49]   --->   Operation 181 'load' 'layer3_output_tile_load' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_3 : Operation 182 [1/1] (0.78ns)   --->   "%empty_128 = add i5 %select_ln43_1, i5 30" [src/conv3.cpp:43]   --->   Operation 182 'add' 'empty_128' <Predicate = (!icmp_ln42)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%x_assign147 = sext i5 %empty_128" [src/conv3.cpp:43]   --->   Operation 183 'sext' 'x_assign147' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_3 : [1/1] (0.48ns)   --->   Input mux for Operation 184 '%x_assign = sitofp i32 %x_assign147'
ST_3 : Operation 184 [4/4] (4.70ns)   --->   "%x_assign = sitofp i32 %x_assign147" [src/conv3.cpp:43]   --->   Operation 184 'sitofp' 'x_assign' <Predicate = (!icmp_ln42)> <Delay = 4.70> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 185 [3/4] (5.19ns)   --->   "%x_assign_3_0_2 = sitofp i32 %zext_ln48" [src/conv3.cpp:48]   --->   Operation 185 'sitofp' 'x_assign_3_0_2' <Predicate = (!icmp_ln42)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.98>
ST_4 : Operation 186 [1/2] (1.23ns)   --->   "%conv3_weights_load_2 = load i10 %conv3_weights_addr_2" [src/conv3.cpp:42]   --->   Operation 186 'load' 'conv3_weights_load_2' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_4 : Operation 187 [1/2] (1.23ns)   --->   "%conv3_weights_load_3 = load i10 %conv3_weights_addr_3" [src/conv3.cpp:42]   --->   Operation 187 'load' 'conv3_weights_load_3' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_4 : Operation 188 [1/1] (0.78ns)   --->   "%add_ln42_4 = add i10 %trunc_ln50, i10 4" [src/conv3.cpp:42]   --->   Operation 188 'add' 'add_ln42_4' <Predicate = (!icmp_ln42)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln50_4 = zext i10 %add_ln42_4" [src/conv3.cpp:50]   --->   Operation 189 'zext' 'zext_ln50_4' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%conv3_weights_addr_4 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln50_4" [src/conv3.cpp:50]   --->   Operation 190 'getelementptr' 'conv3_weights_addr_4' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 191 [2/2] (1.23ns)   --->   "%conv3_weights_load_4 = load i10 %conv3_weights_addr_4" [src/conv3.cpp:42]   --->   Operation 191 'load' 'conv3_weights_load_4' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_4 : Operation 192 [1/1] (0.78ns)   --->   "%add_ln42_5 = add i10 %trunc_ln50, i10 5" [src/conv3.cpp:42]   --->   Operation 192 'add' 'add_ln42_5' <Predicate = (!icmp_ln42)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln50_5 = zext i10 %add_ln42_5" [src/conv3.cpp:50]   --->   Operation 193 'zext' 'zext_ln50_5' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%conv3_weights_addr_5 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln50_5" [src/conv3.cpp:50]   --->   Operation 194 'getelementptr' 'conv3_weights_addr_5' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 195 [2/2] (1.23ns)   --->   "%conv3_weights_load_5 = load i10 %conv3_weights_addr_5" [src/conv3.cpp:42]   --->   Operation 195 'load' 'conv3_weights_load_5' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_4 : Operation 196 [3/4] (5.19ns)   --->   "%x_assign = sitofp i32 %x_assign147" [src/conv3.cpp:43]   --->   Operation 196 'sitofp' 'x_assign' <Predicate = (!icmp_ln42)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 197 [1/1] (0.78ns)   --->   "%add_ln48 = add i5 %select_ln43, i5 30" [src/conv3.cpp:48]   --->   Operation 197 'add' 'add_ln48' <Predicate = (!icmp_ln42)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln48 = sext i5 %add_ln48" [src/conv3.cpp:48]   --->   Operation 198 'sext' 'sext_ln48' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : [1/1] (0.48ns)   --->   Input mux for Operation 199 '%x_assign_5 = sitofp i32 %sext_ln48'
ST_4 : Operation 199 [4/4] (4.70ns)   --->   "%x_assign_5 = sitofp i32 %sext_ln48" [src/conv3.cpp:48]   --->   Operation 199 'sitofp' 'x_assign_5' <Predicate = (!icmp_ln42)> <Delay = 4.70> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 200 [2/4] (5.19ns)   --->   "%x_assign_3_0_2 = sitofp i32 %zext_ln48" [src/conv3.cpp:48]   --->   Operation 200 'sitofp' 'x_assign_3_0_2' <Predicate = (!icmp_ln42)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.57>
ST_5 : Operation 201 [1/2] (1.23ns)   --->   "%conv3_weights_load_4 = load i10 %conv3_weights_addr_4" [src/conv3.cpp:42]   --->   Operation 201 'load' 'conv3_weights_load_4' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_5 : Operation 202 [1/2] (1.23ns)   --->   "%conv3_weights_load_5 = load i10 %conv3_weights_addr_5" [src/conv3.cpp:42]   --->   Operation 202 'load' 'conv3_weights_load_5' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_5 : Operation 203 [1/1] (0.78ns)   --->   "%add_ln42_6 = add i10 %trunc_ln50, i10 6" [src/conv3.cpp:42]   --->   Operation 203 'add' 'add_ln42_6' <Predicate = (!icmp_ln42)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln50_6 = zext i10 %add_ln42_6" [src/conv3.cpp:50]   --->   Operation 204 'zext' 'zext_ln50_6' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%conv3_weights_addr_6 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln50_6" [src/conv3.cpp:50]   --->   Operation 205 'getelementptr' 'conv3_weights_addr_6' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 206 [2/2] (1.23ns)   --->   "%conv3_weights_load_6 = load i10 %conv3_weights_addr_6" [src/conv3.cpp:42]   --->   Operation 206 'load' 'conv3_weights_load_6' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_5 : Operation 207 [1/1] (0.78ns)   --->   "%add_ln42_7 = add i10 %trunc_ln50, i10 7" [src/conv3.cpp:42]   --->   Operation 207 'add' 'add_ln42_7' <Predicate = (!icmp_ln42)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln50_7 = zext i10 %add_ln42_7" [src/conv3.cpp:50]   --->   Operation 208 'zext' 'zext_ln50_7' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%conv3_weights_addr_7 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln50_7" [src/conv3.cpp:50]   --->   Operation 209 'getelementptr' 'conv3_weights_addr_7' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : Operation 210 [2/2] (1.23ns)   --->   "%conv3_weights_load_7 = load i10 %conv3_weights_addr_7" [src/conv3.cpp:42]   --->   Operation 210 'load' 'conv3_weights_load_7' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_5 : Operation 211 [2/4] (5.19ns)   --->   "%x_assign = sitofp i32 %x_assign147" [src/conv3.cpp:43]   --->   Operation 211 'sitofp' 'x_assign' <Predicate = (!icmp_ln42)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 212 [3/4] (5.19ns)   --->   "%x_assign_5 = sitofp i32 %sext_ln48" [src/conv3.cpp:48]   --->   Operation 212 'sitofp' 'x_assign_5' <Predicate = (!icmp_ln42)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 213 [1/1] (0.78ns)   --->   "%add_ln48_1 = add i5 %select_ln43, i5 31" [src/conv3.cpp:48]   --->   Operation 213 'add' 'add_ln48_1' <Predicate = (!icmp_ln42)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln48_1 = sext i5 %add_ln48_1" [src/conv3.cpp:48]   --->   Operation 214 'sext' 'sext_ln48_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_5 : [1/1] (0.48ns)   --->   Input mux for Operation 215 '%x_assign_3_0_1 = sitofp i32 %sext_ln48_1'
ST_5 : Operation 215 [4/4] (4.70ns)   --->   "%x_assign_3_0_1 = sitofp i32 %sext_ln48_1" [src/conv3.cpp:48]   --->   Operation 215 'sitofp' 'x_assign_3_0_1' <Predicate = (!icmp_ln42)> <Delay = 4.70> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 216 [1/4] (5.19ns)   --->   "%x_assign_3_0_2 = sitofp i32 %zext_ln48" [src/conv3.cpp:48]   --->   Operation 216 'sitofp' 'x_assign_3_0_2' <Predicate = (!icmp_ln42)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 217 [1/1] (1.37ns)   --->   "%x_assign_4_0_2 = call i32 @generic_fmax<float>, i32 %x_assign_3_0_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv3.cpp:48]   --->   Operation 217 'call' 'x_assign_4_0_2' <Predicate = (!icmp_ln42)> <Delay = 1.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 6.57>
ST_6 : Operation 218 [1/2] (1.23ns)   --->   "%conv3_weights_load_6 = load i10 %conv3_weights_addr_6" [src/conv3.cpp:42]   --->   Operation 218 'load' 'conv3_weights_load_6' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_6 : Operation 219 [1/2] (1.23ns)   --->   "%conv3_weights_load_7 = load i10 %conv3_weights_addr_7" [src/conv3.cpp:42]   --->   Operation 219 'load' 'conv3_weights_load_7' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_6 : Operation 220 [1/1] (0.78ns)   --->   "%add_ln42_8 = add i10 %trunc_ln50, i10 8" [src/conv3.cpp:42]   --->   Operation 220 'add' 'add_ln42_8' <Predicate = (!icmp_ln42)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln50_8 = zext i10 %add_ln42_8" [src/conv3.cpp:50]   --->   Operation 221 'zext' 'zext_ln50_8' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 222 [1/1] (0.00ns)   --->   "%conv3_weights_addr_8 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln50_8" [src/conv3.cpp:50]   --->   Operation 222 'getelementptr' 'conv3_weights_addr_8' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 223 [2/2] (1.23ns)   --->   "%conv3_weights_load_8 = load i10 %conv3_weights_addr_8" [src/conv3.cpp:42]   --->   Operation 223 'load' 'conv3_weights_load_8' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_6 : Operation 224 [1/1] (0.78ns)   --->   "%add_ln42_9 = add i10 %trunc_ln50, i10 9" [src/conv3.cpp:42]   --->   Operation 224 'add' 'add_ln42_9' <Predicate = (!icmp_ln42)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln50_9 = zext i10 %add_ln42_9" [src/conv3.cpp:50]   --->   Operation 225 'zext' 'zext_ln50_9' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 226 [1/1] (0.00ns)   --->   "%conv3_weights_addr_9 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln50_9" [src/conv3.cpp:50]   --->   Operation 226 'getelementptr' 'conv3_weights_addr_9' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 227 [2/2] (1.23ns)   --->   "%conv3_weights_load_9 = load i10 %conv3_weights_addr_9" [src/conv3.cpp:42]   --->   Operation 227 'load' 'conv3_weights_load_9' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_6 : Operation 228 [1/4] (5.19ns)   --->   "%x_assign = sitofp i32 %x_assign147" [src/conv3.cpp:43]   --->   Operation 228 'sitofp' 'x_assign' <Predicate = (!icmp_ln42)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 229 [1/1] (1.37ns)   --->   "%x_assign_1 = call i32 @generic_fmax<float>, i32 %x_assign" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv3.cpp:47]   --->   Operation 229 'call' 'x_assign_1' <Predicate = (!icmp_ln42)> <Delay = 1.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 230 [2/4] (5.19ns)   --->   "%x_assign_5 = sitofp i32 %sext_ln48" [src/conv3.cpp:48]   --->   Operation 230 'sitofp' 'x_assign_5' <Predicate = (!icmp_ln42)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 231 [3/4] (5.19ns)   --->   "%x_assign_3_0_1 = sitofp i32 %sext_ln48_1" [src/conv3.cpp:48]   --->   Operation 231 'sitofp' 'x_assign_3_0_1' <Predicate = (!icmp_ln42)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 232 [1/1] (1.46ns)   --->   "%x_assign_7_0_2 = call i32 @generic_fmin<float>, i32 %x_assign_4_0_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->src/conv3.cpp:48]   --->   Operation 232 'call' 'x_assign_7_0_2' <Predicate = (!icmp_ln42)> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "%bitcast_ln317_3 = bitcast i32 %x_assign_7_0_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 233 'bitcast' 'bitcast_ln317_3' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln317_3, i32 31" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:323->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 234 'bitselect' 'tmp_12' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "%xs_exp_1_0_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln317_3, i32 23, i32 30" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:324->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 235 'partselect' 'xs_exp_1_0_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln371_3 = trunc i32 %bitcast_ln317_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:371->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 236 'trunc' 'trunc_ln371_3' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln346_6_cast = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln371_3, i1 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 237 'bitconcatenate' 'zext_ln346_6_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln346_6 = zext i25 %zext_ln346_6_cast" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 238 'zext' 'zext_ln346_6' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln346_7 = zext i8 %xs_exp_1_0_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 239 'zext' 'zext_ln346_7' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 240 [1/1] (0.76ns)   --->   "%add_ln346_6 = add i9 %zext_ln346_7, i9 385" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 240 'add' 'add_ln346_6' <Predicate = (!icmp_ln42)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346_6, i32 8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 241 'bitselect' 'tmp_13' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 242 [1/1] (0.76ns)   --->   "%sub_ln18_6 = sub i8 127, i8 %xs_exp_1_0_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 242 'sub' 'sub_ln18_6' <Predicate = (!icmp_ln42)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln18_6 = sext i8 %sub_ln18_6" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 243 'sext' 'sext_ln18_6' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 244 [1/1] (0.39ns)   --->   "%select_ln18_9 = select i1 %tmp_13, i9 %sext_ln18_6, i9 %add_ln346_6" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 244 'select' 'select_ln18_9' <Predicate = (!icmp_ln42)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln18_7 = sext i9 %select_ln18_9" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 245 'sext' 'sext_ln18_7' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln18_3 = zext i32 %sext_ln18_7" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 246 'zext' 'zext_ln18_3' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 247 [1/1] (1.38ns)   --->   "%lshr_ln18_6 = lshr i79 %zext_ln346_6, i79 %zext_ln18_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 247 'lshr' 'lshr_ln18_6' <Predicate = (!icmp_ln42)> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 248 [1/1] (1.38ns)   --->   "%shl_ln18_6 = shl i79 %zext_ln346_6, i79 %zext_ln18_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 248 'shl' 'shl_ln18_6' <Predicate = (!icmp_ln42)> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %lshr_ln18_6, i32 24" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 249 'bitselect' 'tmp_14' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln21_3 = zext i1 %tmp_14" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 250 'zext' 'zext_ln21_3' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i14 @_ssdm_op_PartSelect.i14.i79.i32.i32, i79 %shl_ln18_6, i32 24, i32 37" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 251 'partselect' 'tmp_15' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 252 [1/1] (0.23ns)   --->   "%select_ln18_10 = select i1 %tmp_13, i14 %zext_ln21_3, i14 %tmp_15" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 252 'select' 'select_ln18_10' <Predicate = (!icmp_ln42)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 253 [1/1] (0.83ns)   --->   "%sub_ln59_3 = sub i14 0, i14 %select_ln18_10" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 253 'sub' 'sub_ln59_3' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 254 [1/1] (0.23ns)   --->   "%select_ln59_3 = select i1 %tmp_12, i14 %sub_ln59_3, i14 %select_ln18_10" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 254 'select' 'select_ln59_3' <Predicate = (!icmp_ln42)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 255 [1/1] (0.78ns)   --->   "%add_ln48_2 = add i5 %select_ln43, i5 1" [src/conv3.cpp:48]   --->   Operation 255 'add' 'add_ln48_2' <Predicate = (!icmp_ln42)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln48_1 = zext i5 %add_ln48_2" [src/conv3.cpp:48]   --->   Operation 256 'zext' 'zext_ln48_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : [1/1] (0.79ns)   --->   Input mux for Operation 257 '%x_assign_3_0_3 = sitofp i32 %zext_ln48_1'
ST_6 : Operation 257 [4/4] (4.40ns)   --->   "%x_assign_3_0_3 = sitofp i32 %zext_ln48_1" [src/conv3.cpp:48]   --->   Operation 257 'sitofp' 'x_assign_3_0_3' <Predicate = (!icmp_ln42)> <Delay = 4.40> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 258 [1/1] (0.42ns)   --->   "%store_ln44 = store i5 %add_ln48_2, i5 %tw" [src/conv3.cpp:44]   --->   Operation 258 'store' 'store_ln44' <Predicate = (!icmp_ln42)> <Delay = 0.42>

State 7 <SV = 6> <Delay = 6.83>
ST_7 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i11 %add_ln51" [src/conv3.cpp:42]   --->   Operation 259 'zext' 'zext_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 260 [1/2] (1.23ns)   --->   "%conv3_weights_load_8 = load i10 %conv3_weights_addr_8" [src/conv3.cpp:42]   --->   Operation 260 'load' 'conv3_weights_load_8' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_7 : Operation 261 [1/2] (1.23ns)   --->   "%conv3_weights_load_9 = load i10 %conv3_weights_addr_9" [src/conv3.cpp:42]   --->   Operation 261 'load' 'conv3_weights_load_9' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_7 : Operation 262 [1/1] (0.78ns)   --->   "%add_ln42_10 = add i10 %trunc_ln50, i10 10" [src/conv3.cpp:42]   --->   Operation 262 'add' 'add_ln42_10' <Predicate = (!icmp_ln42)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln50_10 = zext i10 %add_ln42_10" [src/conv3.cpp:50]   --->   Operation 263 'zext' 'zext_ln50_10' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 264 [1/1] (0.00ns)   --->   "%conv3_weights_addr_10 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln50_10" [src/conv3.cpp:50]   --->   Operation 264 'getelementptr' 'conv3_weights_addr_10' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 265 [2/2] (1.23ns)   --->   "%conv3_weights_load_10 = load i10 %conv3_weights_addr_10" [src/conv3.cpp:42]   --->   Operation 265 'load' 'conv3_weights_load_10' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_7 : Operation 266 [1/1] (0.78ns)   --->   "%add_ln42_11 = add i10 %trunc_ln50, i10 11" [src/conv3.cpp:42]   --->   Operation 266 'add' 'add_ln42_11' <Predicate = (!icmp_ln42)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln50_11 = zext i10 %add_ln42_11" [src/conv3.cpp:50]   --->   Operation 267 'zext' 'zext_ln50_11' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 268 [1/1] (0.00ns)   --->   "%conv3_weights_addr_11 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln50_11" [src/conv3.cpp:50]   --->   Operation 268 'getelementptr' 'conv3_weights_addr_11' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 269 [2/2] (1.23ns)   --->   "%conv3_weights_load_11 = load i10 %conv3_weights_addr_11" [src/conv3.cpp:42]   --->   Operation 269 'load' 'conv3_weights_load_11' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_7 : Operation 270 [1/1] (1.46ns)   --->   "%x_assign_6 = call i32 @generic_fmin<float>, i32 %x_assign_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->src/conv3.cpp:47]   --->   Operation 270 'call' 'x_assign_6' <Predicate = (!icmp_ln42)> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 271 [1/1] (0.00ns)   --->   "%bitcast_ln317 = bitcast i32 %x_assign_6" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 271 'bitcast' 'bitcast_ln317' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node add_ln51_1)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln317, i32 31" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:323->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 272 'bitselect' 'tmp' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 273 [1/1] (0.00ns)   --->   "%xs_exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln317, i32 23, i32 30" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:324->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 273 'partselect' 'xs_exp' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 274 [1/1] (0.00ns)   --->   "%trunc_ln371 = trunc i32 %bitcast_ln317" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:371->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 274 'trunc' 'trunc_ln371' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln346_cast = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln371, i1 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 275 'bitconcatenate' 'zext_ln346_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i25 %zext_ln346_cast" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 276 'zext' 'zext_ln346' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln346_1 = zext i8 %xs_exp" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 277 'zext' 'zext_ln346_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 278 [1/1] (0.76ns)   --->   "%add_ln346 = add i9 %zext_ln346_1, i9 385" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 278 'add' 'add_ln346' <Predicate = (!icmp_ln42)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346, i32 8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 279 'bitselect' 'tmp_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 280 [1/1] (0.76ns)   --->   "%sub_ln18 = sub i8 127, i8 %xs_exp" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 280 'sub' 'sub_ln18' <Predicate = (!icmp_ln42)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i8 %sub_ln18" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 281 'sext' 'sext_ln18' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 282 [1/1] (0.39ns)   --->   "%select_ln18 = select i1 %tmp_1, i9 %sext_ln18, i9 %add_ln346" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 282 'select' 'select_ln18' <Predicate = (!icmp_ln42)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln18_1 = sext i9 %select_ln18" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 283 'sext' 'sext_ln18_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i32 %sext_ln18_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 284 'zext' 'zext_ln18' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 285 [1/1] (1.38ns)   --->   "%lshr_ln18 = lshr i79 %zext_ln346, i79 %zext_ln18" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 285 'lshr' 'lshr_ln18' <Predicate = (!icmp_ln42)> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 286 [1/1] (1.38ns)   --->   "%shl_ln18 = shl i79 %zext_ln346, i79 %zext_ln18" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 286 'shl' 'shl_ln18' <Predicate = (!icmp_ln42)> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %lshr_ln18, i32 24" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 287 'bitselect' 'tmp_2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i1 %tmp_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 288 'zext' 'zext_ln21' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_s = partselect i10 @_ssdm_op_PartSelect.i10.i79.i32.i32, i79 %shl_ln18, i32 24, i32 33" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 289 'partselect' 'tmp_s' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 290 [1/1] (0.40ns)   --->   "%select_ln18_2 = select i1 %tmp_1, i10 %zext_ln21, i10 %tmp_s" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 290 'select' 'select_ln18_2' <Predicate = (!icmp_ln42)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 291 [1/1] (0.78ns)   --->   "%sub_ln59 = sub i10 0, i10 %select_ln18_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 291 'sub' 'sub_ln59' <Predicate = (!icmp_ln42)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node add_ln51_1)   --->   "%select_ln59 = select i1 %tmp, i10 %sub_ln59, i10 %select_ln18_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 292 'select' 'select_ln59' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node add_ln51_1)   --->   "%zext_ln51_2 = zext i10 %select_ln59" [src/conv3.cpp:51]   --->   Operation 293 'zext' 'zext_ln51_2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 294 [1/1] (0.79ns) (out node of the LUT)   --->   "%add_ln51_1 = add i12 %zext_ln42, i12 %zext_ln51_2" [src/conv3.cpp:51]   --->   Operation 294 'add' 'add_ln51_1' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln51_3 = zext i12 %add_ln51_1" [src/conv3.cpp:51]   --->   Operation 295 'zext' 'zext_ln51_3' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 296 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i12 %add_ln51_1" [src/conv3.cpp:51]   --->   Operation 296 'trunc' 'trunc_ln51' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 297 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %trunc_ln51, i4 0" [src/conv3.cpp:51]   --->   Operation 297 'bitconcatenate' 'p_shl7' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 298 [1/1] (0.83ns)   --->   "%add_ln51_2 = add i14 %p_shl7, i14 %zext_ln51_3" [src/conv3.cpp:51]   --->   Operation 298 'add' 'add_ln51_2' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 299 [1/4] (5.19ns)   --->   "%x_assign_5 = sitofp i32 %sext_ln48" [src/conv3.cpp:48]   --->   Operation 299 'sitofp' 'x_assign_5' <Predicate = (!icmp_ln42)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 300 [1/1] (1.37ns)   --->   "%x_assign_8 = call i32 @generic_fmax<float>, i32 %x_assign_5" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv3.cpp:48]   --->   Operation 300 'call' 'x_assign_8' <Predicate = (!icmp_ln42)> <Delay = 1.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 301 [2/4] (5.19ns)   --->   "%x_assign_3_0_1 = sitofp i32 %sext_ln48_1" [src/conv3.cpp:48]   --->   Operation 301 'sitofp' 'x_assign_3_0_1' <Predicate = (!icmp_ln42)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 302 [3/4] (5.19ns)   --->   "%x_assign_3_0_3 = sitofp i32 %zext_ln48_1" [src/conv3.cpp:48]   --->   Operation 302 'sitofp' 'x_assign_3_0_3' <Predicate = (!icmp_ln42)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 303 [1/1] (0.78ns)   --->   "%add_ln48_3 = add i5 %select_ln43, i5 2" [src/conv3.cpp:48]   --->   Operation 303 'add' 'add_ln48_3' <Predicate = (!icmp_ln42)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln48_2 = zext i5 %add_ln48_3" [src/conv3.cpp:48]   --->   Operation 304 'zext' 'zext_ln48_2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : [1/1] (0.79ns)   --->   Input mux for Operation 305 '%x_assign_3_0_4 = sitofp i32 %zext_ln48_2'
ST_7 : Operation 305 [4/4] (4.40ns)   --->   "%x_assign_3_0_4 = sitofp i32 %zext_ln48_2" [src/conv3.cpp:48]   --->   Operation 305 'sitofp' 'x_assign_3_0_4' <Predicate = (!icmp_ln42)> <Delay = 4.40> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.57>
ST_8 : Operation 306 [1/2] (1.23ns)   --->   "%conv3_weights_load_10 = load i10 %conv3_weights_addr_10" [src/conv3.cpp:42]   --->   Operation 306 'load' 'conv3_weights_load_10' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_8 : Operation 307 [1/2] (1.23ns)   --->   "%conv3_weights_load_11 = load i10 %conv3_weights_addr_11" [src/conv3.cpp:42]   --->   Operation 307 'load' 'conv3_weights_load_11' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_8 : Operation 308 [1/1] (0.78ns)   --->   "%add_ln42_12 = add i10 %trunc_ln50, i10 12" [src/conv3.cpp:42]   --->   Operation 308 'add' 'add_ln42_12' <Predicate = (!icmp_ln42)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln50_12 = zext i10 %add_ln42_12" [src/conv3.cpp:50]   --->   Operation 309 'zext' 'zext_ln50_12' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 310 [1/1] (0.00ns)   --->   "%conv3_weights_addr_12 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln50_12" [src/conv3.cpp:50]   --->   Operation 310 'getelementptr' 'conv3_weights_addr_12' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 311 [2/2] (1.23ns)   --->   "%conv3_weights_load_12 = load i10 %conv3_weights_addr_12" [src/conv3.cpp:42]   --->   Operation 311 'load' 'conv3_weights_load_12' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_8 : Operation 312 [1/1] (0.78ns)   --->   "%add_ln42_13 = add i10 %trunc_ln50, i10 13" [src/conv3.cpp:42]   --->   Operation 312 'add' 'add_ln42_13' <Predicate = (!icmp_ln42)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln50_13 = zext i10 %add_ln42_13" [src/conv3.cpp:50]   --->   Operation 313 'zext' 'zext_ln50_13' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 314 [1/1] (0.00ns)   --->   "%conv3_weights_addr_13 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln50_13" [src/conv3.cpp:50]   --->   Operation 314 'getelementptr' 'conv3_weights_addr_13' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 315 [2/2] (1.23ns)   --->   "%conv3_weights_load_13 = load i10 %conv3_weights_addr_13" [src/conv3.cpp:42]   --->   Operation 315 'load' 'conv3_weights_load_13' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_8 : Operation 316 [1/1] (1.46ns)   --->   "%x_assign_7 = call i32 @generic_fmin<float>, i32 %x_assign_8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->src/conv3.cpp:48]   --->   Operation 316 'call' 'x_assign_7' <Predicate = (!icmp_ln42)> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 317 [1/1] (0.00ns)   --->   "%bitcast_ln317_1 = bitcast i32 %x_assign_7" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 317 'bitcast' 'bitcast_ln317_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln317_1, i32 31" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:323->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 318 'bitselect' 'tmp_3' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 319 [1/1] (0.00ns)   --->   "%xs_exp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln317_1, i32 23, i32 30" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:324->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 319 'partselect' 'xs_exp_s' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 320 [1/1] (0.00ns)   --->   "%trunc_ln371_1 = trunc i32 %bitcast_ln317_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:371->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 320 'trunc' 'trunc_ln371_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln346_2_cast = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln371_1, i1 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 321 'bitconcatenate' 'zext_ln346_2_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln346_2 = zext i25 %zext_ln346_2_cast" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 322 'zext' 'zext_ln346_2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln346_3 = zext i8 %xs_exp_s" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 323 'zext' 'zext_ln346_3' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 324 [1/1] (0.76ns)   --->   "%add_ln346_1 = add i9 %zext_ln346_3, i9 385" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 324 'add' 'add_ln346_1' <Predicate = (!icmp_ln42)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346_1, i32 8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 325 'bitselect' 'tmp_4' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 326 [1/1] (0.76ns)   --->   "%sub_ln18_1 = sub i8 127, i8 %xs_exp_s" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 326 'sub' 'sub_ln18_1' <Predicate = (!icmp_ln42)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln18_2 = sext i8 %sub_ln18_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 327 'sext' 'sext_ln18_2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 328 [1/1] (0.39ns)   --->   "%select_ln18_5 = select i1 %tmp_4, i9 %sext_ln18_2, i9 %add_ln346_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 328 'select' 'select_ln18_5' <Predicate = (!icmp_ln42)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln18_3 = sext i9 %select_ln18_5" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 329 'sext' 'sext_ln18_3' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i32 %sext_ln18_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 330 'zext' 'zext_ln18_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 331 [1/1] (1.38ns)   --->   "%lshr_ln18_1 = lshr i79 %zext_ln346_2, i79 %zext_ln18_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 331 'lshr' 'lshr_ln18_1' <Predicate = (!icmp_ln42)> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 332 [1/1] (1.38ns)   --->   "%shl_ln18_1 = shl i79 %zext_ln346_2, i79 %zext_ln18_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 332 'shl' 'shl_ln18_1' <Predicate = (!icmp_ln42)> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %lshr_ln18_1, i32 24" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 333 'bitselect' 'tmp_5' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i1 %tmp_5" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 334 'zext' 'zext_ln21_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i14 @_ssdm_op_PartSelect.i14.i79.i32.i32, i79 %shl_ln18_1, i32 24, i32 37" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 335 'partselect' 'tmp_6' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 336 [1/1] (0.23ns)   --->   "%select_ln18_6 = select i1 %tmp_4, i14 %zext_ln21_1, i14 %tmp_6" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 336 'select' 'select_ln18_6' <Predicate = (!icmp_ln42)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 337 [1/1] (0.83ns)   --->   "%sub_ln59_1 = sub i14 0, i14 %select_ln18_6" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 337 'sub' 'sub_ln59_1' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 338 [1/1] (0.23ns)   --->   "%select_ln59_1 = select i1 %tmp_3, i14 %sub_ln59_1, i14 %select_ln18_6" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 338 'select' 'select_ln59_1' <Predicate = (!icmp_ln42)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 339 [1/4] (5.19ns)   --->   "%x_assign_3_0_1 = sitofp i32 %sext_ln48_1" [src/conv3.cpp:48]   --->   Operation 339 'sitofp' 'x_assign_3_0_1' <Predicate = (!icmp_ln42)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 340 [1/1] (1.37ns)   --->   "%x_assign_4_0_1 = call i32 @generic_fmax<float>, i32 %x_assign_3_0_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv3.cpp:48]   --->   Operation 340 'call' 'x_assign_4_0_1' <Predicate = (!icmp_ln42)> <Delay = 1.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 341 [1/1] (0.83ns)   --->   "%add_ln51_5 = add i14 %add_ln51_2, i14 %select_ln59_3" [src/conv3.cpp:51]   --->   Operation 341 'add' 'add_ln51_5' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln51_6 = zext i14 %add_ln51_5" [src/conv3.cpp:51]   --->   Operation 342 'zext' 'zext_ln51_6' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 343 [1/1] (0.00ns)   --->   "%input_tile_addr_2 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln51_6" [src/conv3.cpp:51]   --->   Operation 343 'getelementptr' 'input_tile_addr_2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : Operation 344 [2/2] (1.23ns)   --->   "%input_tile_load_2 = load i14 %input_tile_addr_2" [src/conv3.cpp:51]   --->   Operation 344 'load' 'input_tile_load_2' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_8 : Operation 345 [2/4] (5.19ns)   --->   "%x_assign_3_0_3 = sitofp i32 %zext_ln48_1" [src/conv3.cpp:48]   --->   Operation 345 'sitofp' 'x_assign_3_0_3' <Predicate = (!icmp_ln42)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 346 [3/4] (5.19ns)   --->   "%x_assign_3_0_4 = sitofp i32 %zext_ln48_2" [src/conv3.cpp:48]   --->   Operation 346 'sitofp' 'x_assign_3_0_4' <Predicate = (!icmp_ln42)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 347 [1/1] (0.78ns)   --->   "%empty_129 = add i5 %select_ln43_1, i5 31" [src/conv3.cpp:43]   --->   Operation 347 'add' 'empty_129' <Predicate = (!icmp_ln42)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 348 [1/1] (0.00ns)   --->   "%x_assign_150 = sext i5 %empty_129" [src/conv3.cpp:43]   --->   Operation 348 'sext' 'x_assign_150' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_8 : [1/1] (0.48ns)   --->   Input mux for Operation 349 '%x_assign_s = sitofp i32 %x_assign_150'
ST_8 : Operation 349 [4/4] (4.70ns)   --->   "%x_assign_s = sitofp i32 %x_assign_150" [src/conv3.cpp:43]   --->   Operation 349 'sitofp' 'x_assign_s' <Predicate = (!icmp_ln42)> <Delay = 4.70> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.57>
ST_9 : Operation 350 [1/1] (0.00ns)   --->   "%th_cast22 = zext i5 %th_1"   --->   Operation 350 'zext' 'th_cast22' <Predicate = (!icmp_ln43 & !and_ln42)> <Delay = 0.00>
ST_9 : [1/1] (0.79ns)   --->   Input mux for Operation 351 '%x_assign_2 = sitofp i32 %th_cast22'
ST_9 : Operation 351 [4/4] (4.40ns)   --->   "%x_assign_2 = sitofp i32 %th_cast22"   --->   Operation 351 'sitofp' 'x_assign_2' <Predicate = (!icmp_ln43 & !and_ln42)> <Delay = 4.40> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 352 [1/2] (1.23ns)   --->   "%conv3_weights_load_12 = load i10 %conv3_weights_addr_12" [src/conv3.cpp:42]   --->   Operation 352 'load' 'conv3_weights_load_12' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_9 : Operation 353 [1/2] (1.23ns)   --->   "%conv3_weights_load_13 = load i10 %conv3_weights_addr_13" [src/conv3.cpp:42]   --->   Operation 353 'load' 'conv3_weights_load_13' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_9 : Operation 354 [1/1] (0.78ns)   --->   "%add_ln42_14 = add i10 %trunc_ln50, i10 14" [src/conv3.cpp:42]   --->   Operation 354 'add' 'add_ln42_14' <Predicate = (!icmp_ln42)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln50_14 = zext i10 %add_ln42_14" [src/conv3.cpp:50]   --->   Operation 355 'zext' 'zext_ln50_14' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 356 [1/1] (0.00ns)   --->   "%conv3_weights_addr_14 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln50_14" [src/conv3.cpp:50]   --->   Operation 356 'getelementptr' 'conv3_weights_addr_14' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 357 [2/2] (1.23ns)   --->   "%conv3_weights_load_14 = load i10 %conv3_weights_addr_14" [src/conv3.cpp:42]   --->   Operation 357 'load' 'conv3_weights_load_14' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_9 : Operation 358 [1/1] (0.78ns)   --->   "%add_ln42_15 = add i10 %trunc_ln50, i10 15" [src/conv3.cpp:42]   --->   Operation 358 'add' 'add_ln42_15' <Predicate = (!icmp_ln42)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln50_15 = zext i10 %add_ln42_15" [src/conv3.cpp:50]   --->   Operation 359 'zext' 'zext_ln50_15' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 360 [1/1] (0.00ns)   --->   "%conv3_weights_addr_15 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln50_15" [src/conv3.cpp:50]   --->   Operation 360 'getelementptr' 'conv3_weights_addr_15' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 361 [2/2] (1.23ns)   --->   "%conv3_weights_load_15 = load i10 %conv3_weights_addr_15" [src/conv3.cpp:42]   --->   Operation 361 'load' 'conv3_weights_load_15' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_9 : Operation 362 [1/1] (0.83ns)   --->   "%add_ln51_3 = add i14 %add_ln51_2, i14 %select_ln59_1" [src/conv3.cpp:51]   --->   Operation 362 'add' 'add_ln51_3' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln51_4 = zext i14 %add_ln51_3" [src/conv3.cpp:51]   --->   Operation 363 'zext' 'zext_ln51_4' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 364 [1/1] (0.00ns)   --->   "%input_tile_addr = getelementptr i32 %input_tile, i64 0, i64 %zext_ln51_4" [src/conv3.cpp:51]   --->   Operation 364 'getelementptr' 'input_tile_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 365 [2/2] (1.23ns)   --->   "%input_tile_load = load i14 %input_tile_addr" [src/conv3.cpp:51]   --->   Operation 365 'load' 'input_tile_load' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_9 : Operation 366 [1/1] (1.46ns)   --->   "%x_assign_7_0_1 = call i32 @generic_fmin<float>, i32 %x_assign_4_0_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->src/conv3.cpp:48]   --->   Operation 366 'call' 'x_assign_7_0_1' <Predicate = (!icmp_ln42)> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 367 [1/1] (0.00ns)   --->   "%bitcast_ln317_2 = bitcast i32 %x_assign_7_0_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 367 'bitcast' 'bitcast_ln317_2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln317_2, i32 31" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:323->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 368 'bitselect' 'tmp_7' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 369 [1/1] (0.00ns)   --->   "%xs_exp_1_0_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln317_2, i32 23, i32 30" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:324->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 369 'partselect' 'xs_exp_1_0_s' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 370 [1/1] (0.00ns)   --->   "%trunc_ln371_2 = trunc i32 %bitcast_ln317_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:371->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 370 'trunc' 'trunc_ln371_2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln346_4_cast = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln371_2, i1 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 371 'bitconcatenate' 'zext_ln346_4_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln346_4 = zext i25 %zext_ln346_4_cast" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 372 'zext' 'zext_ln346_4' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln346_5 = zext i8 %xs_exp_1_0_s" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 373 'zext' 'zext_ln346_5' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 374 [1/1] (0.76ns)   --->   "%add_ln346_5 = add i9 %zext_ln346_5, i9 385" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 374 'add' 'add_ln346_5' <Predicate = (!icmp_ln42)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346_5, i32 8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 375 'bitselect' 'tmp_9' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 376 [1/1] (0.76ns)   --->   "%sub_ln18_5 = sub i8 127, i8 %xs_exp_1_0_s" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 376 'sub' 'sub_ln18_5' <Predicate = (!icmp_ln42)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln18_4 = sext i8 %sub_ln18_5" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 377 'sext' 'sext_ln18_4' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 378 [1/1] (0.39ns)   --->   "%select_ln18_7 = select i1 %tmp_9, i9 %sext_ln18_4, i9 %add_ln346_5" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 378 'select' 'select_ln18_7' <Predicate = (!icmp_ln42)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 379 [1/1] (0.00ns)   --->   "%sext_ln18_5 = sext i9 %select_ln18_7" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 379 'sext' 'sext_ln18_5' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i32 %sext_ln18_5" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 380 'zext' 'zext_ln18_2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 381 [1/1] (1.38ns)   --->   "%lshr_ln18_5 = lshr i79 %zext_ln346_4, i79 %zext_ln18_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 381 'lshr' 'lshr_ln18_5' <Predicate = (!icmp_ln42)> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 382 [1/1] (1.38ns)   --->   "%shl_ln18_5 = shl i79 %zext_ln346_4, i79 %zext_ln18_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 382 'shl' 'shl_ln18_5' <Predicate = (!icmp_ln42)> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %lshr_ln18_5, i32 24" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 383 'bitselect' 'tmp_10' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln21_2 = zext i1 %tmp_10" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 384 'zext' 'zext_ln21_2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i14 @_ssdm_op_PartSelect.i14.i79.i32.i32, i79 %shl_ln18_5, i32 24, i32 37" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 385 'partselect' 'tmp_11' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_9 : Operation 386 [1/1] (0.23ns)   --->   "%select_ln18_8 = select i1 %tmp_9, i14 %zext_ln21_2, i14 %tmp_11" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 386 'select' 'select_ln18_8' <Predicate = (!icmp_ln42)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 387 [1/1] (0.83ns)   --->   "%sub_ln59_2 = sub i14 0, i14 %select_ln18_8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 387 'sub' 'sub_ln59_2' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 388 [1/1] (0.23ns)   --->   "%select_ln59_2 = select i1 %tmp_7, i14 %sub_ln59_2, i14 %select_ln18_8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 388 'select' 'select_ln59_2' <Predicate = (!icmp_ln42)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 389 [1/2] (1.23ns)   --->   "%input_tile_load_2 = load i14 %input_tile_addr_2" [src/conv3.cpp:51]   --->   Operation 389 'load' 'input_tile_load_2' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_9 : Operation 390 [1/4] (5.19ns)   --->   "%x_assign_3_0_3 = sitofp i32 %zext_ln48_1" [src/conv3.cpp:48]   --->   Operation 390 'sitofp' 'x_assign_3_0_3' <Predicate = (!icmp_ln42)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 391 [1/1] (1.37ns)   --->   "%x_assign_4_0_3 = call i32 @generic_fmax<float>, i32 %x_assign_3_0_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv3.cpp:48]   --->   Operation 391 'call' 'x_assign_4_0_3' <Predicate = (!icmp_ln42)> <Delay = 1.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 392 [2/4] (5.19ns)   --->   "%x_assign_3_0_4 = sitofp i32 %zext_ln48_2" [src/conv3.cpp:48]   --->   Operation 392 'sitofp' 'x_assign_3_0_4' <Predicate = (!icmp_ln42)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 393 [3/4] (5.19ns)   --->   "%x_assign_s = sitofp i32 %x_assign_150" [src/conv3.cpp:43]   --->   Operation 393 'sitofp' 'x_assign_s' <Predicate = (!icmp_ln42)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 394 [3/4] (5.19ns)   --->   "%x_assign_2 = sitofp i32 %th_cast22"   --->   Operation 394 'sitofp' 'x_assign_2' <Predicate = (!icmp_ln43 & !and_ln42)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 395 [1/1] (0.00ns)   --->   "%bitcast_ln42_2 = bitcast i32 %conv3_weights_load_2" [src/conv3.cpp:42]   --->   Operation 395 'bitcast' 'bitcast_ln42_2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 396 [1/2] (1.23ns)   --->   "%conv3_weights_load_14 = load i10 %conv3_weights_addr_14" [src/conv3.cpp:42]   --->   Operation 396 'load' 'conv3_weights_load_14' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_10 : Operation 397 [1/2] (1.23ns)   --->   "%conv3_weights_load_15 = load i10 %conv3_weights_addr_15" [src/conv3.cpp:42]   --->   Operation 397 'load' 'conv3_weights_load_15' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_10 : Operation 398 [1/1] (0.78ns)   --->   "%add_ln42_16 = add i10 %trunc_ln50, i10 16" [src/conv3.cpp:42]   --->   Operation 398 'add' 'add_ln42_16' <Predicate = (!icmp_ln42)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln50_16 = zext i10 %add_ln42_16" [src/conv3.cpp:50]   --->   Operation 399 'zext' 'zext_ln50_16' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 400 [1/1] (0.00ns)   --->   "%conv3_weights_addr_16 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln50_16" [src/conv3.cpp:50]   --->   Operation 400 'getelementptr' 'conv3_weights_addr_16' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 401 [2/2] (1.23ns)   --->   "%conv3_weights_load_16 = load i10 %conv3_weights_addr_16" [src/conv3.cpp:42]   --->   Operation 401 'load' 'conv3_weights_load_16' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_10 : Operation 402 [1/1] (0.78ns)   --->   "%add_ln42_17 = add i10 %trunc_ln50, i10 17" [src/conv3.cpp:42]   --->   Operation 402 'add' 'add_ln42_17' <Predicate = (!icmp_ln42)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln50_17 = zext i10 %add_ln42_17" [src/conv3.cpp:50]   --->   Operation 403 'zext' 'zext_ln50_17' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 404 [1/1] (0.00ns)   --->   "%conv3_weights_addr_17 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln50_17" [src/conv3.cpp:50]   --->   Operation 404 'getelementptr' 'conv3_weights_addr_17' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 405 [2/2] (1.23ns)   --->   "%conv3_weights_load_17 = load i10 %conv3_weights_addr_17" [src/conv3.cpp:42]   --->   Operation 405 'load' 'conv3_weights_load_17' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_10 : Operation 406 [1/1] (0.00ns)   --->   "%th_cast22_mid1 = zext i5 %add_ln43" [src/conv3.cpp:43]   --->   Operation 406 'zext' 'th_cast22_mid1' <Predicate = (!icmp_ln42 & and_ln42)> <Delay = 0.00>
ST_10 : [1/1] (0.79ns)   --->   Input mux for Operation 407 '%x_assign_2_mid1 = sitofp i32 %th_cast22_mid1'
ST_10 : Operation 407 [4/4] (4.40ns)   --->   "%x_assign_2_mid1 = sitofp i32 %th_cast22_mid1" [src/conv3.cpp:43]   --->   Operation 407 'sitofp' 'x_assign_2_mid1' <Predicate = (!icmp_ln42 & and_ln42)> <Delay = 4.40> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 408 [1/2] (1.23ns)   --->   "%input_tile_load = load i14 %input_tile_addr" [src/conv3.cpp:51]   --->   Operation 408 'load' 'input_tile_load' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_10 : Operation 409 [1/1] (0.83ns)   --->   "%add_ln51_4 = add i14 %add_ln51_2, i14 %select_ln59_2" [src/conv3.cpp:51]   --->   Operation 409 'add' 'add_ln51_4' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln51_5 = zext i14 %add_ln51_4" [src/conv3.cpp:51]   --->   Operation 410 'zext' 'zext_ln51_5' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 411 [1/1] (0.00ns)   --->   "%input_tile_addr_1 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln51_5" [src/conv3.cpp:51]   --->   Operation 411 'getelementptr' 'input_tile_addr_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 412 [2/2] (1.23ns)   --->   "%input_tile_load_1 = load i14 %input_tile_addr_1" [src/conv3.cpp:51]   --->   Operation 412 'load' 'input_tile_load_1' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_10 : [1/1] (1.31ns)   --->   Input mux for Operation 413 '%mul_0_2 = fmul i32 %bitcast_ln42_2, i32 %input_tile_load_2'
ST_10 : Operation 413 [3/3] (5.69ns)   --->   "%mul_0_2 = fmul i32 %bitcast_ln42_2, i32 %input_tile_load_2" [src/conv3.cpp:50]   --->   Operation 413 'fmul' 'mul_0_2' <Predicate = (!icmp_ln42)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 414 [1/1] (1.46ns)   --->   "%x_assign_7_0_3 = call i32 @generic_fmin<float>, i32 %x_assign_4_0_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->src/conv3.cpp:48]   --->   Operation 414 'call' 'x_assign_7_0_3' <Predicate = (!icmp_ln42)> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 415 [1/1] (0.00ns)   --->   "%bitcast_ln317_4 = bitcast i32 %x_assign_7_0_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 415 'bitcast' 'bitcast_ln317_4' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 416 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln317_4, i32 31" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:323->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 416 'bitselect' 'tmp_16' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 417 [1/1] (0.00ns)   --->   "%xs_exp_1_0_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln317_4, i32 23, i32 30" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:324->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 417 'partselect' 'xs_exp_1_0_2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 418 [1/1] (0.00ns)   --->   "%trunc_ln371_4 = trunc i32 %bitcast_ln317_4" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:371->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 418 'trunc' 'trunc_ln371_4' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 419 [1/1] (0.00ns)   --->   "%zext_ln346_8_cast = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln371_4, i1 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 419 'bitconcatenate' 'zext_ln346_8_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln346_8 = zext i25 %zext_ln346_8_cast" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 420 'zext' 'zext_ln346_8' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 421 [1/1] (0.00ns)   --->   "%zext_ln346_9 = zext i8 %xs_exp_1_0_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 421 'zext' 'zext_ln346_9' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 422 [1/1] (0.76ns)   --->   "%add_ln346_7 = add i9 %zext_ln346_9, i9 385" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 422 'add' 'add_ln346_7' <Predicate = (!icmp_ln42)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 423 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346_7, i32 8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 423 'bitselect' 'tmp_17' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 424 [1/1] (0.76ns)   --->   "%sub_ln18_7 = sub i8 127, i8 %xs_exp_1_0_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 424 'sub' 'sub_ln18_7' <Predicate = (!icmp_ln42)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 425 [1/1] (0.00ns)   --->   "%sext_ln18_8 = sext i8 %sub_ln18_7" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 425 'sext' 'sext_ln18_8' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 426 [1/1] (0.39ns)   --->   "%select_ln18_11 = select i1 %tmp_17, i9 %sext_ln18_8, i9 %add_ln346_7" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 426 'select' 'select_ln18_11' <Predicate = (!icmp_ln42)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 427 [1/1] (0.00ns)   --->   "%sext_ln18_9 = sext i9 %select_ln18_11" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 427 'sext' 'sext_ln18_9' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln18_4 = zext i32 %sext_ln18_9" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 428 'zext' 'zext_ln18_4' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 429 [1/1] (1.38ns)   --->   "%lshr_ln18_7 = lshr i79 %zext_ln346_8, i79 %zext_ln18_4" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 429 'lshr' 'lshr_ln18_7' <Predicate = (!icmp_ln42)> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 430 [1/1] (1.38ns)   --->   "%shl_ln18_7 = shl i79 %zext_ln346_8, i79 %zext_ln18_4" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 430 'shl' 'shl_ln18_7' <Predicate = (!icmp_ln42)> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %lshr_ln18_7, i32 24" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 431 'bitselect' 'tmp_18' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln21_4 = zext i1 %tmp_18" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 432 'zext' 'zext_ln21_4' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i14 @_ssdm_op_PartSelect.i14.i79.i32.i32, i79 %shl_ln18_7, i32 24, i32 37" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 433 'partselect' 'tmp_19' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_10 : Operation 434 [1/1] (0.23ns)   --->   "%select_ln18_12 = select i1 %tmp_17, i14 %zext_ln21_4, i14 %tmp_19" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 434 'select' 'select_ln18_12' <Predicate = (!icmp_ln42)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 435 [1/1] (0.83ns)   --->   "%sub_ln59_4 = sub i14 0, i14 %select_ln18_12" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 435 'sub' 'sub_ln59_4' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 436 [1/1] (0.23ns)   --->   "%select_ln59_4 = select i1 %tmp_16, i14 %sub_ln59_4, i14 %select_ln18_12" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 436 'select' 'select_ln59_4' <Predicate = (!icmp_ln42)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 437 [1/4] (5.19ns)   --->   "%x_assign_3_0_4 = sitofp i32 %zext_ln48_2" [src/conv3.cpp:48]   --->   Operation 437 'sitofp' 'x_assign_3_0_4' <Predicate = (!icmp_ln42)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 438 [1/1] (1.37ns)   --->   "%x_assign_4_0_4 = call i32 @generic_fmax<float>, i32 %x_assign_3_0_4" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv3.cpp:48]   --->   Operation 438 'call' 'x_assign_4_0_4' <Predicate = (!icmp_ln42)> <Delay = 1.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 439 [2/4] (5.19ns)   --->   "%x_assign_s = sitofp i32 %x_assign_150" [src/conv3.cpp:43]   --->   Operation 439 'sitofp' 'x_assign_s' <Predicate = (!icmp_ln42)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 440 [2/4] (5.19ns)   --->   "%x_assign_2 = sitofp i32 %th_cast22"   --->   Operation 440 'sitofp' 'x_assign_2' <Predicate = (!icmp_ln43 & !and_ln42)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 441 [1/1] (0.00ns)   --->   "%bitcast_ln42 = bitcast i32 %conv3_weights_load" [src/conv3.cpp:42]   --->   Operation 441 'bitcast' 'bitcast_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 442 [1/2] (1.23ns)   --->   "%conv3_weights_load_16 = load i10 %conv3_weights_addr_16" [src/conv3.cpp:42]   --->   Operation 442 'load' 'conv3_weights_load_16' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_11 : Operation 443 [1/2] (1.23ns)   --->   "%conv3_weights_load_17 = load i10 %conv3_weights_addr_17" [src/conv3.cpp:42]   --->   Operation 443 'load' 'conv3_weights_load_17' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_11 : Operation 444 [1/1] (0.78ns)   --->   "%add_ln42_18 = add i10 %trunc_ln50, i10 18" [src/conv3.cpp:42]   --->   Operation 444 'add' 'add_ln42_18' <Predicate = (!icmp_ln42)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln50_18 = zext i10 %add_ln42_18" [src/conv3.cpp:50]   --->   Operation 445 'zext' 'zext_ln50_18' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 446 [1/1] (0.00ns)   --->   "%conv3_weights_addr_18 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln50_18" [src/conv3.cpp:50]   --->   Operation 446 'getelementptr' 'conv3_weights_addr_18' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 447 [2/2] (1.23ns)   --->   "%conv3_weights_load_18 = load i10 %conv3_weights_addr_18" [src/conv3.cpp:42]   --->   Operation 447 'load' 'conv3_weights_load_18' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_11 : Operation 448 [1/1] (0.78ns)   --->   "%add_ln42_19 = add i10 %trunc_ln50, i10 19" [src/conv3.cpp:42]   --->   Operation 448 'add' 'add_ln42_19' <Predicate = (!icmp_ln42)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 449 [1/1] (0.00ns)   --->   "%zext_ln50_19 = zext i10 %add_ln42_19" [src/conv3.cpp:50]   --->   Operation 449 'zext' 'zext_ln50_19' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 450 [1/1] (0.00ns)   --->   "%conv3_weights_addr_19 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln50_19" [src/conv3.cpp:50]   --->   Operation 450 'getelementptr' 'conv3_weights_addr_19' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 451 [2/2] (1.23ns)   --->   "%conv3_weights_load_19 = load i10 %conv3_weights_addr_19" [src/conv3.cpp:42]   --->   Operation 451 'load' 'conv3_weights_load_19' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_11 : Operation 452 [3/4] (5.19ns)   --->   "%x_assign_2_mid1 = sitofp i32 %th_cast22_mid1" [src/conv3.cpp:43]   --->   Operation 452 'sitofp' 'x_assign_2_mid1' <Predicate = (!icmp_ln42 & and_ln42)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_11 : [1/1] (1.31ns)   --->   Input mux for Operation 453 '%mul = fmul i32 %bitcast_ln42, i32 %input_tile_load'
ST_11 : Operation 453 [3/3] (5.69ns)   --->   "%mul = fmul i32 %bitcast_ln42, i32 %input_tile_load" [src/conv3.cpp:50]   --->   Operation 453 'fmul' 'mul' <Predicate = (!icmp_ln42)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 454 [1/2] (1.23ns)   --->   "%input_tile_load_1 = load i14 %input_tile_addr_1" [src/conv3.cpp:51]   --->   Operation 454 'load' 'input_tile_load_1' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_11 : Operation 455 [2/3] (7.01ns)   --->   "%mul_0_2 = fmul i32 %bitcast_ln42_2, i32 %input_tile_load_2" [src/conv3.cpp:50]   --->   Operation 455 'fmul' 'mul_0_2' <Predicate = (!icmp_ln42)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 456 [1/1] (0.83ns)   --->   "%add_ln51_6 = add i14 %add_ln51_2, i14 %select_ln59_4" [src/conv3.cpp:51]   --->   Operation 456 'add' 'add_ln51_6' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln51_7 = zext i14 %add_ln51_6" [src/conv3.cpp:51]   --->   Operation 457 'zext' 'zext_ln51_7' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 458 [1/1] (0.00ns)   --->   "%input_tile_addr_3 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln51_7" [src/conv3.cpp:51]   --->   Operation 458 'getelementptr' 'input_tile_addr_3' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 459 [2/2] (1.23ns)   --->   "%input_tile_load_3 = load i14 %input_tile_addr_3" [src/conv3.cpp:51]   --->   Operation 459 'load' 'input_tile_load_3' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_11 : Operation 460 [1/1] (1.46ns)   --->   "%x_assign_7_0_4 = call i32 @generic_fmin<float>, i32 %x_assign_4_0_4" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->src/conv3.cpp:48]   --->   Operation 460 'call' 'x_assign_7_0_4' <Predicate = (!icmp_ln42)> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 461 [1/1] (0.00ns)   --->   "%bitcast_ln317_5 = bitcast i32 %x_assign_7_0_4" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 461 'bitcast' 'bitcast_ln317_5' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 462 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln317_5, i32 31" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:323->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 462 'bitselect' 'tmp_20' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 463 [1/1] (0.00ns)   --->   "%xs_exp_1_0_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln317_5, i32 23, i32 30" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:324->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 463 'partselect' 'xs_exp_1_0_3' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 464 [1/1] (0.00ns)   --->   "%trunc_ln371_5 = trunc i32 %bitcast_ln317_5" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:371->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 464 'trunc' 'trunc_ln371_5' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln346_10_cast = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln371_5, i1 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 465 'bitconcatenate' 'zext_ln346_10_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 466 [1/1] (0.00ns)   --->   "%zext_ln346_10 = zext i25 %zext_ln346_10_cast" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 466 'zext' 'zext_ln346_10' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln346_11 = zext i8 %xs_exp_1_0_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 467 'zext' 'zext_ln346_11' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 468 [1/1] (0.76ns)   --->   "%add_ln346_8 = add i9 %zext_ln346_11, i9 385" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 468 'add' 'add_ln346_8' <Predicate = (!icmp_ln42)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 469 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346_8, i32 8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 469 'bitselect' 'tmp_21' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 470 [1/1] (0.76ns)   --->   "%sub_ln18_8 = sub i8 127, i8 %xs_exp_1_0_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 470 'sub' 'sub_ln18_8' <Predicate = (!icmp_ln42)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 471 [1/1] (0.00ns)   --->   "%sext_ln18_10 = sext i8 %sub_ln18_8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 471 'sext' 'sext_ln18_10' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 472 [1/1] (0.39ns)   --->   "%select_ln18_13 = select i1 %tmp_21, i9 %sext_ln18_10, i9 %add_ln346_8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 472 'select' 'select_ln18_13' <Predicate = (!icmp_ln42)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 473 [1/1] (0.00ns)   --->   "%sext_ln18_11 = sext i9 %select_ln18_13" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 473 'sext' 'sext_ln18_11' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln18_5 = zext i32 %sext_ln18_11" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 474 'zext' 'zext_ln18_5' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 475 [1/1] (1.38ns)   --->   "%lshr_ln18_8 = lshr i79 %zext_ln346_10, i79 %zext_ln18_5" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 475 'lshr' 'lshr_ln18_8' <Predicate = (!icmp_ln42)> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 476 [1/1] (1.38ns)   --->   "%shl_ln18_8 = shl i79 %zext_ln346_10, i79 %zext_ln18_5" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 476 'shl' 'shl_ln18_8' <Predicate = (!icmp_ln42)> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 477 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %lshr_ln18_8, i32 24" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 477 'bitselect' 'tmp_23' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln21_5 = zext i1 %tmp_23" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 478 'zext' 'zext_ln21_5' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 479 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i14 @_ssdm_op_PartSelect.i14.i79.i32.i32, i79 %shl_ln18_8, i32 24, i32 37" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 479 'partselect' 'tmp_22' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : Operation 480 [1/1] (0.23ns)   --->   "%select_ln18_14 = select i1 %tmp_21, i14 %zext_ln21_5, i14 %tmp_22" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 480 'select' 'select_ln18_14' <Predicate = (!icmp_ln42)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 481 [1/1] (0.83ns)   --->   "%sub_ln59_5 = sub i14 0, i14 %select_ln18_14" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 481 'sub' 'sub_ln59_5' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 482 [1/1] (0.23ns)   --->   "%select_ln59_5 = select i1 %tmp_20, i14 %sub_ln59_5, i14 %select_ln18_14" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:48]   --->   Operation 482 'select' 'select_ln59_5' <Predicate = (!icmp_ln42)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 483 [1/4] (5.19ns)   --->   "%x_assign_s = sitofp i32 %x_assign_150" [src/conv3.cpp:43]   --->   Operation 483 'sitofp' 'x_assign_s' <Predicate = (!icmp_ln42)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 484 [1/1] (1.37ns)   --->   "%x_assign_1_1 = call i32 @generic_fmax<float>, i32 %x_assign_s" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv3.cpp:47]   --->   Operation 484 'call' 'x_assign_1_1' <Predicate = (!icmp_ln42)> <Delay = 1.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 485 [1/1] (0.78ns)   --->   "%empty_130 = add i5 %select_ln43_1, i5 1" [src/conv3.cpp:43]   --->   Operation 485 'add' 'empty_130' <Predicate = (!icmp_ln42)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 486 [1/1] (0.00ns)   --->   "%p_cast25 = zext i5 %empty_130" [src/conv3.cpp:43]   --->   Operation 486 'zext' 'p_cast25' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_11 : [1/1] (0.79ns)   --->   Input mux for Operation 487 '%x_assign_3 = sitofp i32 %p_cast25'
ST_11 : Operation 487 [4/4] (4.40ns)   --->   "%x_assign_3 = sitofp i32 %p_cast25" [src/conv3.cpp:43]   --->   Operation 487 'sitofp' 'x_assign_3' <Predicate = (!icmp_ln42)> <Delay = 4.40> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.01>
ST_12 : Operation 488 [1/4] (5.19ns)   --->   "%x_assign_2 = sitofp i32 %th_cast22"   --->   Operation 488 'sitofp' 'x_assign_2' <Predicate = (!icmp_ln43 & !and_ln42)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 489 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 489 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 490 [1/1] (0.83ns)   --->   "%add_ln42_25 = add i14 %indvar_flatten68_load, i14 1" [src/conv3.cpp:42]   --->   Operation 490 'add' 'add_ln42_25' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 491 [1/1] (0.00ns)   --->   "%bitcast_ln42_1 = bitcast i32 %conv3_weights_load_1" [src/conv3.cpp:42]   --->   Operation 491 'bitcast' 'bitcast_ln42_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 492 [1/2] (1.23ns)   --->   "%conv3_weights_load_18 = load i10 %conv3_weights_addr_18" [src/conv3.cpp:42]   --->   Operation 492 'load' 'conv3_weights_load_18' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_12 : Operation 493 [1/2] (1.23ns)   --->   "%conv3_weights_load_19 = load i10 %conv3_weights_addr_19" [src/conv3.cpp:42]   --->   Operation 493 'load' 'conv3_weights_load_19' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_12 : Operation 494 [1/1] (0.78ns)   --->   "%add_ln42_20 = add i10 %trunc_ln50, i10 20" [src/conv3.cpp:42]   --->   Operation 494 'add' 'add_ln42_20' <Predicate = (!icmp_ln42)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln50_20 = zext i10 %add_ln42_20" [src/conv3.cpp:50]   --->   Operation 495 'zext' 'zext_ln50_20' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 496 [1/1] (0.00ns)   --->   "%conv3_weights_addr_20 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln50_20" [src/conv3.cpp:50]   --->   Operation 496 'getelementptr' 'conv3_weights_addr_20' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 497 [2/2] (1.23ns)   --->   "%conv3_weights_load_20 = load i10 %conv3_weights_addr_20" [src/conv3.cpp:42]   --->   Operation 497 'load' 'conv3_weights_load_20' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_12 : Operation 498 [1/1] (0.78ns)   --->   "%add_ln42_21 = add i10 %trunc_ln50, i10 21" [src/conv3.cpp:42]   --->   Operation 498 'add' 'add_ln42_21' <Predicate = (!icmp_ln42)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 499 [1/1] (0.00ns)   --->   "%zext_ln50_21 = zext i10 %add_ln42_21" [src/conv3.cpp:50]   --->   Operation 499 'zext' 'zext_ln50_21' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 500 [1/1] (0.00ns)   --->   "%conv3_weights_addr_21 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln50_21" [src/conv3.cpp:50]   --->   Operation 500 'getelementptr' 'conv3_weights_addr_21' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 501 [2/2] (1.23ns)   --->   "%conv3_weights_load_21 = load i10 %conv3_weights_addr_21" [src/conv3.cpp:42]   --->   Operation 501 'load' 'conv3_weights_load_21' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_12 : Operation 502 [2/4] (5.19ns)   --->   "%x_assign_2_mid1 = sitofp i32 %th_cast22_mid1" [src/conv3.cpp:43]   --->   Operation 502 'sitofp' 'x_assign_2_mid1' <Predicate = (!icmp_ln42 & and_ln42)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 503 [2/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln42, i32 %input_tile_load" [src/conv3.cpp:50]   --->   Operation 503 'fmul' 'mul' <Predicate = (!icmp_ln42)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (1.31ns)   --->   Input mux for Operation 504 '%mul_0_1 = fmul i32 %bitcast_ln42_1, i32 %input_tile_load_1'
ST_12 : Operation 504 [3/3] (5.69ns)   --->   "%mul_0_1 = fmul i32 %bitcast_ln42_1, i32 %input_tile_load_1" [src/conv3.cpp:50]   --->   Operation 504 'fmul' 'mul_0_1' <Predicate = (!icmp_ln42)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 505 [1/3] (7.01ns)   --->   "%mul_0_2 = fmul i32 %bitcast_ln42_2, i32 %input_tile_load_2" [src/conv3.cpp:50]   --->   Operation 505 'fmul' 'mul_0_2' <Predicate = (!icmp_ln42)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 506 [1/2] (1.23ns)   --->   "%input_tile_load_3 = load i14 %input_tile_addr_3" [src/conv3.cpp:51]   --->   Operation 506 'load' 'input_tile_load_3' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_12 : Operation 507 [1/1] (0.83ns)   --->   "%add_ln51_7 = add i14 %add_ln51_2, i14 %select_ln59_5" [src/conv3.cpp:51]   --->   Operation 507 'add' 'add_ln51_7' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln51_8 = zext i14 %add_ln51_7" [src/conv3.cpp:51]   --->   Operation 508 'zext' 'zext_ln51_8' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 509 [1/1] (0.00ns)   --->   "%input_tile_addr_4 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln51_8" [src/conv3.cpp:51]   --->   Operation 509 'getelementptr' 'input_tile_addr_4' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 510 [2/2] (1.23ns)   --->   "%input_tile_load_4 = load i14 %input_tile_addr_4" [src/conv3.cpp:51]   --->   Operation 510 'load' 'input_tile_load_4' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_12 : Operation 511 [1/1] (1.46ns)   --->   "%x_assign_6_1 = call i32 @generic_fmin<float>, i32 %x_assign_1_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->src/conv3.cpp:47]   --->   Operation 511 'call' 'x_assign_6_1' <Predicate = (!icmp_ln42)> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 512 [1/1] (0.00ns)   --->   "%bitcast_ln317_6 = bitcast i32 %x_assign_6_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 512 'bitcast' 'bitcast_ln317_6' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node add_ln51_8)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln317_6, i32 31" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:323->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 513 'bitselect' 'tmp_25' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 514 [1/1] (0.00ns)   --->   "%xs_exp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln317_6, i32 23, i32 30" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:324->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 514 'partselect' 'xs_exp_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 515 [1/1] (0.00ns)   --->   "%trunc_ln371_6 = trunc i32 %bitcast_ln317_6" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:371->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 515 'trunc' 'trunc_ln371_6' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 516 [1/1] (0.00ns)   --->   "%zext_ln346_12_cast = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln371_6, i1 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 516 'bitconcatenate' 'zext_ln346_12_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln346_12 = zext i25 %zext_ln346_12_cast" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 517 'zext' 'zext_ln346_12' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 518 [1/1] (0.00ns)   --->   "%zext_ln346_13 = zext i8 %xs_exp_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 518 'zext' 'zext_ln346_13' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 519 [1/1] (0.76ns)   --->   "%add_ln346_9 = add i9 %zext_ln346_13, i9 385" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 519 'add' 'add_ln346_9' <Predicate = (!icmp_ln42)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 520 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346_9, i32 8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 520 'bitselect' 'tmp_26' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 521 [1/1] (0.76ns)   --->   "%sub_ln18_9 = sub i8 127, i8 %xs_exp_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 521 'sub' 'sub_ln18_9' <Predicate = (!icmp_ln42)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 522 [1/1] (0.00ns)   --->   "%sext_ln18_12 = sext i8 %sub_ln18_9" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 522 'sext' 'sext_ln18_12' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 523 [1/1] (0.39ns)   --->   "%select_ln18_1 = select i1 %tmp_26, i9 %sext_ln18_12, i9 %add_ln346_9" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 523 'select' 'select_ln18_1' <Predicate = (!icmp_ln42)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 524 [1/1] (0.00ns)   --->   "%sext_ln18_13 = sext i9 %select_ln18_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 524 'sext' 'sext_ln18_13' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 525 [1/1] (0.00ns)   --->   "%zext_ln18_6 = zext i32 %sext_ln18_13" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 525 'zext' 'zext_ln18_6' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 526 [1/1] (1.38ns)   --->   "%lshr_ln18_9 = lshr i79 %zext_ln346_12, i79 %zext_ln18_6" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 526 'lshr' 'lshr_ln18_9' <Predicate = (!icmp_ln42)> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 527 [1/1] (1.38ns)   --->   "%shl_ln18_9 = shl i79 %zext_ln346_12, i79 %zext_ln18_6" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 527 'shl' 'shl_ln18_9' <Predicate = (!icmp_ln42)> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 528 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %lshr_ln18_9, i32 24" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 528 'bitselect' 'tmp_28' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 529 [1/1] (0.00ns)   --->   "%zext_ln21_6 = zext i1 %tmp_28" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 529 'zext' 'zext_ln21_6' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 530 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i10 @_ssdm_op_PartSelect.i10.i79.i32.i32, i79 %shl_ln18_9, i32 24, i32 33" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 530 'partselect' 'tmp_24' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 531 [1/1] (0.40ns)   --->   "%select_ln18_15 = select i1 %tmp_26, i10 %zext_ln21_6, i10 %tmp_24" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 531 'select' 'select_ln18_15' <Predicate = (!icmp_ln42)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 532 [1/1] (0.78ns)   --->   "%sub_ln59_6 = sub i10 0, i10 %select_ln18_15" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 532 'sub' 'sub_ln59_6' <Predicate = (!icmp_ln42)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node add_ln51_8)   --->   "%select_ln59_6 = select i1 %tmp_25, i10 %sub_ln59_6, i10 %select_ln18_15" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 533 'select' 'select_ln59_6' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node add_ln51_8)   --->   "%zext_ln51_9 = zext i10 %select_ln59_6" [src/conv3.cpp:51]   --->   Operation 534 'zext' 'zext_ln51_9' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 535 [1/1] (0.79ns) (out node of the LUT)   --->   "%add_ln51_8 = add i12 %zext_ln42, i12 %zext_ln51_9" [src/conv3.cpp:51]   --->   Operation 535 'add' 'add_ln51_8' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 536 [1/1] (0.00ns)   --->   "%zext_ln51_10 = zext i12 %add_ln51_8" [src/conv3.cpp:51]   --->   Operation 536 'zext' 'zext_ln51_10' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 537 [1/1] (0.00ns)   --->   "%trunc_ln51_1 = trunc i12 %add_ln51_8" [src/conv3.cpp:51]   --->   Operation 537 'trunc' 'trunc_ln51_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 538 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %trunc_ln51_1, i4 0" [src/conv3.cpp:51]   --->   Operation 538 'bitconcatenate' 'p_shl6' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : Operation 539 [1/1] (0.83ns)   --->   "%add_ln51_9 = add i14 %p_shl6, i14 %zext_ln51_10" [src/conv3.cpp:51]   --->   Operation 539 'add' 'add_ln51_9' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 540 [3/4] (5.19ns)   --->   "%x_assign_3 = sitofp i32 %p_cast25" [src/conv3.cpp:43]   --->   Operation 540 'sitofp' 'x_assign_3' <Predicate = (!icmp_ln42)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 541 [1/1] (0.78ns)   --->   "%empty_131 = add i5 %select_ln43_1, i5 2" [src/conv3.cpp:43]   --->   Operation 541 'add' 'empty_131' <Predicate = (!icmp_ln42)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 542 [1/1] (0.00ns)   --->   "%p_cast26 = zext i5 %empty_131" [src/conv3.cpp:43]   --->   Operation 542 'zext' 'p_cast26' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_12 : [1/1] (0.79ns)   --->   Input mux for Operation 543 '%x_assign_4 = sitofp i32 %p_cast26'
ST_12 : Operation 543 [4/4] (4.40ns)   --->   "%x_assign_4 = sitofp i32 %p_cast26" [src/conv3.cpp:43]   --->   Operation 543 'sitofp' 'x_assign_4' <Predicate = (!icmp_ln42)> <Delay = 4.40> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 544 [1/1] (0.42ns)   --->   "%store_ln44 = store i14 %add_ln42_25, i14 %indvar_flatten68" [src/conv3.cpp:44]   --->   Operation 544 'store' 'store_ln44' <Predicate = (!icmp_ln42)> <Delay = 0.42>

State 13 <SV = 12> <Delay = 7.01>
ST_13 : Operation 545 [1/1] (0.00ns)   --->   "%bitcast_ln42_3 = bitcast i32 %conv3_weights_load_3" [src/conv3.cpp:42]   --->   Operation 545 'bitcast' 'bitcast_ln42_3' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 546 [1/2] (1.23ns)   --->   "%conv3_weights_load_20 = load i10 %conv3_weights_addr_20" [src/conv3.cpp:42]   --->   Operation 546 'load' 'conv3_weights_load_20' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_13 : Operation 547 [1/2] (1.23ns)   --->   "%conv3_weights_load_21 = load i10 %conv3_weights_addr_21" [src/conv3.cpp:42]   --->   Operation 547 'load' 'conv3_weights_load_21' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_13 : Operation 548 [1/1] (0.78ns)   --->   "%add_ln42_22 = add i10 %trunc_ln50, i10 22" [src/conv3.cpp:42]   --->   Operation 548 'add' 'add_ln42_22' <Predicate = (!icmp_ln42)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 549 [1/1] (0.00ns)   --->   "%zext_ln50_22 = zext i10 %add_ln42_22" [src/conv3.cpp:50]   --->   Operation 549 'zext' 'zext_ln50_22' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 550 [1/1] (0.00ns)   --->   "%conv3_weights_addr_22 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln50_22" [src/conv3.cpp:50]   --->   Operation 550 'getelementptr' 'conv3_weights_addr_22' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 551 [2/2] (1.23ns)   --->   "%conv3_weights_load_22 = load i10 %conv3_weights_addr_22" [src/conv3.cpp:42]   --->   Operation 551 'load' 'conv3_weights_load_22' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_13 : Operation 552 [1/1] (0.78ns)   --->   "%add_ln42_23 = add i10 %trunc_ln50, i10 23" [src/conv3.cpp:42]   --->   Operation 552 'add' 'add_ln42_23' <Predicate = (!icmp_ln42)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 553 [1/1] (0.00ns)   --->   "%zext_ln50_23 = zext i10 %add_ln42_23" [src/conv3.cpp:50]   --->   Operation 553 'zext' 'zext_ln50_23' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 554 [1/1] (0.00ns)   --->   "%conv3_weights_addr_23 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln50_23" [src/conv3.cpp:50]   --->   Operation 554 'getelementptr' 'conv3_weights_addr_23' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 555 [2/2] (1.23ns)   --->   "%conv3_weights_load_23 = load i10 %conv3_weights_addr_23" [src/conv3.cpp:42]   --->   Operation 555 'load' 'conv3_weights_load_23' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_13 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node select_ln43_2)   --->   "%select_ln42_2 = select i1 %icmp_ln43, i32 0, i32 %x_assign_2" [src/conv3.cpp:42]   --->   Operation 556 'select' 'select_ln42_2' <Predicate = (!icmp_ln42 & !and_ln42)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 557 [1/4] (5.19ns)   --->   "%x_assign_2_mid1 = sitofp i32 %th_cast22_mid1" [src/conv3.cpp:43]   --->   Operation 557 'sitofp' 'x_assign_2_mid1' <Predicate = (!icmp_ln42 & and_ln42)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 558 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln43_2 = select i1 %and_ln42, i32 %x_assign_2_mid1, i32 %select_ln42_2" [src/conv3.cpp:43]   --->   Operation 558 'select' 'select_ln43_2' <Predicate = (!icmp_ln42)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 559 [1/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln42, i32 %input_tile_load" [src/conv3.cpp:50]   --->   Operation 559 'fmul' 'mul' <Predicate = (!icmp_ln42)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 560 [2/3] (7.01ns)   --->   "%mul_0_1 = fmul i32 %bitcast_ln42_1, i32 %input_tile_load_1" [src/conv3.cpp:50]   --->   Operation 560 'fmul' 'mul_0_1' <Predicate = (!icmp_ln42)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (1.31ns)   --->   Input mux for Operation 561 '%mul_0_3 = fmul i32 %bitcast_ln42_3, i32 %input_tile_load_3'
ST_13 : Operation 561 [3/3] (5.69ns)   --->   "%mul_0_3 = fmul i32 %bitcast_ln42_3, i32 %input_tile_load_3" [src/conv3.cpp:50]   --->   Operation 561 'fmul' 'mul_0_3' <Predicate = (!icmp_ln42)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 562 [1/2] (1.23ns)   --->   "%input_tile_load_4 = load i14 %input_tile_addr_4" [src/conv3.cpp:51]   --->   Operation 562 'load' 'input_tile_load_4' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_13 : Operation 563 [1/1] (0.83ns)   --->   "%add_ln51_10 = add i14 %add_ln51_9, i14 %select_ln59_1" [src/conv3.cpp:51]   --->   Operation 563 'add' 'add_ln51_10' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 564 [1/1] (0.00ns)   --->   "%zext_ln51_11 = zext i14 %add_ln51_10" [src/conv3.cpp:51]   --->   Operation 564 'zext' 'zext_ln51_11' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 565 [1/1] (0.00ns)   --->   "%input_tile_addr_5 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln51_11" [src/conv3.cpp:51]   --->   Operation 565 'getelementptr' 'input_tile_addr_5' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 566 [1/1] (0.83ns)   --->   "%add_ln51_11 = add i14 %add_ln51_9, i14 %select_ln59_2" [src/conv3.cpp:51]   --->   Operation 566 'add' 'add_ln51_11' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 567 [1/1] (0.00ns)   --->   "%zext_ln51_12 = zext i14 %add_ln51_11" [src/conv3.cpp:51]   --->   Operation 567 'zext' 'zext_ln51_12' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 568 [1/1] (0.00ns)   --->   "%input_tile_addr_6 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln51_12" [src/conv3.cpp:51]   --->   Operation 568 'getelementptr' 'input_tile_addr_6' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 569 [2/2] (1.23ns)   --->   "%input_tile_load_5 = load i14 %input_tile_addr_5" [src/conv3.cpp:51]   --->   Operation 569 'load' 'input_tile_load_5' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_13 : Operation 570 [2/2] (1.23ns)   --->   "%input_tile_load_6 = load i14 %input_tile_addr_6" [src/conv3.cpp:51]   --->   Operation 570 'load' 'input_tile_load_6' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_13 : Operation 571 [1/1] (1.37ns)   --->   "%x_assign_1_2 = call i32 @generic_fmax<float>, i32 %select_ln43_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv3.cpp:47]   --->   Operation 571 'call' 'x_assign_1_2' <Predicate = (!icmp_ln42)> <Delay = 1.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 572 [2/4] (5.19ns)   --->   "%x_assign_3 = sitofp i32 %p_cast25" [src/conv3.cpp:43]   --->   Operation 572 'sitofp' 'x_assign_3' <Predicate = (!icmp_ln42)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 573 [3/4] (5.19ns)   --->   "%x_assign_4 = sitofp i32 %p_cast26" [src/conv3.cpp:43]   --->   Operation 573 'sitofp' 'x_assign_4' <Predicate = (!icmp_ln42)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.01>
ST_14 : Operation 574 [1/1] (0.00ns)   --->   "%bitcast_ln42_4 = bitcast i32 %conv3_weights_load_4" [src/conv3.cpp:42]   --->   Operation 574 'bitcast' 'bitcast_ln42_4' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 575 [1/2] (1.23ns)   --->   "%conv3_weights_load_22 = load i10 %conv3_weights_addr_22" [src/conv3.cpp:42]   --->   Operation 575 'load' 'conv3_weights_load_22' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_14 : Operation 576 [1/2] (1.23ns)   --->   "%conv3_weights_load_23 = load i10 %conv3_weights_addr_23" [src/conv3.cpp:42]   --->   Operation 576 'load' 'conv3_weights_load_23' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_14 : Operation 577 [1/1] (0.78ns)   --->   "%add_ln42_24 = add i10 %trunc_ln50, i10 24" [src/conv3.cpp:42]   --->   Operation 577 'add' 'add_ln42_24' <Predicate = (!icmp_ln42)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 578 [1/1] (0.00ns)   --->   "%zext_ln50_24 = zext i10 %add_ln42_24" [src/conv3.cpp:50]   --->   Operation 578 'zext' 'zext_ln50_24' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 579 [1/1] (0.00ns)   --->   "%conv3_weights_addr_24 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln50_24" [src/conv3.cpp:50]   --->   Operation 579 'getelementptr' 'conv3_weights_addr_24' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 580 [2/2] (1.23ns)   --->   "%conv3_weights_load_24 = load i10 %conv3_weights_addr_24" [src/conv3.cpp:42]   --->   Operation 580 'load' 'conv3_weights_load_24' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_14 : [1/1] (1.31ns)   --->   Input mux for Operation 581 '%add = fadd i32 %layer3_output_tile_load, i32 %mul'
ST_14 : Operation 581 [4/4] (5.12ns)   --->   "%add = fadd i32 %layer3_output_tile_load, i32 %mul" [src/conv3.cpp:49]   --->   Operation 581 'fadd' 'add' <Predicate = (!icmp_ln42)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 582 [1/3] (7.01ns)   --->   "%mul_0_1 = fmul i32 %bitcast_ln42_1, i32 %input_tile_load_1" [src/conv3.cpp:50]   --->   Operation 582 'fmul' 'mul_0_1' <Predicate = (!icmp_ln42)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 583 [2/3] (7.01ns)   --->   "%mul_0_3 = fmul i32 %bitcast_ln42_3, i32 %input_tile_load_3" [src/conv3.cpp:50]   --->   Operation 583 'fmul' 'mul_0_3' <Predicate = (!icmp_ln42)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (1.31ns)   --->   Input mux for Operation 584 '%mul_0_4 = fmul i32 %bitcast_ln42_4, i32 %input_tile_load_4'
ST_14 : Operation 584 [3/3] (5.69ns)   --->   "%mul_0_4 = fmul i32 %bitcast_ln42_4, i32 %input_tile_load_4" [src/conv3.cpp:50]   --->   Operation 584 'fmul' 'mul_0_4' <Predicate = (!icmp_ln42)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 585 [1/1] (0.83ns)   --->   "%add_ln51_12 = add i14 %add_ln51_9, i14 %select_ln59_3" [src/conv3.cpp:51]   --->   Operation 585 'add' 'add_ln51_12' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 586 [1/1] (0.00ns)   --->   "%zext_ln51_13 = zext i14 %add_ln51_12" [src/conv3.cpp:51]   --->   Operation 586 'zext' 'zext_ln51_13' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 587 [1/1] (0.00ns)   --->   "%input_tile_addr_7 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln51_13" [src/conv3.cpp:51]   --->   Operation 587 'getelementptr' 'input_tile_addr_7' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 588 [1/1] (0.83ns)   --->   "%add_ln51_13 = add i14 %add_ln51_9, i14 %select_ln59_4" [src/conv3.cpp:51]   --->   Operation 588 'add' 'add_ln51_13' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 589 [1/1] (0.00ns)   --->   "%zext_ln51_14 = zext i14 %add_ln51_13" [src/conv3.cpp:51]   --->   Operation 589 'zext' 'zext_ln51_14' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 590 [1/1] (0.00ns)   --->   "%input_tile_addr_8 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln51_14" [src/conv3.cpp:51]   --->   Operation 590 'getelementptr' 'input_tile_addr_8' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 591 [1/2] (1.23ns)   --->   "%input_tile_load_5 = load i14 %input_tile_addr_5" [src/conv3.cpp:51]   --->   Operation 591 'load' 'input_tile_load_5' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_14 : Operation 592 [1/2] (1.23ns)   --->   "%input_tile_load_6 = load i14 %input_tile_addr_6" [src/conv3.cpp:51]   --->   Operation 592 'load' 'input_tile_load_6' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_14 : Operation 593 [2/2] (1.23ns)   --->   "%input_tile_load_7 = load i14 %input_tile_addr_7" [src/conv3.cpp:51]   --->   Operation 593 'load' 'input_tile_load_7' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_14 : Operation 594 [2/2] (1.23ns)   --->   "%input_tile_load_8 = load i14 %input_tile_addr_8" [src/conv3.cpp:51]   --->   Operation 594 'load' 'input_tile_load_8' <Predicate = (!icmp_ln42)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_14 : Operation 595 [1/1] (1.46ns)   --->   "%x_assign_6_2 = call i32 @generic_fmin<float>, i32 %x_assign_1_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->src/conv3.cpp:47]   --->   Operation 595 'call' 'x_assign_6_2' <Predicate = (!icmp_ln42)> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 596 [1/1] (0.00ns)   --->   "%bitcast_ln317_7 = bitcast i32 %x_assign_6_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 596 'bitcast' 'bitcast_ln317_7' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node add_ln51_15)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln317_7, i32 31" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:323->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 597 'bitselect' 'tmp_29' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 598 [1/1] (0.00ns)   --->   "%xs_exp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln317_7, i32 23, i32 30" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:324->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 598 'partselect' 'xs_exp_2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 599 [1/1] (0.00ns)   --->   "%trunc_ln371_7 = trunc i32 %bitcast_ln317_7" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:371->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 599 'trunc' 'trunc_ln371_7' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 600 [1/1] (0.00ns)   --->   "%zext_ln346_14_cast = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln371_7, i1 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 600 'bitconcatenate' 'zext_ln346_14_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 601 [1/1] (0.00ns)   --->   "%zext_ln346_14 = zext i25 %zext_ln346_14_cast" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 601 'zext' 'zext_ln346_14' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 602 [1/1] (0.00ns)   --->   "%zext_ln346_15 = zext i8 %xs_exp_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 602 'zext' 'zext_ln346_15' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 603 [1/1] (0.76ns)   --->   "%add_ln346_2 = add i9 %zext_ln346_15, i9 385" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 603 'add' 'add_ln346_2' <Predicate = (!icmp_ln42)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 604 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346_2, i32 8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 604 'bitselect' 'tmp_31' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 605 [1/1] (0.76ns)   --->   "%sub_ln18_2 = sub i8 127, i8 %xs_exp_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 605 'sub' 'sub_ln18_2' <Predicate = (!icmp_ln42)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 606 [1/1] (0.00ns)   --->   "%sext_ln18_14 = sext i8 %sub_ln18_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 606 'sext' 'sext_ln18_14' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 607 [1/1] (0.39ns)   --->   "%select_ln18_16 = select i1 %tmp_31, i9 %sext_ln18_14, i9 %add_ln346_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 607 'select' 'select_ln18_16' <Predicate = (!icmp_ln42)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 608 [1/1] (0.00ns)   --->   "%sext_ln18_15 = sext i9 %select_ln18_16" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 608 'sext' 'sext_ln18_15' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 609 [1/1] (0.00ns)   --->   "%zext_ln18_7 = zext i32 %sext_ln18_15" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 609 'zext' 'zext_ln18_7' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 610 [1/1] (1.38ns)   --->   "%lshr_ln18_2 = lshr i79 %zext_ln346_14, i79 %zext_ln18_7" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 610 'lshr' 'lshr_ln18_2' <Predicate = (!icmp_ln42)> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 611 [1/1] (1.38ns)   --->   "%shl_ln18_2 = shl i79 %zext_ln346_14, i79 %zext_ln18_7" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 611 'shl' 'shl_ln18_2' <Predicate = (!icmp_ln42)> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 612 [1/1] (0.00ns)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %lshr_ln18_2, i32 24" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 612 'bitselect' 'tmp_32' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 613 [1/1] (0.00ns)   --->   "%zext_ln21_7 = zext i1 %tmp_32" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 613 'zext' 'zext_ln21_7' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 614 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i10 @_ssdm_op_PartSelect.i10.i79.i32.i32, i79 %shl_ln18_2, i32 24, i32 33" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 614 'partselect' 'tmp_27' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 615 [1/1] (0.40ns)   --->   "%select_ln18_17 = select i1 %tmp_31, i10 %zext_ln21_7, i10 %tmp_27" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 615 'select' 'select_ln18_17' <Predicate = (!icmp_ln42)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 616 [1/1] (0.78ns)   --->   "%sub_ln59_7 = sub i10 0, i10 %select_ln18_17" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 616 'sub' 'sub_ln59_7' <Predicate = (!icmp_ln42)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node add_ln51_15)   --->   "%select_ln59_7 = select i1 %tmp_29, i10 %sub_ln59_7, i10 %select_ln18_17" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 617 'select' 'select_ln59_7' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node add_ln51_15)   --->   "%zext_ln51_16 = zext i10 %select_ln59_7" [src/conv3.cpp:51]   --->   Operation 618 'zext' 'zext_ln51_16' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 619 [1/1] (0.79ns) (out node of the LUT)   --->   "%add_ln51_15 = add i12 %zext_ln42, i12 %zext_ln51_16" [src/conv3.cpp:51]   --->   Operation 619 'add' 'add_ln51_15' <Predicate = (!icmp_ln42)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 620 [1/1] (0.00ns)   --->   "%zext_ln51_17 = zext i12 %add_ln51_15" [src/conv3.cpp:51]   --->   Operation 620 'zext' 'zext_ln51_17' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 621 [1/1] (0.00ns)   --->   "%trunc_ln51_2 = trunc i12 %add_ln51_15" [src/conv3.cpp:51]   --->   Operation 621 'trunc' 'trunc_ln51_2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 622 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %trunc_ln51_2, i4 0" [src/conv3.cpp:51]   --->   Operation 622 'bitconcatenate' 'p_shl5' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 623 [1/1] (0.83ns)   --->   "%add_ln51_16 = add i14 %p_shl5, i14 %zext_ln51_17" [src/conv3.cpp:51]   --->   Operation 623 'add' 'add_ln51_16' <Predicate = (!icmp_ln42)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 624 [1/4] (5.19ns)   --->   "%x_assign_3 = sitofp i32 %p_cast25" [src/conv3.cpp:43]   --->   Operation 624 'sitofp' 'x_assign_3' <Predicate = (!icmp_ln42)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 625 [1/1] (1.37ns)   --->   "%x_assign_1_3 = call i32 @generic_fmax<float>, i32 %x_assign_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv3.cpp:47]   --->   Operation 625 'call' 'x_assign_1_3' <Predicate = (!icmp_ln42)> <Delay = 1.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 626 [2/4] (5.19ns)   --->   "%x_assign_4 = sitofp i32 %p_cast26" [src/conv3.cpp:43]   --->   Operation 626 'sitofp' 'x_assign_4' <Predicate = (!icmp_ln42)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 627 [1/1] (0.78ns)   --->   "%add_ln43_1 = add i10 %indvar_flatten26_load, i10 1" [src/conv3.cpp:43]   --->   Operation 627 'add' 'add_ln43_1' <Predicate = (!icmp_ln42 & !icmp_ln43)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 628 [1/1] (0.40ns)   --->   "%select_ln43_3 = select i1 %icmp_ln43, i10 1, i10 %add_ln43_1" [src/conv3.cpp:43]   --->   Operation 628 'select' 'select_ln43_3' <Predicate = (!icmp_ln42)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 629 [1/1] (0.42ns)   --->   "%store_ln44 = store i10 %select_ln43_3, i10 %indvar_flatten26" [src/conv3.cpp:44]   --->   Operation 629 'store' 'store_ln44' <Predicate = (!icmp_ln42)> <Delay = 0.42>

State 15 <SV = 14> <Delay = 7.01>
ST_15 : Operation 630 [1/1] (0.00ns)   --->   "%bitcast_ln42_5 = bitcast i32 %conv3_weights_load_5" [src/conv3.cpp:42]   --->   Operation 630 'bitcast' 'bitcast_ln42_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 631 [1/1] (0.00ns)   --->   "%bitcast_ln42_6 = bitcast i32 %conv3_weights_load_6" [src/conv3.cpp:42]   --->   Operation 631 'bitcast' 'bitcast_ln42_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 632 [1/2] (1.23ns)   --->   "%conv3_weights_load_24 = load i10 %conv3_weights_addr_24" [src/conv3.cpp:42]   --->   Operation 632 'load' 'conv3_weights_load_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_15 : Operation 633 [3/4] (6.43ns)   --->   "%add = fadd i32 %layer3_output_tile_load, i32 %mul" [src/conv3.cpp:49]   --->   Operation 633 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 634 [1/3] (7.01ns)   --->   "%mul_0_3 = fmul i32 %bitcast_ln42_3, i32 %input_tile_load_3" [src/conv3.cpp:50]   --->   Operation 634 'fmul' 'mul_0_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 635 [2/3] (7.01ns)   --->   "%mul_0_4 = fmul i32 %bitcast_ln42_4, i32 %input_tile_load_4" [src/conv3.cpp:50]   --->   Operation 635 'fmul' 'mul_0_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 636 [1/1] (0.83ns)   --->   "%add_ln51_14 = add i14 %add_ln51_9, i14 %select_ln59_5" [src/conv3.cpp:51]   --->   Operation 636 'add' 'add_ln51_14' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 637 [1/1] (0.00ns)   --->   "%zext_ln51_15 = zext i14 %add_ln51_14" [src/conv3.cpp:51]   --->   Operation 637 'zext' 'zext_ln51_15' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 638 [1/1] (0.00ns)   --->   "%input_tile_addr_9 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln51_15" [src/conv3.cpp:51]   --->   Operation 638 'getelementptr' 'input_tile_addr_9' <Predicate = true> <Delay = 0.00>
ST_15 : [1/1] (1.31ns)   --->   Input mux for Operation 639 '%mul_1 = fmul i32 %bitcast_ln42_5, i32 %input_tile_load_5'
ST_15 : Operation 639 [3/3] (5.69ns)   --->   "%mul_1 = fmul i32 %bitcast_ln42_5, i32 %input_tile_load_5" [src/conv3.cpp:50]   --->   Operation 639 'fmul' 'mul_1' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.31ns)   --->   Input mux for Operation 640 '%mul_1_1 = fmul i32 %bitcast_ln42_6, i32 %input_tile_load_6'
ST_15 : Operation 640 [3/3] (5.69ns)   --->   "%mul_1_1 = fmul i32 %bitcast_ln42_6, i32 %input_tile_load_6" [src/conv3.cpp:50]   --->   Operation 640 'fmul' 'mul_1_1' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 641 [1/2] (1.23ns)   --->   "%input_tile_load_7 = load i14 %input_tile_addr_7" [src/conv3.cpp:51]   --->   Operation 641 'load' 'input_tile_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_15 : Operation 642 [1/2] (1.23ns)   --->   "%input_tile_load_8 = load i14 %input_tile_addr_8" [src/conv3.cpp:51]   --->   Operation 642 'load' 'input_tile_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_15 : Operation 643 [2/2] (1.23ns)   --->   "%input_tile_load_9 = load i14 %input_tile_addr_9" [src/conv3.cpp:51]   --->   Operation 643 'load' 'input_tile_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_15 : Operation 644 [1/1] (0.83ns)   --->   "%add_ln51_17 = add i14 %add_ln51_16, i14 %select_ln59_1" [src/conv3.cpp:51]   --->   Operation 644 'add' 'add_ln51_17' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 645 [1/1] (0.00ns)   --->   "%zext_ln51_18 = zext i14 %add_ln51_17" [src/conv3.cpp:51]   --->   Operation 645 'zext' 'zext_ln51_18' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 646 [1/1] (0.00ns)   --->   "%input_tile_addr_10 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln51_18" [src/conv3.cpp:51]   --->   Operation 646 'getelementptr' 'input_tile_addr_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 647 [2/2] (1.23ns)   --->   "%input_tile_load_10 = load i14 %input_tile_addr_10" [src/conv3.cpp:51]   --->   Operation 647 'load' 'input_tile_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_15 : Operation 648 [1/1] (1.46ns)   --->   "%x_assign_6_3 = call i32 @generic_fmin<float>, i32 %x_assign_1_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->src/conv3.cpp:47]   --->   Operation 648 'call' 'x_assign_6_3' <Predicate = (!icmp_ln42)> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 649 [1/1] (0.00ns)   --->   "%bitcast_ln317_8 = bitcast i32 %x_assign_6_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 649 'bitcast' 'bitcast_ln317_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node add_ln51_22)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln317_8, i32 31" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:323->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 650 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 651 [1/1] (0.00ns)   --->   "%xs_exp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln317_8, i32 23, i32 30" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:324->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 651 'partselect' 'xs_exp_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 652 [1/1] (0.00ns)   --->   "%trunc_ln371_8 = trunc i32 %bitcast_ln317_8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:371->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 652 'trunc' 'trunc_ln371_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 653 [1/1] (0.00ns)   --->   "%zext_ln346_16_cast = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln371_8, i1 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 653 'bitconcatenate' 'zext_ln346_16_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 654 [1/1] (0.00ns)   --->   "%zext_ln346_16 = zext i25 %zext_ln346_16_cast" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 654 'zext' 'zext_ln346_16' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 655 [1/1] (0.00ns)   --->   "%zext_ln346_17 = zext i8 %xs_exp_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 655 'zext' 'zext_ln346_17' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 656 [1/1] (0.76ns)   --->   "%add_ln346_3 = add i9 %zext_ln346_17, i9 385" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 656 'add' 'add_ln346_3' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 657 [1/1] (0.00ns)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346_3, i32 8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 657 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 658 [1/1] (0.76ns)   --->   "%sub_ln18_3 = sub i8 127, i8 %xs_exp_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 658 'sub' 'sub_ln18_3' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 659 [1/1] (0.00ns)   --->   "%sext_ln18_16 = sext i8 %sub_ln18_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 659 'sext' 'sext_ln18_16' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 660 [1/1] (0.39ns)   --->   "%select_ln18_3 = select i1 %tmp_35, i9 %sext_ln18_16, i9 %add_ln346_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 660 'select' 'select_ln18_3' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 661 [1/1] (0.00ns)   --->   "%sext_ln18_17 = sext i9 %select_ln18_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 661 'sext' 'sext_ln18_17' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 662 [1/1] (0.00ns)   --->   "%zext_ln18_8 = zext i32 %sext_ln18_17" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 662 'zext' 'zext_ln18_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 663 [1/1] (1.38ns)   --->   "%lshr_ln18_3 = lshr i79 %zext_ln346_16, i79 %zext_ln18_8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 663 'lshr' 'lshr_ln18_3' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 664 [1/1] (1.38ns)   --->   "%shl_ln18_3 = shl i79 %zext_ln346_16, i79 %zext_ln18_8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 664 'shl' 'shl_ln18_3' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 665 [1/1] (0.00ns)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %lshr_ln18_3, i32 24" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 665 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 666 [1/1] (0.00ns)   --->   "%zext_ln21_8 = zext i1 %tmp_36" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 666 'zext' 'zext_ln21_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 667 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i10 @_ssdm_op_PartSelect.i10.i79.i32.i32, i79 %shl_ln18_3, i32 24, i32 33" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 667 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 668 [1/1] (0.40ns)   --->   "%select_ln18_18 = select i1 %tmp_35, i10 %zext_ln21_8, i10 %tmp_30" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 668 'select' 'select_ln18_18' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 669 [1/1] (0.78ns)   --->   "%sub_ln59_8 = sub i10 0, i10 %select_ln18_18" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 669 'sub' 'sub_ln59_8' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node add_ln51_22)   --->   "%select_ln59_8 = select i1 %tmp_34, i10 %sub_ln59_8, i10 %select_ln18_18" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 670 'select' 'select_ln59_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node add_ln51_22)   --->   "%zext_ln51_23 = zext i10 %select_ln59_8" [src/conv3.cpp:51]   --->   Operation 671 'zext' 'zext_ln51_23' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 672 [1/1] (0.79ns) (out node of the LUT)   --->   "%add_ln51_22 = add i12 %zext_ln42, i12 %zext_ln51_23" [src/conv3.cpp:51]   --->   Operation 672 'add' 'add_ln51_22' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 673 [1/1] (0.00ns)   --->   "%zext_ln51_24 = zext i12 %add_ln51_22" [src/conv3.cpp:51]   --->   Operation 673 'zext' 'zext_ln51_24' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 674 [1/1] (0.00ns)   --->   "%trunc_ln51_3 = trunc i12 %add_ln51_22" [src/conv3.cpp:51]   --->   Operation 674 'trunc' 'trunc_ln51_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 675 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %trunc_ln51_3, i4 0" [src/conv3.cpp:51]   --->   Operation 675 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 676 [1/1] (0.83ns)   --->   "%add_ln51_23 = add i14 %p_shl4, i14 %zext_ln51_24" [src/conv3.cpp:51]   --->   Operation 676 'add' 'add_ln51_23' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 677 [1/4] (5.19ns)   --->   "%x_assign_4 = sitofp i32 %p_cast26" [src/conv3.cpp:43]   --->   Operation 677 'sitofp' 'x_assign_4' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 678 [1/1] (1.37ns)   --->   "%x_assign_1_4 = call i32 @generic_fmax<float>, i32 %x_assign_4" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv3.cpp:47]   --->   Operation 678 'call' 'x_assign_1_4' <Predicate = (!icmp_ln42)> <Delay = 1.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 7.01>
ST_16 : Operation 679 [1/1] (0.00ns)   --->   "%bitcast_ln42_7 = bitcast i32 %conv3_weights_load_7" [src/conv3.cpp:42]   --->   Operation 679 'bitcast' 'bitcast_ln42_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 680 [1/1] (0.00ns)   --->   "%bitcast_ln42_8 = bitcast i32 %conv3_weights_load_8" [src/conv3.cpp:42]   --->   Operation 680 'bitcast' 'bitcast_ln42_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 681 [2/4] (6.43ns)   --->   "%add = fadd i32 %layer3_output_tile_load, i32 %mul" [src/conv3.cpp:49]   --->   Operation 681 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 682 [1/3] (7.01ns)   --->   "%mul_0_4 = fmul i32 %bitcast_ln42_4, i32 %input_tile_load_4" [src/conv3.cpp:50]   --->   Operation 682 'fmul' 'mul_0_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 683 [2/3] (7.01ns)   --->   "%mul_1 = fmul i32 %bitcast_ln42_5, i32 %input_tile_load_5" [src/conv3.cpp:50]   --->   Operation 683 'fmul' 'mul_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 684 [2/3] (7.01ns)   --->   "%mul_1_1 = fmul i32 %bitcast_ln42_6, i32 %input_tile_load_6" [src/conv3.cpp:50]   --->   Operation 684 'fmul' 'mul_1_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.31ns)   --->   Input mux for Operation 685 '%mul_1_2 = fmul i32 %bitcast_ln42_7, i32 %input_tile_load_7'
ST_16 : Operation 685 [3/3] (5.69ns)   --->   "%mul_1_2 = fmul i32 %bitcast_ln42_7, i32 %input_tile_load_7" [src/conv3.cpp:50]   --->   Operation 685 'fmul' 'mul_1_2' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.31ns)   --->   Input mux for Operation 686 '%mul_1_3 = fmul i32 %bitcast_ln42_8, i32 %input_tile_load_8'
ST_16 : Operation 686 [3/3] (5.69ns)   --->   "%mul_1_3 = fmul i32 %bitcast_ln42_8, i32 %input_tile_load_8" [src/conv3.cpp:50]   --->   Operation 686 'fmul' 'mul_1_3' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 687 [1/2] (1.23ns)   --->   "%input_tile_load_9 = load i14 %input_tile_addr_9" [src/conv3.cpp:51]   --->   Operation 687 'load' 'input_tile_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_16 : Operation 688 [1/1] (0.83ns)   --->   "%add_ln51_18 = add i14 %add_ln51_16, i14 %select_ln59_2" [src/conv3.cpp:51]   --->   Operation 688 'add' 'add_ln51_18' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 689 [1/1] (0.00ns)   --->   "%zext_ln51_19 = zext i14 %add_ln51_18" [src/conv3.cpp:51]   --->   Operation 689 'zext' 'zext_ln51_19' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 690 [1/1] (0.00ns)   --->   "%input_tile_addr_11 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln51_19" [src/conv3.cpp:51]   --->   Operation 690 'getelementptr' 'input_tile_addr_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 691 [1/1] (0.83ns)   --->   "%add_ln51_19 = add i14 %add_ln51_16, i14 %select_ln59_3" [src/conv3.cpp:51]   --->   Operation 691 'add' 'add_ln51_19' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 692 [1/1] (0.00ns)   --->   "%zext_ln51_20 = zext i14 %add_ln51_19" [src/conv3.cpp:51]   --->   Operation 692 'zext' 'zext_ln51_20' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 693 [1/1] (0.00ns)   --->   "%input_tile_addr_12 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln51_20" [src/conv3.cpp:51]   --->   Operation 693 'getelementptr' 'input_tile_addr_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 694 [1/2] (1.23ns)   --->   "%input_tile_load_10 = load i14 %input_tile_addr_10" [src/conv3.cpp:51]   --->   Operation 694 'load' 'input_tile_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_16 : Operation 695 [2/2] (1.23ns)   --->   "%input_tile_load_11 = load i14 %input_tile_addr_11" [src/conv3.cpp:51]   --->   Operation 695 'load' 'input_tile_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_16 : Operation 696 [2/2] (1.23ns)   --->   "%input_tile_load_12 = load i14 %input_tile_addr_12" [src/conv3.cpp:51]   --->   Operation 696 'load' 'input_tile_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_16 : Operation 697 [1/1] (1.46ns)   --->   "%x_assign_6_4 = call i32 @generic_fmin<float>, i32 %x_assign_1_4" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->src/conv3.cpp:47]   --->   Operation 697 'call' 'x_assign_6_4' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 698 [1/1] (0.00ns)   --->   "%bitcast_ln317_9 = bitcast i32 %x_assign_6_4" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 698 'bitcast' 'bitcast_ln317_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node add_ln51_29)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln317_9, i32 31" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:323->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 699 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 700 [1/1] (0.00ns)   --->   "%xs_exp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln317_9, i32 23, i32 30" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:324->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 700 'partselect' 'xs_exp_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 701 [1/1] (0.00ns)   --->   "%trunc_ln371_9 = trunc i32 %bitcast_ln317_9" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:371->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 701 'trunc' 'trunc_ln371_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 702 [1/1] (0.00ns)   --->   "%zext_ln346_18_cast = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln371_9, i1 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 702 'bitconcatenate' 'zext_ln346_18_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 703 [1/1] (0.00ns)   --->   "%zext_ln346_18 = zext i25 %zext_ln346_18_cast" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 703 'zext' 'zext_ln346_18' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 704 [1/1] (0.00ns)   --->   "%zext_ln346_19 = zext i8 %xs_exp_4" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 704 'zext' 'zext_ln346_19' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 705 [1/1] (0.76ns)   --->   "%add_ln346_4 = add i9 %zext_ln346_19, i9 385" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 705 'add' 'add_ln346_4' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 706 [1/1] (0.00ns)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346_4, i32 8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 706 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 707 [1/1] (0.76ns)   --->   "%sub_ln18_4 = sub i8 127, i8 %xs_exp_4" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 707 'sub' 'sub_ln18_4' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 708 [1/1] (0.00ns)   --->   "%sext_ln18_18 = sext i8 %sub_ln18_4" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 708 'sext' 'sext_ln18_18' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 709 [1/1] (0.39ns)   --->   "%select_ln18_4 = select i1 %tmp_38, i9 %sext_ln18_18, i9 %add_ln346_4" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 709 'select' 'select_ln18_4' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 710 [1/1] (0.00ns)   --->   "%sext_ln18_19 = sext i9 %select_ln18_4" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 710 'sext' 'sext_ln18_19' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 711 [1/1] (0.00ns)   --->   "%zext_ln18_9 = zext i32 %sext_ln18_19" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 711 'zext' 'zext_ln18_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 712 [1/1] (1.38ns)   --->   "%lshr_ln18_4 = lshr i79 %zext_ln346_18, i79 %zext_ln18_9" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 712 'lshr' 'lshr_ln18_4' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 713 [1/1] (1.38ns)   --->   "%shl_ln18_4 = shl i79 %zext_ln346_18, i79 %zext_ln18_9" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 713 'shl' 'shl_ln18_4' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 714 [1/1] (0.00ns)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %lshr_ln18_4, i32 24" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 714 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 715 [1/1] (0.00ns)   --->   "%zext_ln21_9 = zext i1 %tmp_39" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 715 'zext' 'zext_ln21_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 716 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i10 @_ssdm_op_PartSelect.i10.i79.i32.i32, i79 %shl_ln18_4, i32 24, i32 33" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 716 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 717 [1/1] (0.40ns)   --->   "%select_ln18_19 = select i1 %tmp_38, i10 %zext_ln21_9, i10 %tmp_33" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 717 'select' 'select_ln18_19' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 718 [1/1] (0.78ns)   --->   "%sub_ln59_9 = sub i10 0, i10 %select_ln18_19" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 718 'sub' 'sub_ln59_9' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 719 [1/1] (0.00ns) (grouped into LUT with out node add_ln51_29)   --->   "%select_ln59_9 = select i1 %tmp_37, i10 %sub_ln59_9, i10 %select_ln18_19" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47]   --->   Operation 719 'select' 'select_ln59_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node add_ln51_29)   --->   "%zext_ln51_30 = zext i10 %select_ln59_9" [src/conv3.cpp:51]   --->   Operation 720 'zext' 'zext_ln51_30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 721 [1/1] (0.79ns) (out node of the LUT)   --->   "%add_ln51_29 = add i12 %zext_ln42, i12 %zext_ln51_30" [src/conv3.cpp:51]   --->   Operation 721 'add' 'add_ln51_29' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 722 [1/1] (0.00ns)   --->   "%zext_ln51_31 = zext i12 %add_ln51_29" [src/conv3.cpp:51]   --->   Operation 722 'zext' 'zext_ln51_31' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 723 [1/1] (0.00ns)   --->   "%trunc_ln51_4 = trunc i12 %add_ln51_29" [src/conv3.cpp:51]   --->   Operation 723 'trunc' 'trunc_ln51_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 724 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %trunc_ln51_4, i4 0" [src/conv3.cpp:51]   --->   Operation 724 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 725 [1/1] (0.83ns)   --->   "%add_ln51_30 = add i14 %p_shl3, i14 %zext_ln51_31" [src/conv3.cpp:51]   --->   Operation 725 'add' 'add_ln51_30' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.01>
ST_17 : Operation 726 [1/1] (0.00ns)   --->   "%bitcast_ln42_9 = bitcast i32 %conv3_weights_load_9" [src/conv3.cpp:42]   --->   Operation 726 'bitcast' 'bitcast_ln42_9' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 727 [1/1] (0.00ns)   --->   "%bitcast_ln42_10 = bitcast i32 %conv3_weights_load_10" [src/conv3.cpp:42]   --->   Operation 727 'bitcast' 'bitcast_ln42_10' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 728 [1/4] (6.43ns)   --->   "%add = fadd i32 %layer3_output_tile_load, i32 %mul" [src/conv3.cpp:49]   --->   Operation 728 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 729 [1/3] (7.01ns)   --->   "%mul_1 = fmul i32 %bitcast_ln42_5, i32 %input_tile_load_5" [src/conv3.cpp:50]   --->   Operation 729 'fmul' 'mul_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 730 [1/3] (7.01ns)   --->   "%mul_1_1 = fmul i32 %bitcast_ln42_6, i32 %input_tile_load_6" [src/conv3.cpp:50]   --->   Operation 730 'fmul' 'mul_1_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 731 [2/3] (7.01ns)   --->   "%mul_1_2 = fmul i32 %bitcast_ln42_7, i32 %input_tile_load_7" [src/conv3.cpp:50]   --->   Operation 731 'fmul' 'mul_1_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 732 [2/3] (7.01ns)   --->   "%mul_1_3 = fmul i32 %bitcast_ln42_8, i32 %input_tile_load_8" [src/conv3.cpp:50]   --->   Operation 732 'fmul' 'mul_1_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (1.31ns)   --->   Input mux for Operation 733 '%mul_1_4 = fmul i32 %bitcast_ln42_9, i32 %input_tile_load_9'
ST_17 : Operation 733 [3/3] (5.69ns)   --->   "%mul_1_4 = fmul i32 %bitcast_ln42_9, i32 %input_tile_load_9" [src/conv3.cpp:50]   --->   Operation 733 'fmul' 'mul_1_4' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 734 [1/1] (0.83ns)   --->   "%add_ln51_20 = add i14 %add_ln51_16, i14 %select_ln59_4" [src/conv3.cpp:51]   --->   Operation 734 'add' 'add_ln51_20' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 735 [1/1] (0.00ns)   --->   "%zext_ln51_21 = zext i14 %add_ln51_20" [src/conv3.cpp:51]   --->   Operation 735 'zext' 'zext_ln51_21' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 736 [1/1] (0.00ns)   --->   "%input_tile_addr_13 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln51_21" [src/conv3.cpp:51]   --->   Operation 736 'getelementptr' 'input_tile_addr_13' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 737 [1/1] (0.83ns)   --->   "%add_ln51_21 = add i14 %add_ln51_16, i14 %select_ln59_5" [src/conv3.cpp:51]   --->   Operation 737 'add' 'add_ln51_21' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 738 [1/1] (0.00ns)   --->   "%zext_ln51_22 = zext i14 %add_ln51_21" [src/conv3.cpp:51]   --->   Operation 738 'zext' 'zext_ln51_22' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 739 [1/1] (0.00ns)   --->   "%input_tile_addr_14 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln51_22" [src/conv3.cpp:51]   --->   Operation 739 'getelementptr' 'input_tile_addr_14' <Predicate = true> <Delay = 0.00>
ST_17 : [1/1] (1.31ns)   --->   Input mux for Operation 740 '%mul_2 = fmul i32 %bitcast_ln42_10, i32 %input_tile_load_10'
ST_17 : Operation 740 [3/3] (5.69ns)   --->   "%mul_2 = fmul i32 %bitcast_ln42_10, i32 %input_tile_load_10" [src/conv3.cpp:50]   --->   Operation 740 'fmul' 'mul_2' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 741 [1/2] (1.23ns)   --->   "%input_tile_load_11 = load i14 %input_tile_addr_11" [src/conv3.cpp:51]   --->   Operation 741 'load' 'input_tile_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_17 : Operation 742 [1/2] (1.23ns)   --->   "%input_tile_load_12 = load i14 %input_tile_addr_12" [src/conv3.cpp:51]   --->   Operation 742 'load' 'input_tile_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_17 : Operation 743 [2/2] (1.23ns)   --->   "%input_tile_load_13 = load i14 %input_tile_addr_13" [src/conv3.cpp:51]   --->   Operation 743 'load' 'input_tile_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_17 : Operation 744 [2/2] (1.23ns)   --->   "%input_tile_load_14 = load i14 %input_tile_addr_14" [src/conv3.cpp:51]   --->   Operation 744 'load' 'input_tile_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>

State 18 <SV = 17> <Delay = 7.01>
ST_18 : Operation 745 [1/1] (0.00ns)   --->   "%bitcast_ln42_11 = bitcast i32 %conv3_weights_load_11" [src/conv3.cpp:42]   --->   Operation 745 'bitcast' 'bitcast_ln42_11' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 746 [1/1] (0.00ns)   --->   "%bitcast_ln42_12 = bitcast i32 %conv3_weights_load_12" [src/conv3.cpp:42]   --->   Operation 746 'bitcast' 'bitcast_ln42_12' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (1.31ns)   --->   Input mux for Operation 747 '%add_0_1 = fadd i32 %add, i32 %mul_0_1'
ST_18 : Operation 747 [4/4] (5.12ns)   --->   "%add_0_1 = fadd i32 %add, i32 %mul_0_1" [src/conv3.cpp:49]   --->   Operation 747 'fadd' 'add_0_1' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 748 [1/3] (7.01ns)   --->   "%mul_1_2 = fmul i32 %bitcast_ln42_7, i32 %input_tile_load_7" [src/conv3.cpp:50]   --->   Operation 748 'fmul' 'mul_1_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 749 [1/3] (7.01ns)   --->   "%mul_1_3 = fmul i32 %bitcast_ln42_8, i32 %input_tile_load_8" [src/conv3.cpp:50]   --->   Operation 749 'fmul' 'mul_1_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 750 [2/3] (7.01ns)   --->   "%mul_1_4 = fmul i32 %bitcast_ln42_9, i32 %input_tile_load_9" [src/conv3.cpp:50]   --->   Operation 750 'fmul' 'mul_1_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 751 [2/3] (7.01ns)   --->   "%mul_2 = fmul i32 %bitcast_ln42_10, i32 %input_tile_load_10" [src/conv3.cpp:50]   --->   Operation 751 'fmul' 'mul_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.31ns)   --->   Input mux for Operation 752 '%mul_2_1 = fmul i32 %bitcast_ln42_11, i32 %input_tile_load_11'
ST_18 : Operation 752 [3/3] (5.69ns)   --->   "%mul_2_1 = fmul i32 %bitcast_ln42_11, i32 %input_tile_load_11" [src/conv3.cpp:50]   --->   Operation 752 'fmul' 'mul_2_1' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.31ns)   --->   Input mux for Operation 753 '%mul_2_2 = fmul i32 %bitcast_ln42_12, i32 %input_tile_load_12'
ST_18 : Operation 753 [3/3] (5.69ns)   --->   "%mul_2_2 = fmul i32 %bitcast_ln42_12, i32 %input_tile_load_12" [src/conv3.cpp:50]   --->   Operation 753 'fmul' 'mul_2_2' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 754 [1/2] (1.23ns)   --->   "%input_tile_load_13 = load i14 %input_tile_addr_13" [src/conv3.cpp:51]   --->   Operation 754 'load' 'input_tile_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_18 : Operation 755 [1/2] (1.23ns)   --->   "%input_tile_load_14 = load i14 %input_tile_addr_14" [src/conv3.cpp:51]   --->   Operation 755 'load' 'input_tile_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_18 : Operation 756 [1/1] (0.83ns)   --->   "%add_ln51_24 = add i14 %add_ln51_23, i14 %select_ln59_1" [src/conv3.cpp:51]   --->   Operation 756 'add' 'add_ln51_24' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 757 [1/1] (0.00ns)   --->   "%zext_ln51_25 = zext i14 %add_ln51_24" [src/conv3.cpp:51]   --->   Operation 757 'zext' 'zext_ln51_25' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 758 [1/1] (0.00ns)   --->   "%input_tile_addr_15 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln51_25" [src/conv3.cpp:51]   --->   Operation 758 'getelementptr' 'input_tile_addr_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 759 [1/1] (0.83ns)   --->   "%add_ln51_25 = add i14 %add_ln51_23, i14 %select_ln59_2" [src/conv3.cpp:51]   --->   Operation 759 'add' 'add_ln51_25' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 760 [1/1] (0.00ns)   --->   "%zext_ln51_26 = zext i14 %add_ln51_25" [src/conv3.cpp:51]   --->   Operation 760 'zext' 'zext_ln51_26' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 761 [1/1] (0.00ns)   --->   "%input_tile_addr_16 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln51_26" [src/conv3.cpp:51]   --->   Operation 761 'getelementptr' 'input_tile_addr_16' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 762 [2/2] (1.23ns)   --->   "%input_tile_load_15 = load i14 %input_tile_addr_15" [src/conv3.cpp:51]   --->   Operation 762 'load' 'input_tile_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_18 : Operation 763 [2/2] (1.23ns)   --->   "%input_tile_load_16 = load i14 %input_tile_addr_16" [src/conv3.cpp:51]   --->   Operation 763 'load' 'input_tile_load_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>

State 19 <SV = 18> <Delay = 7.01>
ST_19 : Operation 764 [1/1] (0.00ns)   --->   "%bitcast_ln42_13 = bitcast i32 %conv3_weights_load_13" [src/conv3.cpp:42]   --->   Operation 764 'bitcast' 'bitcast_ln42_13' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 765 [1/1] (0.00ns)   --->   "%bitcast_ln42_14 = bitcast i32 %conv3_weights_load_14" [src/conv3.cpp:42]   --->   Operation 765 'bitcast' 'bitcast_ln42_14' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 766 [3/4] (6.43ns)   --->   "%add_0_1 = fadd i32 %add, i32 %mul_0_1" [src/conv3.cpp:49]   --->   Operation 766 'fadd' 'add_0_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 767 [1/3] (7.01ns)   --->   "%mul_1_4 = fmul i32 %bitcast_ln42_9, i32 %input_tile_load_9" [src/conv3.cpp:50]   --->   Operation 767 'fmul' 'mul_1_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 768 [1/3] (7.01ns)   --->   "%mul_2 = fmul i32 %bitcast_ln42_10, i32 %input_tile_load_10" [src/conv3.cpp:50]   --->   Operation 768 'fmul' 'mul_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 769 [2/3] (7.01ns)   --->   "%mul_2_1 = fmul i32 %bitcast_ln42_11, i32 %input_tile_load_11" [src/conv3.cpp:50]   --->   Operation 769 'fmul' 'mul_2_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 770 [2/3] (7.01ns)   --->   "%mul_2_2 = fmul i32 %bitcast_ln42_12, i32 %input_tile_load_12" [src/conv3.cpp:50]   --->   Operation 770 'fmul' 'mul_2_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.31ns)   --->   Input mux for Operation 771 '%mul_2_3 = fmul i32 %bitcast_ln42_13, i32 %input_tile_load_13'
ST_19 : Operation 771 [3/3] (5.69ns)   --->   "%mul_2_3 = fmul i32 %bitcast_ln42_13, i32 %input_tile_load_13" [src/conv3.cpp:50]   --->   Operation 771 'fmul' 'mul_2_3' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.31ns)   --->   Input mux for Operation 772 '%mul_2_4 = fmul i32 %bitcast_ln42_14, i32 %input_tile_load_14'
ST_19 : Operation 772 [3/3] (5.69ns)   --->   "%mul_2_4 = fmul i32 %bitcast_ln42_14, i32 %input_tile_load_14" [src/conv3.cpp:50]   --->   Operation 772 'fmul' 'mul_2_4' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 773 [1/1] (0.83ns)   --->   "%add_ln51_26 = add i14 %add_ln51_23, i14 %select_ln59_3" [src/conv3.cpp:51]   --->   Operation 773 'add' 'add_ln51_26' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 774 [1/1] (0.00ns)   --->   "%zext_ln51_27 = zext i14 %add_ln51_26" [src/conv3.cpp:51]   --->   Operation 774 'zext' 'zext_ln51_27' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 775 [1/1] (0.00ns)   --->   "%input_tile_addr_17 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln51_27" [src/conv3.cpp:51]   --->   Operation 775 'getelementptr' 'input_tile_addr_17' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 776 [1/1] (0.83ns)   --->   "%add_ln51_27 = add i14 %add_ln51_23, i14 %select_ln59_4" [src/conv3.cpp:51]   --->   Operation 776 'add' 'add_ln51_27' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 777 [1/1] (0.00ns)   --->   "%zext_ln51_28 = zext i14 %add_ln51_27" [src/conv3.cpp:51]   --->   Operation 777 'zext' 'zext_ln51_28' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 778 [1/1] (0.00ns)   --->   "%input_tile_addr_18 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln51_28" [src/conv3.cpp:51]   --->   Operation 778 'getelementptr' 'input_tile_addr_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 779 [1/1] (0.83ns)   --->   "%add_ln51_28 = add i14 %add_ln51_23, i14 %select_ln59_5" [src/conv3.cpp:51]   --->   Operation 779 'add' 'add_ln51_28' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 780 [1/2] (1.23ns)   --->   "%input_tile_load_15 = load i14 %input_tile_addr_15" [src/conv3.cpp:51]   --->   Operation 780 'load' 'input_tile_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_19 : Operation 781 [1/2] (1.23ns)   --->   "%input_tile_load_16 = load i14 %input_tile_addr_16" [src/conv3.cpp:51]   --->   Operation 781 'load' 'input_tile_load_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_19 : Operation 782 [2/2] (1.23ns)   --->   "%input_tile_load_17 = load i14 %input_tile_addr_17" [src/conv3.cpp:51]   --->   Operation 782 'load' 'input_tile_load_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_19 : Operation 783 [2/2] (1.23ns)   --->   "%input_tile_load_18 = load i14 %input_tile_addr_18" [src/conv3.cpp:51]   --->   Operation 783 'load' 'input_tile_load_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_19 : Operation 784 [1/1] (0.83ns)   --->   "%add_ln51_31 = add i14 %add_ln51_30, i14 %select_ln59_1" [src/conv3.cpp:51]   --->   Operation 784 'add' 'add_ln51_31' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 785 [1/1] (0.83ns)   --->   "%add_ln51_32 = add i14 %add_ln51_30, i14 %select_ln59_2" [src/conv3.cpp:51]   --->   Operation 785 'add' 'add_ln51_32' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 786 [1/1] (0.83ns)   --->   "%add_ln51_33 = add i14 %add_ln51_30, i14 %select_ln59_3" [src/conv3.cpp:51]   --->   Operation 786 'add' 'add_ln51_33' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 787 [1/1] (0.83ns)   --->   "%add_ln51_34 = add i14 %add_ln51_30, i14 %select_ln59_4" [src/conv3.cpp:51]   --->   Operation 787 'add' 'add_ln51_34' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 788 [1/1] (0.83ns)   --->   "%add_ln51_35 = add i14 %add_ln51_30, i14 %select_ln59_5" [src/conv3.cpp:51]   --->   Operation 788 'add' 'add_ln51_35' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.01>
ST_20 : Operation 789 [1/1] (0.00ns)   --->   "%bitcast_ln42_15 = bitcast i32 %conv3_weights_load_15" [src/conv3.cpp:42]   --->   Operation 789 'bitcast' 'bitcast_ln42_15' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 790 [1/1] (0.00ns)   --->   "%bitcast_ln42_16 = bitcast i32 %conv3_weights_load_16" [src/conv3.cpp:42]   --->   Operation 790 'bitcast' 'bitcast_ln42_16' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 791 [2/4] (6.43ns)   --->   "%add_0_1 = fadd i32 %add, i32 %mul_0_1" [src/conv3.cpp:49]   --->   Operation 791 'fadd' 'add_0_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 792 [1/3] (7.01ns)   --->   "%mul_2_1 = fmul i32 %bitcast_ln42_11, i32 %input_tile_load_11" [src/conv3.cpp:50]   --->   Operation 792 'fmul' 'mul_2_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 793 [1/3] (7.01ns)   --->   "%mul_2_2 = fmul i32 %bitcast_ln42_12, i32 %input_tile_load_12" [src/conv3.cpp:50]   --->   Operation 793 'fmul' 'mul_2_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 794 [2/3] (7.01ns)   --->   "%mul_2_3 = fmul i32 %bitcast_ln42_13, i32 %input_tile_load_13" [src/conv3.cpp:50]   --->   Operation 794 'fmul' 'mul_2_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 795 [2/3] (7.01ns)   --->   "%mul_2_4 = fmul i32 %bitcast_ln42_14, i32 %input_tile_load_14" [src/conv3.cpp:50]   --->   Operation 795 'fmul' 'mul_2_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 796 [1/1] (0.00ns)   --->   "%zext_ln51_29 = zext i14 %add_ln51_28" [src/conv3.cpp:51]   --->   Operation 796 'zext' 'zext_ln51_29' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 797 [1/1] (0.00ns)   --->   "%input_tile_addr_19 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln51_29" [src/conv3.cpp:51]   --->   Operation 797 'getelementptr' 'input_tile_addr_19' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (1.31ns)   --->   Input mux for Operation 798 '%mul_3 = fmul i32 %bitcast_ln42_15, i32 %input_tile_load_15'
ST_20 : Operation 798 [3/3] (5.69ns)   --->   "%mul_3 = fmul i32 %bitcast_ln42_15, i32 %input_tile_load_15" [src/conv3.cpp:50]   --->   Operation 798 'fmul' 'mul_3' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.31ns)   --->   Input mux for Operation 799 '%mul_3_1 = fmul i32 %bitcast_ln42_16, i32 %input_tile_load_16'
ST_20 : Operation 799 [3/3] (5.69ns)   --->   "%mul_3_1 = fmul i32 %bitcast_ln42_16, i32 %input_tile_load_16" [src/conv3.cpp:50]   --->   Operation 799 'fmul' 'mul_3_1' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 800 [1/2] (1.23ns)   --->   "%input_tile_load_17 = load i14 %input_tile_addr_17" [src/conv3.cpp:51]   --->   Operation 800 'load' 'input_tile_load_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_20 : Operation 801 [1/2] (1.23ns)   --->   "%input_tile_load_18 = load i14 %input_tile_addr_18" [src/conv3.cpp:51]   --->   Operation 801 'load' 'input_tile_load_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_20 : Operation 802 [2/2] (1.23ns)   --->   "%input_tile_load_19 = load i14 %input_tile_addr_19" [src/conv3.cpp:51]   --->   Operation 802 'load' 'input_tile_load_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_20 : Operation 803 [1/1] (0.00ns)   --->   "%zext_ln51_32 = zext i14 %add_ln51_31" [src/conv3.cpp:51]   --->   Operation 803 'zext' 'zext_ln51_32' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 804 [1/1] (0.00ns)   --->   "%input_tile_addr_20 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln51_32" [src/conv3.cpp:51]   --->   Operation 804 'getelementptr' 'input_tile_addr_20' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 805 [2/2] (1.23ns)   --->   "%input_tile_load_20 = load i14 %input_tile_addr_20" [src/conv3.cpp:51]   --->   Operation 805 'load' 'input_tile_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>

State 21 <SV = 20> <Delay = 7.01>
ST_21 : Operation 806 [1/1] (0.00ns)   --->   "%bitcast_ln42_17 = bitcast i32 %conv3_weights_load_17" [src/conv3.cpp:42]   --->   Operation 806 'bitcast' 'bitcast_ln42_17' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 807 [1/1] (0.00ns)   --->   "%bitcast_ln42_18 = bitcast i32 %conv3_weights_load_18" [src/conv3.cpp:42]   --->   Operation 807 'bitcast' 'bitcast_ln42_18' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 808 [1/4] (6.43ns)   --->   "%add_0_1 = fadd i32 %add, i32 %mul_0_1" [src/conv3.cpp:49]   --->   Operation 808 'fadd' 'add_0_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 809 [1/3] (7.01ns)   --->   "%mul_2_3 = fmul i32 %bitcast_ln42_13, i32 %input_tile_load_13" [src/conv3.cpp:50]   --->   Operation 809 'fmul' 'mul_2_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 810 [1/3] (7.01ns)   --->   "%mul_2_4 = fmul i32 %bitcast_ln42_14, i32 %input_tile_load_14" [src/conv3.cpp:50]   --->   Operation 810 'fmul' 'mul_2_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 811 [2/3] (7.01ns)   --->   "%mul_3 = fmul i32 %bitcast_ln42_15, i32 %input_tile_load_15" [src/conv3.cpp:50]   --->   Operation 811 'fmul' 'mul_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 812 [2/3] (7.01ns)   --->   "%mul_3_1 = fmul i32 %bitcast_ln42_16, i32 %input_tile_load_16" [src/conv3.cpp:50]   --->   Operation 812 'fmul' 'mul_3_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.31ns)   --->   Input mux for Operation 813 '%mul_3_2 = fmul i32 %bitcast_ln42_17, i32 %input_tile_load_17'
ST_21 : Operation 813 [3/3] (5.69ns)   --->   "%mul_3_2 = fmul i32 %bitcast_ln42_17, i32 %input_tile_load_17" [src/conv3.cpp:50]   --->   Operation 813 'fmul' 'mul_3_2' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.31ns)   --->   Input mux for Operation 814 '%mul_3_3 = fmul i32 %bitcast_ln42_18, i32 %input_tile_load_18'
ST_21 : Operation 814 [3/3] (5.69ns)   --->   "%mul_3_3 = fmul i32 %bitcast_ln42_18, i32 %input_tile_load_18" [src/conv3.cpp:50]   --->   Operation 814 'fmul' 'mul_3_3' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 815 [1/2] (1.23ns)   --->   "%input_tile_load_19 = load i14 %input_tile_addr_19" [src/conv3.cpp:51]   --->   Operation 815 'load' 'input_tile_load_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_21 : Operation 816 [1/1] (0.00ns)   --->   "%zext_ln51_33 = zext i14 %add_ln51_32" [src/conv3.cpp:51]   --->   Operation 816 'zext' 'zext_ln51_33' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 817 [1/1] (0.00ns)   --->   "%input_tile_addr_21 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln51_33" [src/conv3.cpp:51]   --->   Operation 817 'getelementptr' 'input_tile_addr_21' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 818 [1/2] (1.23ns)   --->   "%input_tile_load_20 = load i14 %input_tile_addr_20" [src/conv3.cpp:51]   --->   Operation 818 'load' 'input_tile_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_21 : Operation 819 [2/2] (1.23ns)   --->   "%input_tile_load_21 = load i14 %input_tile_addr_21" [src/conv3.cpp:51]   --->   Operation 819 'load' 'input_tile_load_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>

State 22 <SV = 21> <Delay = 7.01>
ST_22 : Operation 820 [1/1] (0.00ns)   --->   "%bitcast_ln42_19 = bitcast i32 %conv3_weights_load_19" [src/conv3.cpp:42]   --->   Operation 820 'bitcast' 'bitcast_ln42_19' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 821 [1/1] (0.00ns)   --->   "%bitcast_ln42_20 = bitcast i32 %conv3_weights_load_20" [src/conv3.cpp:42]   --->   Operation 821 'bitcast' 'bitcast_ln42_20' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 822 '%add_0_2 = fadd i32 %add_0_1, i32 %mul_0_2'
ST_22 : Operation 822 [4/4] (5.12ns)   --->   "%add_0_2 = fadd i32 %add_0_1, i32 %mul_0_2" [src/conv3.cpp:49]   --->   Operation 822 'fadd' 'add_0_2' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 823 [1/3] (7.01ns)   --->   "%mul_3 = fmul i32 %bitcast_ln42_15, i32 %input_tile_load_15" [src/conv3.cpp:50]   --->   Operation 823 'fmul' 'mul_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 824 [1/3] (7.01ns)   --->   "%mul_3_1 = fmul i32 %bitcast_ln42_16, i32 %input_tile_load_16" [src/conv3.cpp:50]   --->   Operation 824 'fmul' 'mul_3_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 825 [2/3] (7.01ns)   --->   "%mul_3_2 = fmul i32 %bitcast_ln42_17, i32 %input_tile_load_17" [src/conv3.cpp:50]   --->   Operation 825 'fmul' 'mul_3_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 826 [2/3] (7.01ns)   --->   "%mul_3_3 = fmul i32 %bitcast_ln42_18, i32 %input_tile_load_18" [src/conv3.cpp:50]   --->   Operation 826 'fmul' 'mul_3_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 827 '%mul_3_4 = fmul i32 %bitcast_ln42_19, i32 %input_tile_load_19'
ST_22 : Operation 827 [3/3] (5.69ns)   --->   "%mul_3_4 = fmul i32 %bitcast_ln42_19, i32 %input_tile_load_19" [src/conv3.cpp:50]   --->   Operation 827 'fmul' 'mul_3_4' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 828 [1/1] (0.00ns)   --->   "%zext_ln51_34 = zext i14 %add_ln51_33" [src/conv3.cpp:51]   --->   Operation 828 'zext' 'zext_ln51_34' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 829 [1/1] (0.00ns)   --->   "%input_tile_addr_22 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln51_34" [src/conv3.cpp:51]   --->   Operation 829 'getelementptr' 'input_tile_addr_22' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 830 '%mul_4 = fmul i32 %bitcast_ln42_20, i32 %input_tile_load_20'
ST_22 : Operation 830 [3/3] (5.69ns)   --->   "%mul_4 = fmul i32 %bitcast_ln42_20, i32 %input_tile_load_20" [src/conv3.cpp:50]   --->   Operation 830 'fmul' 'mul_4' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 831 [1/2] (1.23ns)   --->   "%input_tile_load_21 = load i14 %input_tile_addr_21" [src/conv3.cpp:51]   --->   Operation 831 'load' 'input_tile_load_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_22 : Operation 832 [2/2] (1.23ns)   --->   "%input_tile_load_22 = load i14 %input_tile_addr_22" [src/conv3.cpp:51]   --->   Operation 832 'load' 'input_tile_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>

State 23 <SV = 22> <Delay = 7.01>
ST_23 : Operation 833 [1/1] (0.00ns)   --->   "%bitcast_ln42_21 = bitcast i32 %conv3_weights_load_21" [src/conv3.cpp:42]   --->   Operation 833 'bitcast' 'bitcast_ln42_21' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 834 [3/4] (6.43ns)   --->   "%add_0_2 = fadd i32 %add_0_1, i32 %mul_0_2" [src/conv3.cpp:49]   --->   Operation 834 'fadd' 'add_0_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 835 [1/3] (7.01ns)   --->   "%mul_3_2 = fmul i32 %bitcast_ln42_17, i32 %input_tile_load_17" [src/conv3.cpp:50]   --->   Operation 835 'fmul' 'mul_3_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 836 [1/3] (7.01ns)   --->   "%mul_3_3 = fmul i32 %bitcast_ln42_18, i32 %input_tile_load_18" [src/conv3.cpp:50]   --->   Operation 836 'fmul' 'mul_3_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 837 [2/3] (7.01ns)   --->   "%mul_3_4 = fmul i32 %bitcast_ln42_19, i32 %input_tile_load_19" [src/conv3.cpp:50]   --->   Operation 837 'fmul' 'mul_3_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 838 [1/1] (0.00ns)   --->   "%zext_ln51_35 = zext i14 %add_ln51_34" [src/conv3.cpp:51]   --->   Operation 838 'zext' 'zext_ln51_35' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 839 [1/1] (0.00ns)   --->   "%input_tile_addr_23 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln51_35" [src/conv3.cpp:51]   --->   Operation 839 'getelementptr' 'input_tile_addr_23' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 840 [2/3] (7.01ns)   --->   "%mul_4 = fmul i32 %bitcast_ln42_20, i32 %input_tile_load_20" [src/conv3.cpp:50]   --->   Operation 840 'fmul' 'mul_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 841 '%mul_4_1 = fmul i32 %bitcast_ln42_21, i32 %input_tile_load_21'
ST_23 : Operation 841 [3/3] (5.69ns)   --->   "%mul_4_1 = fmul i32 %bitcast_ln42_21, i32 %input_tile_load_21" [src/conv3.cpp:50]   --->   Operation 841 'fmul' 'mul_4_1' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 842 [1/2] (1.23ns)   --->   "%input_tile_load_22 = load i14 %input_tile_addr_22" [src/conv3.cpp:51]   --->   Operation 842 'load' 'input_tile_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_23 : Operation 843 [2/2] (1.23ns)   --->   "%input_tile_load_23 = load i14 %input_tile_addr_23" [src/conv3.cpp:51]   --->   Operation 843 'load' 'input_tile_load_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>

State 24 <SV = 23> <Delay = 7.01>
ST_24 : Operation 844 [1/1] (0.00ns)   --->   "%bitcast_ln42_22 = bitcast i32 %conv3_weights_load_22" [src/conv3.cpp:42]   --->   Operation 844 'bitcast' 'bitcast_ln42_22' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 845 [2/4] (6.43ns)   --->   "%add_0_2 = fadd i32 %add_0_1, i32 %mul_0_2" [src/conv3.cpp:49]   --->   Operation 845 'fadd' 'add_0_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 846 [1/3] (7.01ns)   --->   "%mul_3_4 = fmul i32 %bitcast_ln42_19, i32 %input_tile_load_19" [src/conv3.cpp:50]   --->   Operation 846 'fmul' 'mul_3_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 847 [1/1] (0.00ns)   --->   "%zext_ln51_36 = zext i14 %add_ln51_35" [src/conv3.cpp:51]   --->   Operation 847 'zext' 'zext_ln51_36' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 848 [1/1] (0.00ns)   --->   "%input_tile_addr_24 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln51_36" [src/conv3.cpp:51]   --->   Operation 848 'getelementptr' 'input_tile_addr_24' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 849 [1/3] (7.01ns)   --->   "%mul_4 = fmul i32 %bitcast_ln42_20, i32 %input_tile_load_20" [src/conv3.cpp:50]   --->   Operation 849 'fmul' 'mul_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 850 [2/3] (7.01ns)   --->   "%mul_4_1 = fmul i32 %bitcast_ln42_21, i32 %input_tile_load_21" [src/conv3.cpp:50]   --->   Operation 850 'fmul' 'mul_4_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 851 '%mul_4_2 = fmul i32 %bitcast_ln42_22, i32 %input_tile_load_22'
ST_24 : Operation 851 [3/3] (5.69ns)   --->   "%mul_4_2 = fmul i32 %bitcast_ln42_22, i32 %input_tile_load_22" [src/conv3.cpp:50]   --->   Operation 851 'fmul' 'mul_4_2' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 852 [1/2] (1.23ns)   --->   "%input_tile_load_23 = load i14 %input_tile_addr_23" [src/conv3.cpp:51]   --->   Operation 852 'load' 'input_tile_load_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_24 : Operation 853 [2/2] (1.23ns)   --->   "%input_tile_load_24 = load i14 %input_tile_addr_24" [src/conv3.cpp:51]   --->   Operation 853 'load' 'input_tile_load_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>

State 25 <SV = 24> <Delay = 7.01>
ST_25 : Operation 854 [1/1] (0.00ns)   --->   "%bitcast_ln42_23 = bitcast i32 %conv3_weights_load_23" [src/conv3.cpp:42]   --->   Operation 854 'bitcast' 'bitcast_ln42_23' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 855 [1/4] (6.43ns)   --->   "%add_0_2 = fadd i32 %add_0_1, i32 %mul_0_2" [src/conv3.cpp:49]   --->   Operation 855 'fadd' 'add_0_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 856 [1/3] (7.01ns)   --->   "%mul_4_1 = fmul i32 %bitcast_ln42_21, i32 %input_tile_load_21" [src/conv3.cpp:50]   --->   Operation 856 'fmul' 'mul_4_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 857 [2/3] (7.01ns)   --->   "%mul_4_2 = fmul i32 %bitcast_ln42_22, i32 %input_tile_load_22" [src/conv3.cpp:50]   --->   Operation 857 'fmul' 'mul_4_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 858 '%mul_4_3 = fmul i32 %bitcast_ln42_23, i32 %input_tile_load_23'
ST_25 : Operation 858 [3/3] (5.69ns)   --->   "%mul_4_3 = fmul i32 %bitcast_ln42_23, i32 %input_tile_load_23" [src/conv3.cpp:50]   --->   Operation 858 'fmul' 'mul_4_3' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 859 [1/2] (1.23ns)   --->   "%input_tile_load_24 = load i14 %input_tile_addr_24" [src/conv3.cpp:51]   --->   Operation 859 'load' 'input_tile_load_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>

State 26 <SV = 25> <Delay = 7.01>
ST_26 : Operation 860 [1/1] (0.00ns)   --->   "%bitcast_ln42_24 = bitcast i32 %conv3_weights_load_24" [src/conv3.cpp:42]   --->   Operation 860 'bitcast' 'bitcast_ln42_24' <Predicate = true> <Delay = 0.00>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 861 '%add_0_3 = fadd i32 %add_0_2, i32 %mul_0_3'
ST_26 : Operation 861 [4/4] (5.12ns)   --->   "%add_0_3 = fadd i32 %add_0_2, i32 %mul_0_3" [src/conv3.cpp:49]   --->   Operation 861 'fadd' 'add_0_3' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 862 [1/3] (7.01ns)   --->   "%mul_4_2 = fmul i32 %bitcast_ln42_22, i32 %input_tile_load_22" [src/conv3.cpp:50]   --->   Operation 862 'fmul' 'mul_4_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 863 [2/3] (7.01ns)   --->   "%mul_4_3 = fmul i32 %bitcast_ln42_23, i32 %input_tile_load_23" [src/conv3.cpp:50]   --->   Operation 863 'fmul' 'mul_4_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 864 '%mul_4_4 = fmul i32 %bitcast_ln42_24, i32 %input_tile_load_24'
ST_26 : Operation 864 [3/3] (5.69ns)   --->   "%mul_4_4 = fmul i32 %bitcast_ln42_24, i32 %input_tile_load_24" [src/conv3.cpp:50]   --->   Operation 864 'fmul' 'mul_4_4' <Predicate = true> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.01>
ST_27 : Operation 865 [3/4] (6.43ns)   --->   "%add_0_3 = fadd i32 %add_0_2, i32 %mul_0_3" [src/conv3.cpp:49]   --->   Operation 865 'fadd' 'add_0_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 866 [1/3] (7.01ns)   --->   "%mul_4_3 = fmul i32 %bitcast_ln42_23, i32 %input_tile_load_23" [src/conv3.cpp:50]   --->   Operation 866 'fmul' 'mul_4_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 867 [2/3] (7.01ns)   --->   "%mul_4_4 = fmul i32 %bitcast_ln42_24, i32 %input_tile_load_24" [src/conv3.cpp:50]   --->   Operation 867 'fmul' 'mul_4_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.01>
ST_28 : Operation 868 [2/4] (6.43ns)   --->   "%add_0_3 = fadd i32 %add_0_2, i32 %mul_0_3" [src/conv3.cpp:49]   --->   Operation 868 'fadd' 'add_0_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 869 [1/3] (7.01ns)   --->   "%mul_4_4 = fmul i32 %bitcast_ln42_24, i32 %input_tile_load_24" [src/conv3.cpp:50]   --->   Operation 869 'fmul' 'mul_4_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.43>
ST_29 : Operation 870 [1/4] (6.43ns)   --->   "%add_0_3 = fadd i32 %add_0_2, i32 %mul_0_3" [src/conv3.cpp:49]   --->   Operation 870 'fadd' 'add_0_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.43>
ST_30 : [1/1] (1.31ns)   --->   Input mux for Operation 871 '%add_0_4 = fadd i32 %add_0_3, i32 %mul_0_4'
ST_30 : Operation 871 [4/4] (5.12ns)   --->   "%add_0_4 = fadd i32 %add_0_3, i32 %mul_0_4" [src/conv3.cpp:49]   --->   Operation 871 'fadd' 'add_0_4' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.43>
ST_31 : Operation 872 [3/4] (6.43ns)   --->   "%add_0_4 = fadd i32 %add_0_3, i32 %mul_0_4" [src/conv3.cpp:49]   --->   Operation 872 'fadd' 'add_0_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.43>
ST_32 : Operation 873 [2/4] (6.43ns)   --->   "%add_0_4 = fadd i32 %add_0_3, i32 %mul_0_4" [src/conv3.cpp:49]   --->   Operation 873 'fadd' 'add_0_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.43>
ST_33 : Operation 874 [1/4] (6.43ns)   --->   "%add_0_4 = fadd i32 %add_0_3, i32 %mul_0_4" [src/conv3.cpp:49]   --->   Operation 874 'fadd' 'add_0_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.43>
ST_34 : [1/1] (1.31ns)   --->   Input mux for Operation 875 '%add_1 = fadd i32 %add_0_4, i32 %mul_1'
ST_34 : Operation 875 [4/4] (5.12ns)   --->   "%add_1 = fadd i32 %add_0_4, i32 %mul_1" [src/conv3.cpp:49]   --->   Operation 875 'fadd' 'add_1' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.43>
ST_35 : Operation 876 [3/4] (6.43ns)   --->   "%add_1 = fadd i32 %add_0_4, i32 %mul_1" [src/conv3.cpp:49]   --->   Operation 876 'fadd' 'add_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.43>
ST_36 : Operation 877 [2/4] (6.43ns)   --->   "%add_1 = fadd i32 %add_0_4, i32 %mul_1" [src/conv3.cpp:49]   --->   Operation 877 'fadd' 'add_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.43>
ST_37 : Operation 878 [1/4] (6.43ns)   --->   "%add_1 = fadd i32 %add_0_4, i32 %mul_1" [src/conv3.cpp:49]   --->   Operation 878 'fadd' 'add_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.43>
ST_38 : [1/1] (1.31ns)   --->   Input mux for Operation 879 '%add_1_1 = fadd i32 %add_1, i32 %mul_1_1'
ST_38 : Operation 879 [4/4] (5.12ns)   --->   "%add_1_1 = fadd i32 %add_1, i32 %mul_1_1" [src/conv3.cpp:49]   --->   Operation 879 'fadd' 'add_1_1' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.43>
ST_39 : Operation 880 [3/4] (6.43ns)   --->   "%add_1_1 = fadd i32 %add_1, i32 %mul_1_1" [src/conv3.cpp:49]   --->   Operation 880 'fadd' 'add_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.43>
ST_40 : Operation 881 [2/4] (6.43ns)   --->   "%add_1_1 = fadd i32 %add_1, i32 %mul_1_1" [src/conv3.cpp:49]   --->   Operation 881 'fadd' 'add_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.43>
ST_41 : Operation 882 [1/4] (6.43ns)   --->   "%add_1_1 = fadd i32 %add_1, i32 %mul_1_1" [src/conv3.cpp:49]   --->   Operation 882 'fadd' 'add_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.43>
ST_42 : [1/1] (1.31ns)   --->   Input mux for Operation 883 '%add_1_2 = fadd i32 %add_1_1, i32 %mul_1_2'
ST_42 : Operation 883 [4/4] (5.12ns)   --->   "%add_1_2 = fadd i32 %add_1_1, i32 %mul_1_2" [src/conv3.cpp:49]   --->   Operation 883 'fadd' 'add_1_2' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.43>
ST_43 : Operation 884 [3/4] (6.43ns)   --->   "%add_1_2 = fadd i32 %add_1_1, i32 %mul_1_2" [src/conv3.cpp:49]   --->   Operation 884 'fadd' 'add_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.43>
ST_44 : Operation 885 [2/4] (6.43ns)   --->   "%add_1_2 = fadd i32 %add_1_1, i32 %mul_1_2" [src/conv3.cpp:49]   --->   Operation 885 'fadd' 'add_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.43>
ST_45 : Operation 886 [1/4] (6.43ns)   --->   "%add_1_2 = fadd i32 %add_1_1, i32 %mul_1_2" [src/conv3.cpp:49]   --->   Operation 886 'fadd' 'add_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.43>
ST_46 : [1/1] (1.31ns)   --->   Input mux for Operation 887 '%add_1_3 = fadd i32 %add_1_2, i32 %mul_1_3'
ST_46 : Operation 887 [4/4] (5.12ns)   --->   "%add_1_3 = fadd i32 %add_1_2, i32 %mul_1_3" [src/conv3.cpp:49]   --->   Operation 887 'fadd' 'add_1_3' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.43>
ST_47 : Operation 888 [3/4] (6.43ns)   --->   "%add_1_3 = fadd i32 %add_1_2, i32 %mul_1_3" [src/conv3.cpp:49]   --->   Operation 888 'fadd' 'add_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.43>
ST_48 : Operation 889 [2/4] (6.43ns)   --->   "%add_1_3 = fadd i32 %add_1_2, i32 %mul_1_3" [src/conv3.cpp:49]   --->   Operation 889 'fadd' 'add_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.43>
ST_49 : Operation 890 [1/4] (6.43ns)   --->   "%add_1_3 = fadd i32 %add_1_2, i32 %mul_1_3" [src/conv3.cpp:49]   --->   Operation 890 'fadd' 'add_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 6.43>
ST_50 : [1/1] (1.31ns)   --->   Input mux for Operation 891 '%add_1_4 = fadd i32 %add_1_3, i32 %mul_1_4'
ST_50 : Operation 891 [4/4] (5.12ns)   --->   "%add_1_4 = fadd i32 %add_1_3, i32 %mul_1_4" [src/conv3.cpp:49]   --->   Operation 891 'fadd' 'add_1_4' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.43>
ST_51 : Operation 892 [3/4] (6.43ns)   --->   "%add_1_4 = fadd i32 %add_1_3, i32 %mul_1_4" [src/conv3.cpp:49]   --->   Operation 892 'fadd' 'add_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 6.43>
ST_52 : Operation 893 [2/4] (6.43ns)   --->   "%add_1_4 = fadd i32 %add_1_3, i32 %mul_1_4" [src/conv3.cpp:49]   --->   Operation 893 'fadd' 'add_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 6.43>
ST_53 : Operation 894 [1/4] (6.43ns)   --->   "%add_1_4 = fadd i32 %add_1_3, i32 %mul_1_4" [src/conv3.cpp:49]   --->   Operation 894 'fadd' 'add_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 6.43>
ST_54 : [1/1] (1.31ns)   --->   Input mux for Operation 895 '%add_2 = fadd i32 %add_1_4, i32 %mul_2'
ST_54 : Operation 895 [4/4] (5.12ns)   --->   "%add_2 = fadd i32 %add_1_4, i32 %mul_2" [src/conv3.cpp:49]   --->   Operation 895 'fadd' 'add_2' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 6.43>
ST_55 : Operation 896 [3/4] (6.43ns)   --->   "%add_2 = fadd i32 %add_1_4, i32 %mul_2" [src/conv3.cpp:49]   --->   Operation 896 'fadd' 'add_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 6.43>
ST_56 : Operation 897 [2/4] (6.43ns)   --->   "%add_2 = fadd i32 %add_1_4, i32 %mul_2" [src/conv3.cpp:49]   --->   Operation 897 'fadd' 'add_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 6.43>
ST_57 : Operation 898 [1/4] (6.43ns)   --->   "%add_2 = fadd i32 %add_1_4, i32 %mul_2" [src/conv3.cpp:49]   --->   Operation 898 'fadd' 'add_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.43>
ST_58 : [1/1] (1.31ns)   --->   Input mux for Operation 899 '%add_2_1 = fadd i32 %add_2, i32 %mul_2_1'
ST_58 : Operation 899 [4/4] (5.12ns)   --->   "%add_2_1 = fadd i32 %add_2, i32 %mul_2_1" [src/conv3.cpp:49]   --->   Operation 899 'fadd' 'add_2_1' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.43>
ST_59 : Operation 900 [3/4] (6.43ns)   --->   "%add_2_1 = fadd i32 %add_2, i32 %mul_2_1" [src/conv3.cpp:49]   --->   Operation 900 'fadd' 'add_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 6.43>
ST_60 : Operation 901 [2/4] (6.43ns)   --->   "%add_2_1 = fadd i32 %add_2, i32 %mul_2_1" [src/conv3.cpp:49]   --->   Operation 901 'fadd' 'add_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.43>
ST_61 : Operation 902 [1/4] (6.43ns)   --->   "%add_2_1 = fadd i32 %add_2, i32 %mul_2_1" [src/conv3.cpp:49]   --->   Operation 902 'fadd' 'add_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 6.43>
ST_62 : [1/1] (1.31ns)   --->   Input mux for Operation 903 '%add_2_2 = fadd i32 %add_2_1, i32 %mul_2_2'
ST_62 : Operation 903 [4/4] (5.12ns)   --->   "%add_2_2 = fadd i32 %add_2_1, i32 %mul_2_2" [src/conv3.cpp:49]   --->   Operation 903 'fadd' 'add_2_2' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 6.43>
ST_63 : Operation 904 [3/4] (6.43ns)   --->   "%add_2_2 = fadd i32 %add_2_1, i32 %mul_2_2" [src/conv3.cpp:49]   --->   Operation 904 'fadd' 'add_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 6.43>
ST_64 : Operation 905 [2/4] (6.43ns)   --->   "%add_2_2 = fadd i32 %add_2_1, i32 %mul_2_2" [src/conv3.cpp:49]   --->   Operation 905 'fadd' 'add_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 6.43>
ST_65 : Operation 906 [1/4] (6.43ns)   --->   "%add_2_2 = fadd i32 %add_2_1, i32 %mul_2_2" [src/conv3.cpp:49]   --->   Operation 906 'fadd' 'add_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 6.43>
ST_66 : [1/1] (1.31ns)   --->   Input mux for Operation 907 '%add_2_3 = fadd i32 %add_2_2, i32 %mul_2_3'
ST_66 : Operation 907 [4/4] (5.12ns)   --->   "%add_2_3 = fadd i32 %add_2_2, i32 %mul_2_3" [src/conv3.cpp:49]   --->   Operation 907 'fadd' 'add_2_3' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 6.43>
ST_67 : Operation 908 [3/4] (6.43ns)   --->   "%add_2_3 = fadd i32 %add_2_2, i32 %mul_2_3" [src/conv3.cpp:49]   --->   Operation 908 'fadd' 'add_2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 6.43>
ST_68 : Operation 909 [2/4] (6.43ns)   --->   "%add_2_3 = fadd i32 %add_2_2, i32 %mul_2_3" [src/conv3.cpp:49]   --->   Operation 909 'fadd' 'add_2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 6.43>
ST_69 : Operation 910 [1/4] (6.43ns)   --->   "%add_2_3 = fadd i32 %add_2_2, i32 %mul_2_3" [src/conv3.cpp:49]   --->   Operation 910 'fadd' 'add_2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 6.43>
ST_70 : [1/1] (1.31ns)   --->   Input mux for Operation 911 '%add_2_4 = fadd i32 %add_2_3, i32 %mul_2_4'
ST_70 : Operation 911 [4/4] (5.12ns)   --->   "%add_2_4 = fadd i32 %add_2_3, i32 %mul_2_4" [src/conv3.cpp:49]   --->   Operation 911 'fadd' 'add_2_4' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 6.43>
ST_71 : Operation 912 [3/4] (6.43ns)   --->   "%add_2_4 = fadd i32 %add_2_3, i32 %mul_2_4" [src/conv3.cpp:49]   --->   Operation 912 'fadd' 'add_2_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 6.43>
ST_72 : Operation 913 [2/4] (6.43ns)   --->   "%add_2_4 = fadd i32 %add_2_3, i32 %mul_2_4" [src/conv3.cpp:49]   --->   Operation 913 'fadd' 'add_2_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 6.43>
ST_73 : Operation 914 [1/4] (6.43ns)   --->   "%add_2_4 = fadd i32 %add_2_3, i32 %mul_2_4" [src/conv3.cpp:49]   --->   Operation 914 'fadd' 'add_2_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 6.43>
ST_74 : [1/1] (1.31ns)   --->   Input mux for Operation 915 '%add_3 = fadd i32 %add_2_4, i32 %mul_3'
ST_74 : Operation 915 [4/4] (5.12ns)   --->   "%add_3 = fadd i32 %add_2_4, i32 %mul_3" [src/conv3.cpp:49]   --->   Operation 915 'fadd' 'add_3' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 6.43>
ST_75 : Operation 916 [3/4] (6.43ns)   --->   "%add_3 = fadd i32 %add_2_4, i32 %mul_3" [src/conv3.cpp:49]   --->   Operation 916 'fadd' 'add_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 6.43>
ST_76 : Operation 917 [2/4] (6.43ns)   --->   "%add_3 = fadd i32 %add_2_4, i32 %mul_3" [src/conv3.cpp:49]   --->   Operation 917 'fadd' 'add_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 6.43>
ST_77 : Operation 918 [1/4] (6.43ns)   --->   "%add_3 = fadd i32 %add_2_4, i32 %mul_3" [src/conv3.cpp:49]   --->   Operation 918 'fadd' 'add_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 6.43>
ST_78 : [1/1] (1.31ns)   --->   Input mux for Operation 919 '%add_3_1 = fadd i32 %add_3, i32 %mul_3_1'
ST_78 : Operation 919 [4/4] (5.12ns)   --->   "%add_3_1 = fadd i32 %add_3, i32 %mul_3_1" [src/conv3.cpp:49]   --->   Operation 919 'fadd' 'add_3_1' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 6.43>
ST_79 : Operation 920 [3/4] (6.43ns)   --->   "%add_3_1 = fadd i32 %add_3, i32 %mul_3_1" [src/conv3.cpp:49]   --->   Operation 920 'fadd' 'add_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 6.43>
ST_80 : Operation 921 [2/4] (6.43ns)   --->   "%add_3_1 = fadd i32 %add_3, i32 %mul_3_1" [src/conv3.cpp:49]   --->   Operation 921 'fadd' 'add_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 6.43>
ST_81 : Operation 922 [1/4] (6.43ns)   --->   "%add_3_1 = fadd i32 %add_3, i32 %mul_3_1" [src/conv3.cpp:49]   --->   Operation 922 'fadd' 'add_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 6.43>
ST_82 : [1/1] (1.31ns)   --->   Input mux for Operation 923 '%add_3_2 = fadd i32 %add_3_1, i32 %mul_3_2'
ST_82 : Operation 923 [4/4] (5.12ns)   --->   "%add_3_2 = fadd i32 %add_3_1, i32 %mul_3_2" [src/conv3.cpp:49]   --->   Operation 923 'fadd' 'add_3_2' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 6.43>
ST_83 : Operation 924 [3/4] (6.43ns)   --->   "%add_3_2 = fadd i32 %add_3_1, i32 %mul_3_2" [src/conv3.cpp:49]   --->   Operation 924 'fadd' 'add_3_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 6.43>
ST_84 : Operation 925 [2/4] (6.43ns)   --->   "%add_3_2 = fadd i32 %add_3_1, i32 %mul_3_2" [src/conv3.cpp:49]   --->   Operation 925 'fadd' 'add_3_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 6.43>
ST_85 : Operation 926 [1/4] (6.43ns)   --->   "%add_3_2 = fadd i32 %add_3_1, i32 %mul_3_2" [src/conv3.cpp:49]   --->   Operation 926 'fadd' 'add_3_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 6.43>
ST_86 : [1/1] (1.31ns)   --->   Input mux for Operation 927 '%add_3_3 = fadd i32 %add_3_2, i32 %mul_3_3'
ST_86 : Operation 927 [4/4] (5.12ns)   --->   "%add_3_3 = fadd i32 %add_3_2, i32 %mul_3_3" [src/conv3.cpp:49]   --->   Operation 927 'fadd' 'add_3_3' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 6.43>
ST_87 : Operation 928 [3/4] (6.43ns)   --->   "%add_3_3 = fadd i32 %add_3_2, i32 %mul_3_3" [src/conv3.cpp:49]   --->   Operation 928 'fadd' 'add_3_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 6.43>
ST_88 : Operation 929 [2/4] (6.43ns)   --->   "%add_3_3 = fadd i32 %add_3_2, i32 %mul_3_3" [src/conv3.cpp:49]   --->   Operation 929 'fadd' 'add_3_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 6.43>
ST_89 : Operation 930 [1/4] (6.43ns)   --->   "%add_3_3 = fadd i32 %add_3_2, i32 %mul_3_3" [src/conv3.cpp:49]   --->   Operation 930 'fadd' 'add_3_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 6.43>
ST_90 : [1/1] (1.31ns)   --->   Input mux for Operation 931 '%add_3_4 = fadd i32 %add_3_3, i32 %mul_3_4'
ST_90 : Operation 931 [4/4] (5.12ns)   --->   "%add_3_4 = fadd i32 %add_3_3, i32 %mul_3_4" [src/conv3.cpp:49]   --->   Operation 931 'fadd' 'add_3_4' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 6.43>
ST_91 : Operation 932 [3/4] (6.43ns)   --->   "%add_3_4 = fadd i32 %add_3_3, i32 %mul_3_4" [src/conv3.cpp:49]   --->   Operation 932 'fadd' 'add_3_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 6.43>
ST_92 : Operation 933 [2/4] (6.43ns)   --->   "%add_3_4 = fadd i32 %add_3_3, i32 %mul_3_4" [src/conv3.cpp:49]   --->   Operation 933 'fadd' 'add_3_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 6.43>
ST_93 : Operation 934 [1/4] (6.43ns)   --->   "%add_3_4 = fadd i32 %add_3_3, i32 %mul_3_4" [src/conv3.cpp:49]   --->   Operation 934 'fadd' 'add_3_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 6.43>
ST_94 : [1/1] (1.31ns)   --->   Input mux for Operation 935 '%add_4 = fadd i32 %add_3_4, i32 %mul_4'
ST_94 : Operation 935 [4/4] (5.12ns)   --->   "%add_4 = fadd i32 %add_3_4, i32 %mul_4" [src/conv3.cpp:49]   --->   Operation 935 'fadd' 'add_4' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 6.43>
ST_95 : Operation 936 [3/4] (6.43ns)   --->   "%add_4 = fadd i32 %add_3_4, i32 %mul_4" [src/conv3.cpp:49]   --->   Operation 936 'fadd' 'add_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 6.43>
ST_96 : Operation 937 [2/4] (6.43ns)   --->   "%add_4 = fadd i32 %add_3_4, i32 %mul_4" [src/conv3.cpp:49]   --->   Operation 937 'fadd' 'add_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 6.43>
ST_97 : Operation 938 [1/4] (6.43ns)   --->   "%add_4 = fadd i32 %add_3_4, i32 %mul_4" [src/conv3.cpp:49]   --->   Operation 938 'fadd' 'add_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 6.43>
ST_98 : [1/1] (1.31ns)   --->   Input mux for Operation 939 '%add_4_1 = fadd i32 %add_4, i32 %mul_4_1'
ST_98 : Operation 939 [4/4] (5.12ns)   --->   "%add_4_1 = fadd i32 %add_4, i32 %mul_4_1" [src/conv3.cpp:49]   --->   Operation 939 'fadd' 'add_4_1' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 6.43>
ST_99 : Operation 940 [3/4] (6.43ns)   --->   "%add_4_1 = fadd i32 %add_4, i32 %mul_4_1" [src/conv3.cpp:49]   --->   Operation 940 'fadd' 'add_4_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 6.43>
ST_100 : Operation 941 [2/4] (6.43ns)   --->   "%add_4_1 = fadd i32 %add_4, i32 %mul_4_1" [src/conv3.cpp:49]   --->   Operation 941 'fadd' 'add_4_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 6.43>
ST_101 : Operation 942 [1/4] (6.43ns)   --->   "%add_4_1 = fadd i32 %add_4, i32 %mul_4_1" [src/conv3.cpp:49]   --->   Operation 942 'fadd' 'add_4_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 963 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 963 'ret' 'ret_ln0' <Predicate = (icmp_ln42)> <Delay = 0.00>

State 102 <SV = 101> <Delay = 6.43>
ST_102 : [1/1] (1.31ns)   --->   Input mux for Operation 943 '%add_4_2 = fadd i32 %add_4_1, i32 %mul_4_2'
ST_102 : Operation 943 [4/4] (5.12ns)   --->   "%add_4_2 = fadd i32 %add_4_1, i32 %mul_4_2" [src/conv3.cpp:49]   --->   Operation 943 'fadd' 'add_4_2' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 6.43>
ST_103 : Operation 944 [3/4] (6.43ns)   --->   "%add_4_2 = fadd i32 %add_4_1, i32 %mul_4_2" [src/conv3.cpp:49]   --->   Operation 944 'fadd' 'add_4_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 6.43>
ST_104 : Operation 945 [2/4] (6.43ns)   --->   "%add_4_2 = fadd i32 %add_4_1, i32 %mul_4_2" [src/conv3.cpp:49]   --->   Operation 945 'fadd' 'add_4_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 6.43>
ST_105 : Operation 946 [1/4] (6.43ns)   --->   "%add_4_2 = fadd i32 %add_4_1, i32 %mul_4_2" [src/conv3.cpp:49]   --->   Operation 946 'fadd' 'add_4_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 6.43>
ST_106 : [1/1] (1.31ns)   --->   Input mux for Operation 947 '%add_4_3 = fadd i32 %add_4_2, i32 %mul_4_3'
ST_106 : Operation 947 [4/4] (5.12ns)   --->   "%add_4_3 = fadd i32 %add_4_2, i32 %mul_4_3" [src/conv3.cpp:49]   --->   Operation 947 'fadd' 'add_4_3' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 6.43>
ST_107 : Operation 948 [3/4] (6.43ns)   --->   "%add_4_3 = fadd i32 %add_4_2, i32 %mul_4_3" [src/conv3.cpp:49]   --->   Operation 948 'fadd' 'add_4_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 6.43>
ST_108 : Operation 949 [2/4] (6.43ns)   --->   "%add_4_3 = fadd i32 %add_4_2, i32 %mul_4_3" [src/conv3.cpp:49]   --->   Operation 949 'fadd' 'add_4_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 6.43>
ST_109 : Operation 950 [1/4] (6.43ns)   --->   "%add_4_3 = fadd i32 %add_4_2, i32 %mul_4_3" [src/conv3.cpp:49]   --->   Operation 950 'fadd' 'add_4_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 6.43>
ST_110 : [1/1] (1.31ns)   --->   Input mux for Operation 951 '%add_4_4 = fadd i32 %add_4_3, i32 %mul_4_4'
ST_110 : Operation 951 [4/4] (5.12ns)   --->   "%add_4_4 = fadd i32 %add_4_3, i32 %mul_4_4" [src/conv3.cpp:49]   --->   Operation 951 'fadd' 'add_4_4' <Predicate = true> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 6.43>
ST_111 : Operation 952 [3/4] (6.43ns)   --->   "%add_4_4 = fadd i32 %add_4_3, i32 %mul_4_4" [src/conv3.cpp:49]   --->   Operation 952 'fadd' 'add_4_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 6.43>
ST_112 : Operation 953 [2/4] (6.43ns)   --->   "%add_4_4 = fadd i32 %add_4_3, i32 %mul_4_4" [src/conv3.cpp:49]   --->   Operation 953 'fadd' 'add_4_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 6.43>
ST_113 : Operation 954 [1/4] (6.43ns)   --->   "%add_4_4 = fadd i32 %add_4_3, i32 %mul_4_4" [src/conv3.cpp:49]   --->   Operation 954 'fadd' 'add_4_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 1.23>
ST_114 : Operation 955 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_str"   --->   Operation 955 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 956 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9248, i64 9248, i64 9248"   --->   Operation 956 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 957 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 957 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 958 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_43_5_VITIS_LOOP_44_6_str"   --->   Operation 958 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 959 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 959 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 960 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [src/conv3.cpp:44]   --->   Operation 960 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 961 [1/1] (1.23ns)   --->   "%store_ln49 = store i32 %add_4_4, i9 %layer3_output_tile_addr" [src/conv3.cpp:49]   --->   Operation 961 'store' 'store_ln49' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_114 : Operation 962 [1/1] (0.00ns)   --->   "%br_ln44 = br void %VITIS_LOOP_45_7" [src/conv3.cpp:44]   --->   Operation 962 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten68') [8]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten68' [10]  (0.427 ns)

 <State 2>: 6.687ns
The critical path consists of the following:
	'load' operation ('tw_load', src/conv3.cpp:44) on local variable 'tw' [26]  (0.000 ns)
	'icmp' operation ('icmp_ln44', src/conv3.cpp:44) [169]  (0.789 ns)
	'and' operation ('and_ln42', src/conv3.cpp:42) [170]  (0.287 ns)
	'or' operation ('or_ln43', src/conv3.cpp:43) [173]  (0.000 ns)
	'select' operation ('select_ln43', src/conv3.cpp:43) [174]  (0.414 ns)
	multiplexor before operation 'sitofp' with delay (0.794 ns)
'sitofp' operation ('x_assign_3_0_2', src/conv3.cpp:48) [289]  (4.403 ns)

 <State 3>: 5.986ns
The critical path consists of the following:
	'add' operation ('empty_128', src/conv3.cpp:43) [189]  (0.789 ns)
	multiplexor before operation 'sitofp' with delay (0.489 ns)
'sitofp' operation ('x_assign', src/conv3.cpp:43) [191]  (4.708 ns)

 <State 4>: 5.986ns
The critical path consists of the following:
	'add' operation ('add_ln48', src/conv3.cpp:48) [223]  (0.789 ns)
	multiplexor before operation 'sitofp' with delay (0.489 ns)
'sitofp' operation ('x_assign_5', src/conv3.cpp:48) [225]  (4.708 ns)

 <State 5>: 6.570ns
The critical path consists of the following:
	'sitofp' operation ('x_assign_3_0_2', src/conv3.cpp:48) [289]  (5.197 ns)
	'call' operation ('x_assign_4_0_2', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv3.cpp:48) to 'generic_fmax<float>' [290]  (1.373 ns)

 <State 6>: 6.570ns
The critical path consists of the following:
	'sitofp' operation ('x_assign', src/conv3.cpp:43) [191]  (5.197 ns)
	'call' operation ('x_assign_1', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv3.cpp:47) to 'generic_fmax<float>' [192]  (1.373 ns)

 <State 7>: 6.835ns
The critical path consists of the following:
	'call' operation ('x_assign_6', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->src/conv3.cpp:47) to 'generic_fmin<float>' [193]  (1.465 ns)
	'add' operation ('add_ln346', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47) [201]  (0.765 ns)
	'select' operation ('select_ln18', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47) [205]  (0.398 ns)
	'shl' operation ('shl_ln18', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47) [209]  (1.388 ns)
	'select' operation ('select_ln18_2', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47) [213]  (0.403 ns)
	'sub' operation ('sub_ln59', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47) [214]  (0.787 ns)
	'select' operation ('select_ln59', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->src/conv3.cpp:47) [215]  (0.000 ns)
	'add' operation ('add_ln51_1', src/conv3.cpp:51) [217]  (0.798 ns)
	'add' operation ('add_ln51_2', src/conv3.cpp:51) [221]  (0.831 ns)

 <State 8>: 6.570ns
The critical path consists of the following:
	'sitofp' operation ('x_assign_3_0_1', src/conv3.cpp:48) [258]  (5.197 ns)
	'call' operation ('x_assign_4_0_1', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv3.cpp:48) to 'generic_fmax<float>' [259]  (1.373 ns)

 <State 9>: 6.570ns
The critical path consists of the following:
	'sitofp' operation ('x_assign_3_0_3', src/conv3.cpp:48) [322]  (5.197 ns)
	'call' operation ('x_assign_4_0_3', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv3.cpp:48) to 'generic_fmax<float>' [323]  (1.373 ns)

 <State 10>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.316 ns)
'fmul' operation ('mul_0_2', src/conv3.cpp:50) [318]  (5.700 ns)

 <State 11>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.316 ns)
'fmul' operation ('mul', src/conv3.cpp:50) [254]  (5.700 ns)

 <State 12>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv3.cpp:50) [254]  (7.016 ns)

 <State 13>: 7.019ns
The critical path consists of the following:
	'sitofp' operation ('x_assign_2_mid1', src/conv3.cpp:43) [180]  (5.197 ns)
	'select' operation ('select_ln43_2', src/conv3.cpp:43) [181]  (0.449 ns)
	'call' operation ('x_assign_1_2', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv3.cpp:47) to 'generic_fmax<float>' [449]  (1.373 ns)

 <State 14>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_0_1', src/conv3.cpp:50) [287]  (7.016 ns)

 <State 15>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_0_3', src/conv3.cpp:50) [351]  (7.016 ns)

 <State 16>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_0_4', src/conv3.cpp:50) [384]  (7.016 ns)

 <State 17>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1', src/conv3.cpp:50) [435]  (7.016 ns)

 <State 18>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_2', src/conv3.cpp:50) [441]  (7.016 ns)

 <State 19>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_4', src/conv3.cpp:50) [447]  (7.016 ns)

 <State 20>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_2_1', src/conv3.cpp:50) [498]  (7.016 ns)

 <State 21>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_2_3', src/conv3.cpp:50) [504]  (7.016 ns)

 <State 22>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_3', src/conv3.cpp:50) [558]  (7.016 ns)

 <State 23>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_3_2', src/conv3.cpp:50) [564]  (7.016 ns)

 <State 24>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_3_4', src/conv3.cpp:50) [570]  (7.016 ns)

 <State 25>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_4_1', src/conv3.cpp:50) [624]  (7.016 ns)

 <State 26>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_4_2', src/conv3.cpp:50) [627]  (7.016 ns)

 <State 27>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_4_3', src/conv3.cpp:50) [630]  (7.016 ns)

 <State 28>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_4_4', src/conv3.cpp:50) [633]  (7.016 ns)

 <State 29>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_0_3', src/conv3.cpp:49) [352]  (6.437 ns)

 <State 30>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.316 ns)
'fadd' operation ('add_0_4', src/conv3.cpp:49) [385]  (5.121 ns)

 <State 31>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_0_4', src/conv3.cpp:49) [385]  (6.437 ns)

 <State 32>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_0_4', src/conv3.cpp:49) [385]  (6.437 ns)

 <State 33>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_0_4', src/conv3.cpp:49) [385]  (6.437 ns)

 <State 34>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.316 ns)
'fadd' operation ('add_1', src/conv3.cpp:49) [436]  (5.121 ns)

 <State 35>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_1', src/conv3.cpp:49) [436]  (6.437 ns)

 <State 36>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_1', src/conv3.cpp:49) [436]  (6.437 ns)

 <State 37>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_1', src/conv3.cpp:49) [436]  (6.437 ns)

 <State 38>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.316 ns)
'fadd' operation ('add_1_1', src/conv3.cpp:49) [439]  (5.121 ns)

 <State 39>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_1_1', src/conv3.cpp:49) [439]  (6.437 ns)

 <State 40>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_1_1', src/conv3.cpp:49) [439]  (6.437 ns)

 <State 41>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_1_1', src/conv3.cpp:49) [439]  (6.437 ns)

 <State 42>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.316 ns)
'fadd' operation ('add_1_2', src/conv3.cpp:49) [442]  (5.121 ns)

 <State 43>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_1_2', src/conv3.cpp:49) [442]  (6.437 ns)

 <State 44>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_1_2', src/conv3.cpp:49) [442]  (6.437 ns)

 <State 45>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_1_2', src/conv3.cpp:49) [442]  (6.437 ns)

 <State 46>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.316 ns)
'fadd' operation ('add_1_3', src/conv3.cpp:49) [445]  (5.121 ns)

 <State 47>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_1_3', src/conv3.cpp:49) [445]  (6.437 ns)

 <State 48>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_1_3', src/conv3.cpp:49) [445]  (6.437 ns)

 <State 49>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_1_3', src/conv3.cpp:49) [445]  (6.437 ns)

 <State 50>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.316 ns)
'fadd' operation ('add_1_4', src/conv3.cpp:49) [448]  (5.121 ns)

 <State 51>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_1_4', src/conv3.cpp:49) [448]  (6.437 ns)

 <State 52>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_1_4', src/conv3.cpp:49) [448]  (6.437 ns)

 <State 53>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_1_4', src/conv3.cpp:49) [448]  (6.437 ns)

 <State 54>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.316 ns)
'fadd' operation ('add_2', src/conv3.cpp:49) [496]  (5.121 ns)

 <State 55>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_2', src/conv3.cpp:49) [496]  (6.437 ns)

 <State 56>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_2', src/conv3.cpp:49) [496]  (6.437 ns)

 <State 57>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_2', src/conv3.cpp:49) [496]  (6.437 ns)

 <State 58>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.316 ns)
'fadd' operation ('add_2_1', src/conv3.cpp:49) [499]  (5.121 ns)

 <State 59>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_2_1', src/conv3.cpp:49) [499]  (6.437 ns)

 <State 60>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_2_1', src/conv3.cpp:49) [499]  (6.437 ns)

 <State 61>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_2_1', src/conv3.cpp:49) [499]  (6.437 ns)

 <State 62>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.316 ns)
'fadd' operation ('add_2_2', src/conv3.cpp:49) [502]  (5.121 ns)

 <State 63>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_2_2', src/conv3.cpp:49) [502]  (6.437 ns)

 <State 64>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_2_2', src/conv3.cpp:49) [502]  (6.437 ns)

 <State 65>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_2_2', src/conv3.cpp:49) [502]  (6.437 ns)

 <State 66>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.316 ns)
'fadd' operation ('add_2_3', src/conv3.cpp:49) [505]  (5.121 ns)

 <State 67>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_2_3', src/conv3.cpp:49) [505]  (6.437 ns)

 <State 68>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_2_3', src/conv3.cpp:49) [505]  (6.437 ns)

 <State 69>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_2_3', src/conv3.cpp:49) [505]  (6.437 ns)

 <State 70>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.316 ns)
'fadd' operation ('add_2_4', src/conv3.cpp:49) [508]  (5.121 ns)

 <State 71>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_2_4', src/conv3.cpp:49) [508]  (6.437 ns)

 <State 72>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_2_4', src/conv3.cpp:49) [508]  (6.437 ns)

 <State 73>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_2_4', src/conv3.cpp:49) [508]  (6.437 ns)

 <State 74>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.316 ns)
'fadd' operation ('add_3', src/conv3.cpp:49) [559]  (5.121 ns)

 <State 75>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_3', src/conv3.cpp:49) [559]  (6.437 ns)

 <State 76>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_3', src/conv3.cpp:49) [559]  (6.437 ns)

 <State 77>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_3', src/conv3.cpp:49) [559]  (6.437 ns)

 <State 78>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.316 ns)
'fadd' operation ('add_3_1', src/conv3.cpp:49) [562]  (5.121 ns)

 <State 79>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_3_1', src/conv3.cpp:49) [562]  (6.437 ns)

 <State 80>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_3_1', src/conv3.cpp:49) [562]  (6.437 ns)

 <State 81>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_3_1', src/conv3.cpp:49) [562]  (6.437 ns)

 <State 82>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.316 ns)
'fadd' operation ('add_3_2', src/conv3.cpp:49) [565]  (5.121 ns)

 <State 83>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_3_2', src/conv3.cpp:49) [565]  (6.437 ns)

 <State 84>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_3_2', src/conv3.cpp:49) [565]  (6.437 ns)

 <State 85>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_3_2', src/conv3.cpp:49) [565]  (6.437 ns)

 <State 86>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.316 ns)
'fadd' operation ('add_3_3', src/conv3.cpp:49) [568]  (5.121 ns)

 <State 87>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_3_3', src/conv3.cpp:49) [568]  (6.437 ns)

 <State 88>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_3_3', src/conv3.cpp:49) [568]  (6.437 ns)

 <State 89>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_3_3', src/conv3.cpp:49) [568]  (6.437 ns)

 <State 90>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.316 ns)
'fadd' operation ('add_3_4', src/conv3.cpp:49) [571]  (5.121 ns)

 <State 91>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_3_4', src/conv3.cpp:49) [571]  (6.437 ns)

 <State 92>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_3_4', src/conv3.cpp:49) [571]  (6.437 ns)

 <State 93>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_3_4', src/conv3.cpp:49) [571]  (6.437 ns)

 <State 94>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.316 ns)
'fadd' operation ('add_4', src/conv3.cpp:49) [622]  (5.121 ns)

 <State 95>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_4', src/conv3.cpp:49) [622]  (6.437 ns)

 <State 96>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_4', src/conv3.cpp:49) [622]  (6.437 ns)

 <State 97>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_4', src/conv3.cpp:49) [622]  (6.437 ns)

 <State 98>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.316 ns)
'fadd' operation ('add_4_1', src/conv3.cpp:49) [625]  (5.121 ns)

 <State 99>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_4_1', src/conv3.cpp:49) [625]  (6.437 ns)

 <State 100>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_4_1', src/conv3.cpp:49) [625]  (6.437 ns)

 <State 101>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_4_1', src/conv3.cpp:49) [625]  (6.437 ns)

 <State 102>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.316 ns)
'fadd' operation ('add_4_2', src/conv3.cpp:49) [628]  (5.121 ns)

 <State 103>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_4_2', src/conv3.cpp:49) [628]  (6.437 ns)

 <State 104>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_4_2', src/conv3.cpp:49) [628]  (6.437 ns)

 <State 105>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_4_2', src/conv3.cpp:49) [628]  (6.437 ns)

 <State 106>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.316 ns)
'fadd' operation ('add_4_3', src/conv3.cpp:49) [631]  (5.121 ns)

 <State 107>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_4_3', src/conv3.cpp:49) [631]  (6.437 ns)

 <State 108>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_4_3', src/conv3.cpp:49) [631]  (6.437 ns)

 <State 109>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_4_3', src/conv3.cpp:49) [631]  (6.437 ns)

 <State 110>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.316 ns)
'fadd' operation ('add_4_4', src/conv3.cpp:49) [634]  (5.121 ns)

 <State 111>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_4_4', src/conv3.cpp:49) [634]  (6.437 ns)

 <State 112>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_4_4', src/conv3.cpp:49) [634]  (6.437 ns)

 <State 113>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_4_4', src/conv3.cpp:49) [634]  (6.437 ns)

 <State 114>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln49', src/conv3.cpp:49) of variable 'add_4_4', src/conv3.cpp:49 on array 'layer3_output_tile' [635]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
