Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Dec 23 21:55:57 2021
| Host         : DESKTOP-U5LPIJT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RTMtop_timing_summary_routed.rpt -pb RTMtop_timing_summary_routed.pb -rpx RTMtop_timing_summary_routed.rpx -warn_on_violation
| Design       : RTMtop
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    9           
TIMING-18  Warning           Missing input or output delay  3           
TIMING-20  Warning           Non-clocked latch              2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (15)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (15)
5. checking no_input_delay (3)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (15)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: RTMsm/FSM_onehot_PS_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: RTMsm/FSM_onehot_PS_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: RTMsm/FSM_onehot_PS_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: clkdiv/clk_div_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: superslowclk/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (15)
-------------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.597        0.000                      0                  106        0.263        0.000                      0                  106        3.500        0.000                       0                    55  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.597        0.000                      0                  106        0.263        0.000                      0                  106        3.500        0.000                       0                    55  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.597ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.597ns  (required time - arrival time)
  Source:                 clkdiv/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.819ns  (logic 0.766ns (20.057%)  route 3.053ns (79.943%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.757     5.391    clkdiv/clk_IBUF_BUFG
    SLICE_X42Y43         FDRE                                         r  clkdiv/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.518     5.909 f  clkdiv/count_reg[23]/Q
                         net (fo=2, routed)           1.138     7.047    clkdiv/count_reg[23]
    SLICE_X43Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.171 r  clkdiv/count[0]_i_5/O
                         net (fo=1, routed)           0.545     7.717    clkdiv/count[0]_i_5_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I2_O)        0.124     7.841 r  clkdiv/count[0]_i_1/O
                         net (fo=27, routed)          1.370     9.210    clkdiv/clear
    SLICE_X42Y44         FDRE                                         r  clkdiv/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.579    14.937    clkdiv/clk_IBUF_BUFG
    SLICE_X42Y44         FDRE                                         r  clkdiv/count_reg[24]/C
                         clock pessimism              0.429    15.366    
                         clock uncertainty           -0.035    15.331    
    SLICE_X42Y44         FDRE (Setup_fdre_C_R)       -0.524    14.807    clkdiv/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                          -9.210    
  -------------------------------------------------------------------
                         slack                                  5.597    

Slack (MET) :             5.597ns  (required time - arrival time)
  Source:                 clkdiv/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.819ns  (logic 0.766ns (20.057%)  route 3.053ns (79.943%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.757     5.391    clkdiv/clk_IBUF_BUFG
    SLICE_X42Y43         FDRE                                         r  clkdiv/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.518     5.909 f  clkdiv/count_reg[23]/Q
                         net (fo=2, routed)           1.138     7.047    clkdiv/count_reg[23]
    SLICE_X43Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.171 r  clkdiv/count[0]_i_5/O
                         net (fo=1, routed)           0.545     7.717    clkdiv/count[0]_i_5_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I2_O)        0.124     7.841 r  clkdiv/count[0]_i_1/O
                         net (fo=27, routed)          1.370     9.210    clkdiv/clear
    SLICE_X42Y44         FDRE                                         r  clkdiv/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.579    14.937    clkdiv/clk_IBUF_BUFG
    SLICE_X42Y44         FDRE                                         r  clkdiv/count_reg[25]/C
                         clock pessimism              0.429    15.366    
                         clock uncertainty           -0.035    15.331    
    SLICE_X42Y44         FDRE (Setup_fdre_C_R)       -0.524    14.807    clkdiv/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                          -9.210    
  -------------------------------------------------------------------
                         slack                                  5.597    

Slack (MET) :             5.760ns  (required time - arrival time)
  Source:                 clkdiv/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 0.766ns (20.811%)  route 2.915ns (79.189%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.757     5.391    clkdiv/clk_IBUF_BUFG
    SLICE_X42Y43         FDRE                                         r  clkdiv/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.518     5.909 f  clkdiv/count_reg[23]/Q
                         net (fo=2, routed)           1.138     7.047    clkdiv/count_reg[23]
    SLICE_X43Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.171 r  clkdiv/count[0]_i_5/O
                         net (fo=1, routed)           0.545     7.717    clkdiv/count[0]_i_5_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I2_O)        0.124     7.841 r  clkdiv/count[0]_i_1/O
                         net (fo=27, routed)          1.231     9.072    clkdiv/clear
    SLICE_X42Y43         FDRE                                         r  clkdiv/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.579    14.937    clkdiv/clk_IBUF_BUFG
    SLICE_X42Y43         FDRE                                         r  clkdiv/count_reg[20]/C
                         clock pessimism              0.454    15.391    
                         clock uncertainty           -0.035    15.356    
    SLICE_X42Y43         FDRE (Setup_fdre_C_R)       -0.524    14.832    clkdiv/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -9.072    
  -------------------------------------------------------------------
                         slack                                  5.760    

Slack (MET) :             5.760ns  (required time - arrival time)
  Source:                 clkdiv/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 0.766ns (20.811%)  route 2.915ns (79.189%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.757     5.391    clkdiv/clk_IBUF_BUFG
    SLICE_X42Y43         FDRE                                         r  clkdiv/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.518     5.909 f  clkdiv/count_reg[23]/Q
                         net (fo=2, routed)           1.138     7.047    clkdiv/count_reg[23]
    SLICE_X43Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.171 r  clkdiv/count[0]_i_5/O
                         net (fo=1, routed)           0.545     7.717    clkdiv/count[0]_i_5_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I2_O)        0.124     7.841 r  clkdiv/count[0]_i_1/O
                         net (fo=27, routed)          1.231     9.072    clkdiv/clear
    SLICE_X42Y43         FDRE                                         r  clkdiv/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.579    14.937    clkdiv/clk_IBUF_BUFG
    SLICE_X42Y43         FDRE                                         r  clkdiv/count_reg[21]/C
                         clock pessimism              0.454    15.391    
                         clock uncertainty           -0.035    15.356    
    SLICE_X42Y43         FDRE (Setup_fdre_C_R)       -0.524    14.832    clkdiv/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -9.072    
  -------------------------------------------------------------------
                         slack                                  5.760    

Slack (MET) :             5.760ns  (required time - arrival time)
  Source:                 clkdiv/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 0.766ns (20.811%)  route 2.915ns (79.189%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.757     5.391    clkdiv/clk_IBUF_BUFG
    SLICE_X42Y43         FDRE                                         r  clkdiv/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.518     5.909 f  clkdiv/count_reg[23]/Q
                         net (fo=2, routed)           1.138     7.047    clkdiv/count_reg[23]
    SLICE_X43Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.171 r  clkdiv/count[0]_i_5/O
                         net (fo=1, routed)           0.545     7.717    clkdiv/count[0]_i_5_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I2_O)        0.124     7.841 r  clkdiv/count[0]_i_1/O
                         net (fo=27, routed)          1.231     9.072    clkdiv/clear
    SLICE_X42Y43         FDRE                                         r  clkdiv/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.579    14.937    clkdiv/clk_IBUF_BUFG
    SLICE_X42Y43         FDRE                                         r  clkdiv/count_reg[22]/C
                         clock pessimism              0.454    15.391    
                         clock uncertainty           -0.035    15.356    
    SLICE_X42Y43         FDRE (Setup_fdre_C_R)       -0.524    14.832    clkdiv/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -9.072    
  -------------------------------------------------------------------
                         slack                                  5.760    

Slack (MET) :             5.760ns  (required time - arrival time)
  Source:                 clkdiv/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 0.766ns (20.811%)  route 2.915ns (79.189%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.757     5.391    clkdiv/clk_IBUF_BUFG
    SLICE_X42Y43         FDRE                                         r  clkdiv/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.518     5.909 f  clkdiv/count_reg[23]/Q
                         net (fo=2, routed)           1.138     7.047    clkdiv/count_reg[23]
    SLICE_X43Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.171 r  clkdiv/count[0]_i_5/O
                         net (fo=1, routed)           0.545     7.717    clkdiv/count[0]_i_5_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I2_O)        0.124     7.841 r  clkdiv/count[0]_i_1/O
                         net (fo=27, routed)          1.231     9.072    clkdiv/clear
    SLICE_X42Y43         FDRE                                         r  clkdiv/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.579    14.937    clkdiv/clk_IBUF_BUFG
    SLICE_X42Y43         FDRE                                         r  clkdiv/count_reg[23]/C
                         clock pessimism              0.454    15.391    
                         clock uncertainty           -0.035    15.356    
    SLICE_X42Y43         FDRE (Setup_fdre_C_R)       -0.524    14.832    clkdiv/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -9.072    
  -------------------------------------------------------------------
                         slack                                  5.760    

Slack (MET) :             5.882ns  (required time - arrival time)
  Source:                 clkdiv/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 0.766ns (21.685%)  route 2.766ns (78.315%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.757     5.391    clkdiv/clk_IBUF_BUFG
    SLICE_X42Y43         FDRE                                         r  clkdiv/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.518     5.909 f  clkdiv/count_reg[23]/Q
                         net (fo=2, routed)           1.138     7.047    clkdiv/count_reg[23]
    SLICE_X43Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.171 r  clkdiv/count[0]_i_5/O
                         net (fo=1, routed)           0.545     7.717    clkdiv/count[0]_i_5_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I2_O)        0.124     7.841 r  clkdiv/count[0]_i_1/O
                         net (fo=27, routed)          1.083     8.924    clkdiv/clear
    SLICE_X42Y42         FDRE                                         r  clkdiv/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.578    14.936    clkdiv/clk_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  clkdiv/count_reg[16]/C
                         clock pessimism              0.429    15.365    
                         clock uncertainty           -0.035    15.330    
    SLICE_X42Y42         FDRE (Setup_fdre_C_R)       -0.524    14.806    clkdiv/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                          -8.924    
  -------------------------------------------------------------------
                         slack                                  5.882    

Slack (MET) :             5.882ns  (required time - arrival time)
  Source:                 clkdiv/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 0.766ns (21.685%)  route 2.766ns (78.315%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.757     5.391    clkdiv/clk_IBUF_BUFG
    SLICE_X42Y43         FDRE                                         r  clkdiv/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.518     5.909 f  clkdiv/count_reg[23]/Q
                         net (fo=2, routed)           1.138     7.047    clkdiv/count_reg[23]
    SLICE_X43Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.171 r  clkdiv/count[0]_i_5/O
                         net (fo=1, routed)           0.545     7.717    clkdiv/count[0]_i_5_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I2_O)        0.124     7.841 r  clkdiv/count[0]_i_1/O
                         net (fo=27, routed)          1.083     8.924    clkdiv/clear
    SLICE_X42Y42         FDRE                                         r  clkdiv/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.578    14.936    clkdiv/clk_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  clkdiv/count_reg[17]/C
                         clock pessimism              0.429    15.365    
                         clock uncertainty           -0.035    15.330    
    SLICE_X42Y42         FDRE (Setup_fdre_C_R)       -0.524    14.806    clkdiv/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                          -8.924    
  -------------------------------------------------------------------
                         slack                                  5.882    

Slack (MET) :             5.882ns  (required time - arrival time)
  Source:                 clkdiv/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 0.766ns (21.685%)  route 2.766ns (78.315%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.757     5.391    clkdiv/clk_IBUF_BUFG
    SLICE_X42Y43         FDRE                                         r  clkdiv/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.518     5.909 f  clkdiv/count_reg[23]/Q
                         net (fo=2, routed)           1.138     7.047    clkdiv/count_reg[23]
    SLICE_X43Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.171 r  clkdiv/count[0]_i_5/O
                         net (fo=1, routed)           0.545     7.717    clkdiv/count[0]_i_5_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I2_O)        0.124     7.841 r  clkdiv/count[0]_i_1/O
                         net (fo=27, routed)          1.083     8.924    clkdiv/clear
    SLICE_X42Y42         FDRE                                         r  clkdiv/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.578    14.936    clkdiv/clk_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  clkdiv/count_reg[18]/C
                         clock pessimism              0.429    15.365    
                         clock uncertainty           -0.035    15.330    
    SLICE_X42Y42         FDRE (Setup_fdre_C_R)       -0.524    14.806    clkdiv/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                          -8.924    
  -------------------------------------------------------------------
                         slack                                  5.882    

Slack (MET) :             5.882ns  (required time - arrival time)
  Source:                 clkdiv/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 0.766ns (21.685%)  route 2.766ns (78.315%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.757     5.391    clkdiv/clk_IBUF_BUFG
    SLICE_X42Y43         FDRE                                         r  clkdiv/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.518     5.909 f  clkdiv/count_reg[23]/Q
                         net (fo=2, routed)           1.138     7.047    clkdiv/count_reg[23]
    SLICE_X43Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.171 r  clkdiv/count[0]_i_5/O
                         net (fo=1, routed)           0.545     7.717    clkdiv/count[0]_i_5_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I2_O)        0.124     7.841 r  clkdiv/count[0]_i_1/O
                         net (fo=27, routed)          1.083     8.924    clkdiv/clear
    SLICE_X42Y42         FDRE                                         r  clkdiv/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.578    14.936    clkdiv/clk_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  clkdiv/count_reg[19]/C
                         clock pessimism              0.429    15.365    
                         clock uncertainty           -0.035    15.330    
    SLICE_X42Y42         FDRE (Setup_fdre_C_R)       -0.524    14.806    clkdiv/count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                          -8.924    
  -------------------------------------------------------------------
                         slack                                  5.882    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 superslowclk/clk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            superslowclk/clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.592     1.470    superslowclk/clk_IBUF_BUFG
    SLICE_X41Y39         FDRE                                         r  superslowclk/clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  superslowclk/clk_div_reg/Q
                         net (fo=5, routed)           0.168     1.779    superslowclk/I8
    SLICE_X41Y39         LUT3 (Prop_lut3_I0_O)        0.045     1.824 r  superslowclk/clk_div_i_1__0/O
                         net (fo=1, routed)           0.000     1.824    superslowclk/clk_div_i_1__0_n_0
    SLICE_X41Y39         FDRE                                         r  superslowclk/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.861     1.986    superslowclk/clk_IBUF_BUFG
    SLICE_X41Y39         FDRE                                         r  superslowclk/clk_div_reg/C
                         clock pessimism             -0.516     1.470    
    SLICE_X41Y39         FDRE (Hold_fdre_C_D)         0.091     1.561    superslowclk/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clkdiv/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.593     1.471    clkdiv/clk_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  clkdiv/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  clkdiv/count_reg[18]/Q
                         net (fo=2, routed)           0.125     1.760    clkdiv/count_reg[18]
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.870 r  clkdiv/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.870    clkdiv/count_reg[16]_i_1_n_5
    SLICE_X42Y42         FDRE                                         r  clkdiv/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.862     1.987    clkdiv/clk_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  clkdiv/count_reg[18]/C
                         clock pessimism             -0.516     1.471    
    SLICE_X42Y42         FDRE (Hold_fdre_C_D)         0.134     1.605    clkdiv/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clkdiv/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.594     1.472    clkdiv/clk_IBUF_BUFG
    SLICE_X42Y43         FDRE                                         r  clkdiv/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  clkdiv/count_reg[22]/Q
                         net (fo=2, routed)           0.125     1.761    clkdiv/count_reg[22]
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.871 r  clkdiv/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.871    clkdiv/count_reg[20]_i_1_n_5
    SLICE_X42Y43         FDRE                                         r  clkdiv/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.863     1.988    clkdiv/clk_IBUF_BUFG
    SLICE_X42Y43         FDRE                                         r  clkdiv/count_reg[22]/C
                         clock pessimism             -0.516     1.472    
    SLICE_X42Y43         FDRE (Hold_fdre_C_D)         0.134     1.606    clkdiv/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clkdiv/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.592     1.470    clkdiv/clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  clkdiv/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  clkdiv/count_reg[2]/Q
                         net (fo=2, routed)           0.125     1.759    clkdiv/count_reg[2]
    SLICE_X42Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.869 r  clkdiv/count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.869    clkdiv/count_reg[0]_i_2_n_5
    SLICE_X42Y38         FDRE                                         r  clkdiv/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.861     1.986    clkdiv/clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  clkdiv/count_reg[2]/C
                         clock pessimism             -0.516     1.470    
    SLICE_X42Y38         FDRE (Hold_fdre_C_D)         0.134     1.604    clkdiv/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clkdiv/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.593     1.471    clkdiv/clk_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  clkdiv/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  clkdiv/count_reg[10]/Q
                         net (fo=2, routed)           0.126     1.761    clkdiv/count_reg[10]
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.871 r  clkdiv/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.871    clkdiv/count_reg[8]_i_1_n_5
    SLICE_X42Y40         FDRE                                         r  clkdiv/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.862     1.987    clkdiv/clk_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  clkdiv/count_reg[10]/C
                         clock pessimism             -0.516     1.471    
    SLICE_X42Y40         FDRE (Hold_fdre_C_D)         0.134     1.605    clkdiv/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clkdiv/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.593     1.471    clkdiv/clk_IBUF_BUFG
    SLICE_X42Y41         FDRE                                         r  clkdiv/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  clkdiv/count_reg[14]/Q
                         net (fo=2, routed)           0.127     1.761    clkdiv/count_reg[14]
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.871 r  clkdiv/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.871    clkdiv/count_reg[12]_i_1_n_5
    SLICE_X42Y41         FDRE                                         r  clkdiv/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.862     1.987    clkdiv/clk_IBUF_BUFG
    SLICE_X42Y41         FDRE                                         r  clkdiv/count_reg[14]/C
                         clock pessimism             -0.516     1.471    
    SLICE_X42Y41         FDRE (Hold_fdre_C_D)         0.134     1.605    clkdiv/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clkdiv/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clkdiv/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.592     1.470    clkdiv/clk_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  clkdiv/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  clkdiv/count_reg[6]/Q
                         net (fo=2, routed)           0.127     1.760    clkdiv/count_reg[6]
    SLICE_X42Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.870 r  clkdiv/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.870    clkdiv/count_reg[4]_i_1_n_5
    SLICE_X42Y39         FDRE                                         r  clkdiv/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.861     1.986    clkdiv/clk_IBUF_BUFG
    SLICE_X42Y39         FDRE                                         r  clkdiv/count_reg[6]/C
                         clock pessimism             -0.516     1.470    
    SLICE_X42Y39         FDRE (Hold_fdre_C_D)         0.134     1.604    clkdiv/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 superslowclk/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            superslowclk/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.593     1.471    superslowclk/clk_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  superslowclk/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  superslowclk/count_reg[10]/Q
                         net (fo=2, routed)           0.133     1.745    superslowclk/count_reg[10]
    SLICE_X40Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.856 r  superslowclk/count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.856    superslowclk/count_reg[8]_i_1__0_n_5
    SLICE_X40Y40         FDRE                                         r  superslowclk/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.862     1.987    superslowclk/clk_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  superslowclk/count_reg[10]/C
                         clock pessimism             -0.516     1.471    
    SLICE_X40Y40         FDRE (Hold_fdre_C_D)         0.105     1.576    superslowclk/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 superslowclk/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            superslowclk/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.593     1.471    superslowclk/clk_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  superslowclk/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  superslowclk/count_reg[14]/Q
                         net (fo=2, routed)           0.133     1.745    superslowclk/count_reg[14]
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.856 r  superslowclk/count_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.856    superslowclk/count_reg[12]_i_1__0_n_5
    SLICE_X40Y41         FDRE                                         r  superslowclk/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.862     1.987    superslowclk/clk_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  superslowclk/count_reg[14]/C
                         clock pessimism             -0.516     1.471    
    SLICE_X40Y41         FDRE (Hold_fdre_C_D)         0.105     1.576    superslowclk/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 superslowclk/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            superslowclk/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.594     1.472    superslowclk/clk_IBUF_BUFG
    SLICE_X40Y43         FDRE                                         r  superslowclk/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  superslowclk/count_reg[22]/Q
                         net (fo=2, routed)           0.133     1.746    superslowclk/count_reg[22]
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.857 r  superslowclk/count_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.857    superslowclk/count_reg[20]_i_1__0_n_5
    SLICE_X40Y43         FDRE                                         r  superslowclk/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.863     1.988    superslowclk/clk_IBUF_BUFG
    SLICE_X40Y43         FDRE                                         r  superslowclk/count_reg[22]/C
                         clock pessimism             -0.516     1.472    
    SLICE_X40Y43         FDRE (Hold_fdre_C_D)         0.105     1.577    superslowclk/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y40    clkdiv/clk_div_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y38    clkdiv/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y40    clkdiv/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y40    clkdiv/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y41    clkdiv/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y41    clkdiv/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y41    clkdiv/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y41    clkdiv/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y42    clkdiv/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X41Y40    clkdiv/clk_div_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X41Y40    clkdiv/clk_div_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y38    clkdiv/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y38    clkdiv/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y40    clkdiv/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y40    clkdiv/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y40    clkdiv/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y40    clkdiv/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y41    clkdiv/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y41    clkdiv/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y40    clkdiv/clk_div_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y40    clkdiv/clk_div_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y38    clkdiv/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y38    clkdiv/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y40    clkdiv/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y40    clkdiv/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y40    clkdiv/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y40    clkdiv/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y41    clkdiv/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y41    clkdiv/count_reg[12]/C



