INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
WARNING: [VRFC 10-3380] identifier 'N' is used before its declaration [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/register.v:2]
WARNING: [VRFC 10-3380] identifier 'N' is used before its declaration [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/register.v:3]
WARNING: [VRFC 10-3380] identifier 'N' is used before its declaration [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/register.v:5]
WARNING: [VRFC 10-3380] identifier 'N' is used before its declaration [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/register.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/Controller_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/status_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/Condition_Check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Condition_Check
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/not.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module not_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/or_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/adder_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/Val2generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Val2generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/ip/design_1_IF_0_0/sim/design_1_IF_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_IF_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlconstant_2_0/sim/design_1_xlconstant_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/ip/design_1_Register_0_0/sim/design_1_Register_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_Register_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlconstant_3_0/sim/design_1_xlconstant_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/ip/design_1_Register_1_0/sim/design_1_Register_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_Register_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/ip/design_1_Register_2_0/sim/design_1_Register_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_Register_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/ip/design_1_mem_wb_2/sim/design_1_mem_wb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_mem_wb_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/ip/design_1_Control_Unit_0_0/sim/design_1_Control_Unit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_Control_Unit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlslice_1_0/sim/design_1_xlslice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/ip/design_1_status_register_0_0/sim/design_1_status_register_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_status_register_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/ip/design_1_Condition_Check_0_0/sim/design_1_Condition_Check_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_Condition_Check_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlslice_0_2/sim/design_1_xlslice_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/ip/design_1_Mux_0_0/sim/design_1_Mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_Mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/ip/design_1_RegisterFile_0_0/sim/design_1_RegisterFile_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_RegisterFile_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlslice_0_3/sim/design_1_xlslice_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlslice_0_4/sim/design_1_xlslice_0_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/ip/design_1_Mux_1_0/sim/design_1_Mux_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_Mux_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/ip/design_1_not_gate_0_0/sim/design_1_not_gate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_not_gate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/ip/design_1_OR_Gate_0_0/sim/design_1_OR_Gate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_OR_Gate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlconstant_2_1/sim/design_1_xlconstant_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlconstant_2_2/sim/design_1_xlconstant_2_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_2_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlconstant_2_3/sim/design_1_xlconstant_2_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_2_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlconstant_2_4/sim/design_1_xlconstant_2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlslice_0_5/sim/design_1_xlslice_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/ip/design_1_Adder_32_0_0/sim/design_1_Adder_32_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_Adder_32_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/ip/design_1_ALU_1_0/sim/design_1_ALU_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ALU_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/ip/design_1_Val2generate_1_0/sim/design_1_Val2generate_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_Val2generate_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/ip/design_1_OR_Gate_1_0/sim/design_1_OR_Gate_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_OR_Gate_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlslice_0_6/sim/design_1_xlslice_0_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlslice_0_7/sim/design_1_xlslice_0_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlslice_0_11/sim/design_1_xlslice_0_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlslice_0_12/sim/design_1_xlslice_0_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlslice_0_13/sim/design_1_xlslice_0_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlslice_0_14/sim/design_1_xlslice_0_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sim_1/new/IF_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper_TB
