// Seed: 1399185074
module module_0;
  wire id_1;
  wand id_2, id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15 = 1;
endmodule
module module_1 (
    input  wand  id_0,
    input  tri0  id_1,
    output wor   id_2,
    output tri1  id_3,
    output uwire id_4
);
  wor id_6;
  assign id_4 = {1 && id_6, id_1 ^ 1'b0, id_6, 1};
  wire id_7;
  supply0 id_8 = 1;
  wire id_9;
  wire id_10;
  module_0();
  wire id_11;
endmodule
