Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 4fcdce2ae1a44ec69ee4865d0d5a53a4 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/TopLayer.v" Line 2. Module TopLayer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/buffer.v" Line 1. Module buffer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/decodShowInDisplay.v" Line 1. Module display2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/DM.v" Line 41. Module DM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/MEM-WB.v" Line 1. Module MEM_WB doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/ctrl5.v" Line 1. Module ctrl5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/ctrl4.v" Line 1. Module ctrl4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/EX-MEM.v" Line 1. Module EX_MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/syacall.v" Line 1. Module syscall doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/RegFiletoALU.v" Line 1. Module RegFiletoALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/branch_halt.v" Line 1. Module branch_halt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/redirect.v" Line 1. Module redirect doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/ctrl3.v" Line 1. Module ctrl3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/halt.v" Line 1. Module halt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/pc.v" Line 1. Module pc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/npc.v" Line 1. Module npc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/IM.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/counter.v" Line 1. Module counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/IF-ID.v" Line 1. Module IF_ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/IR_Extern.v" Line 1. Module IR_Extern doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/ID-EX.v" Line 1. Module ID_EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/controll.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/ctrl2.v" Line 1. Module ctrl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/RegFileRead.v" Line 1. Module RegFileRead doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/RegFileWrite.v" Line 1. Module RegFileWrite doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/loaduse.v" Line 1. Module loaduse doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/divider.v" Line 1. Module divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/SwitchFrequency.v" Line 1. Module SwitchFreq doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/divider.v" Line 1. Module divider(N=100000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/divider.v" Line 1. Module divider(N=10000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hover/Desktop/Labs/HUST_ComputerOrginazation_CourseDesign/redirect/project_1/project_1.srcs/sources_1/new/divider.v" Line 1. Module divider(N=1000000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.display2
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.ctrl5
Compiling module xil_defaultlib.ctrl4
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.syscall
Compiling module xil_defaultlib.RegFiletoALU
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.branch_halt
Compiling module xil_defaultlib.redirect
Compiling module xil_defaultlib.ctrl3
Compiling module xil_defaultlib.halt
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.IR_Extern
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ctrl2
Compiling module xil_defaultlib.RegFileRead
Compiling module xil_defaultlib.RegFileWrite
Compiling module xil_defaultlib.loaduse
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.divider(N=100000000)
Compiling module xil_defaultlib.divider(N=10000000)
Compiling module xil_defaultlib.divider(N=1000000)
Compiling module xil_defaultlib.SwitchFreq
Compiling module xil_defaultlib.TopLayer
Compiling module xil_defaultlib.test_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_top_behav
