###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Sat Aug 17 16:25:33 2024
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackR...
###############################################################
Path 1: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[1][0] /Q (v) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.645
- Setup                         0.187
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.258
- Arrival Time                  9.900
= Slack Time                    0.358
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                         |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |             | 0.000 |       |   0.000 |    0.358 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M  | 0.037 | 0.034 |   0.034 |    0.392 | 
     | REF_CLK__L2_I0                          | A v -> Y ^   | CLKINVX40M  | 0.020 | 0.030 |   0.064 |    0.422 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^   | MX2X6M      | 0.258 | 0.266 |   0.330 |    0.688 | 
     | REF_SCAN_CLK__L1_I0                     | A ^ -> Y v   | CLKINVX40M  | 0.100 | 0.116 |   0.447 |    0.805 | 
     | REF_SCAN_CLK__L2_I0                     | A v -> Y ^   | CLKINVX40M  | 0.197 | 0.144 |   0.591 |    0.949 | 
     | U0_RegFile/\regArr_reg[1][0]            | CK ^ -> Q v  | SDFFRHQX2M  | 0.078 | 0.325 |   0.916 |    1.274 | 
     | U0_RegFile/FE_OFC14_Operand_B_0_        | A v -> Y v   | BUFX10M     | 0.071 | 0.142 |   1.057 |    1.415 | 
     | U0_ALU/div_52/U1                        | A v -> Y ^   | INVX6M      | 0.177 | 0.123 |   1.181 |    1.539 | 
     | U0_ALU/div_52/U8                        | A ^ -> Y ^   | OR2X2M      | 0.070 | 0.143 |   1.324 |    1.682 | 
     | U0_ALU/div_52/FE_RC_22_0                | A ^ -> Y v   | INVX2M      | 0.046 | 0.050 |   1.373 |    1.731 | 
     | U0_ALU/div_52/FE_RC_21_0                | A v -> Y ^   | NOR2X4M     | 0.178 | 0.122 |   1.495 |    1.853 | 
     | U0_ALU/div_52/FE_RC_61_0                | A ^ -> Y v   | NAND3X2M    | 0.118 | 0.103 |   1.598 |    1.956 | 
     | U0_ALU/div_52/FE_RC_60_0                | AN v -> Y v  | NAND3BX4M   | 0.092 | 0.172 |   1.770 |    2.129 | 
     | U0_ALU/div_52/FE_RC_69_0                | A v -> Y ^   | CLKNAND2X4M | 0.073 | 0.070 |   1.841 |    2.199 | 
     | U0_ALU/div_52/FE_RC_67_0                | B ^ -> Y v   | NAND2X4M    | 0.069 | 0.068 |   1.909 |    2.267 | 
     | U0_ALU/div_52/FE_RC_74_0                | A v -> Y ^   | NAND2X2M    | 0.213 | 0.139 |   2.048 |    2.406 | 
     | U0_ALU/div_52/FE_RC_117_0               | B ^ -> Y v   | NOR2X2M     | 0.087 | 0.098 |   2.146 |    2.504 | 
     | U0_ALU/div_52/FE_RC_116_0               | A v -> Y ^   | INVX2M      | 0.093 | 0.082 |   2.228 |    2.587 | 
     | U0_ALU/div_52/FE_RC_115_0               | A ^ -> Y v   | CLKNAND2X2M | 0.152 | 0.093 |   2.322 |    2.680 | 
     | U0_ALU/div_52/FE_RC_106_0               | A0 v -> Y ^  | OAI21X2M    | 0.182 | 0.163 |   2.485 |    2.843 | 
     | U0_ALU/div_52/FE_RC_164_0               | A ^ -> Y v   | CLKNAND2X2M | 0.150 | 0.139 |   2.624 |    2.983 | 
     | U0_ALU/div_52/FE_RC_163_0               | A v -> Y ^   | NAND2X4M    | 0.170 | 0.140 |   2.764 |    3.122 | 
     | U0_ALU/div_52/FE_RC_187_0               | A ^ -> Y v   | INVX4M      | 0.091 | 0.098 |   2.861 |    3.220 | 
     | U0_ALU/div_52/FE_RC_194_0               | S0 v -> Y ^  | MXI2X3M     | 0.273 | 0.151 |   3.013 |    3.371 | 
     | U0_ALU/div_52/FE_RC_199_0               | A ^ -> Y v   | NAND2X2M    | 0.188 | 0.178 |   3.191 |    3.549 | 
     | U0_ALU/div_52/FE_RC_198_0               | A v -> Y ^   | INVX2M      | 0.085 | 0.093 |   3.284 |    3.642 | 
     | U0_ALU/div_52/FE_RC_197_0               | A ^ -> Y v   | NOR2X2M     | 0.086 | 0.047 |   3.330 |    3.689 | 
     | U0_ALU/div_52/FE_RC_190_0               | B v -> Y ^   | NAND2X2M    | 0.092 | 0.085 |   3.415 |    3.773 | 
     | U0_ALU/div_52/FE_RC_227_0               | A ^ -> Y v   | NAND2X2M    | 0.070 | 0.065 |   3.480 |    3.838 | 
     | U0_ALU/div_52/FE_RC_261_0               | B v -> Y ^   | NAND2X2M    | 0.215 | 0.148 |   3.627 |    3.986 | 
     | U0_ALU/div_52/FE_RC_284_0               | B ^ -> Y v   | NAND2X4M    | 0.121 | 0.124 |   3.751 |    4.110 | 
     | U0_ALU/div_52/FE_RC_233_0               | B v -> Y ^   | NAND3X2M    | 0.238 | 0.121 |   3.873 |    4.231 | 
     | U0_ALU/div_52/FE_RC_230_0               | B0 ^ -> Y v  | OAI2B11X4M  | 0.144 | 0.141 |   4.014 |    4.373 | 
     | U0_ALU/div_52/FE_RC_258_0               | B0 v -> Y ^  | OAI21X3M    | 0.181 | 0.082 |   4.096 |    4.454 | 
     | U0_ALU/div_52/FE_RC_257_0               | A ^ -> Y v   | NAND2X2M    | 0.126 | 0.124 |   4.220 |    4.578 | 
     | U0_ALU/div_52/FE_RC_286_0               | B v -> Y ^   | NAND2X2M    | 0.088 | 0.093 |   4.313 |    4.671 | 
     | U0_ALU/div_52/FE_RC_285_0               | A ^ -> Y v   | NAND2X2M    | 0.150 | 0.115 |   4.428 |    4.786 | 
     | U0_ALU/div_52/FE_RC_369_0               | B v -> Y ^   | NAND2X2M    | 0.123 | 0.120 |   4.548 |    4.906 | 
     | U0_ALU/div_52/FE_RC_382_0               | A ^ -> Y v   | NAND2X2M    | 0.223 | 0.169 |   4.717 |    5.075 | 
     | U0_ALU/div_52/U36                       | S0 v -> Y ^  | CLKMX2X2M   | 0.173 | 0.307 |   5.024 |    5.382 | 
     | U0_ALU/div_52/FE_RC_428_0               | A ^ -> Y ^   | OR2X2M      | 0.177 | 0.199 |   5.222 |    5.581 | 
     | U0_ALU/div_52/FE_RC_445_0               | A ^ -> Y v   | INVX2M      | 0.058 | 0.062 |   5.284 |    5.642 | 
     | U0_ALU/div_52/FE_RC_444_0               | A1 v -> Y ^  | OAI21X2M    | 0.344 | 0.246 |   5.530 |    5.889 | 
     | U0_ALU/div_52/FE_RC_454_0               | A ^ -> Y v   | NAND2X4M    | 0.119 | 0.093 |   5.623 |    5.981 | 
     | U0_ALU/div_52/FE_RC_511_0               | B v -> Y ^   | NAND2X2M    | 0.291 | 0.204 |   5.827 |    6.186 | 
     | U0_ALU/div_52/U48                       | S0 ^ -> Y v  | CLKMX2X2M   | 0.210 | 0.348 |   6.176 |    6.534 | 
     | U0_ALU/div_52/FE_RC_535_0               | A v -> Y ^   | NAND2X2M    | 0.211 | 0.179 |   6.355 |    6.713 | 
     | U0_ALU/div_52/FE_RC_534_0               | A ^ -> Y v   | CLKNAND2X2M | 0.115 | 0.119 |   6.474 |    6.832 | 
     | U0_ALU/div_52/FE_RC_533_0               | A v -> Y ^   | CLKNAND2X2M | 0.087 | 0.071 |   6.545 |    6.903 | 
     | U0_ALU/div_52/FE_RC_574_0               | A ^ -> Y v   | CLKNAND2X2M | 0.166 | 0.127 |   6.672 |    7.031 | 
     | U0_ALU/div_52/FE_RC_573_0               | A v -> Y ^   | INVX2M      | 0.075 | 0.082 |   6.754 |    7.113 | 
     | U0_ALU/div_52/FE_RC_565_0               | B ^ -> Y v   | NAND2X2M    | 0.088 | 0.078 |   6.832 |    7.191 | 
     | U0_ALU/div_52/FE_RC_564_0               | A v -> Y ^   | CLKNAND2X2M | 0.102 | 0.083 |   6.916 |    7.274 | 
     | U0_ALU/div_52/FE_RC_562_0               | B0 ^ -> Y v  | OAI2B11X4M  | 0.106 | 0.091 |   7.006 |    7.365 | 
     | U0_ALU/div_52/U71                       | A v -> Y v   | AND2X8M     | 0.094 | 0.188 |   7.195 |    7.553 | 
     | U0_ALU/div_52/U61                       | S0 v -> Y v  | MX2X2M      | 0.105 | 0.199 |   7.393 |    7.752 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_1 | A v -> CO v  | ADDFHX2M    | 0.117 | 0.415 |   7.808 |    8.167 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_2 | CI v -> CO v | ADDFHX2M    | 0.090 | 0.244 |   8.052 |    8.411 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_3 | CI v -> CO v | ADDFHX2M    | 0.092 | 0.238 |   8.290 |    8.648 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_4 | CI v -> CO v | ADDFHX2M    | 0.090 | 0.236 |   8.526 |    8.884 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_5 | CI v -> CO v | ADDFHX2M    | 0.097 | 0.244 |   8.770 |    9.128 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_6 | CI v -> CO v | ADDFHX2M    | 0.090 | 0.238 |   9.008 |    9.367 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_7 | CI v -> CO v | ADDFHX2M    | 0.093 | 0.239 |   9.248 |    9.606 | 
     | U0_ALU/U88                              | C0 v -> Y ^  | AOI222X1M   | 0.576 | 0.464 |   9.712 |   10.070 | 
     | U0_ALU/U85                              | A1 ^ -> Y v  | AOI31X2M    | 0.184 | 0.188 |   9.900 |   10.258 | 
     | U0_ALU/\ALU_OUT_reg[0]                  | D v          | SDFFRHQX1M  | 0.184 | 0.000 |   9.900 |   10.258 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -0.358 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -0.325 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -0.295 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.258 | 0.266 |   0.330 |   -0.028 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.277 | 0.312 |   0.642 |    0.284 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.645 |    0.287 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^          | SDFFRHQX1M  | 0.277 | 0.002 |   0.645 |    0.287 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[15] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.649
- Setup                         0.361
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.088
- Arrival Time                  7.873
= Slack Time                    2.215
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.215 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.034 |   0.034 |    2.248 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.020 | 0.030 |   0.064 |    2.278 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.258 | 0.266 |   0.330 |    2.545 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v   | CLKINVX40M | 0.100 | 0.116 |   0.447 |    2.661 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^   | CLKINVX40M | 0.186 | 0.133 |   0.580 |    2.794 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.615 | 0.742 |   1.322 |    3.536 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.343 | 0.343 |   1.664 |    3.879 | 
     | U0_ALU/mult_49/U106          | B v -> Y ^   | NOR2X1M    | 0.261 | 0.244 |   1.908 |    4.123 | 
     | U0_ALU/mult_49/U4            | B ^ -> Y ^   | AND2X2M    | 0.080 | 0.170 |   2.078 |    4.293 | 
     | U0_ALU/mult_49/S2_2_3        | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.550 |   2.628 |    4.843 | 
     | U0_ALU/mult_49/S2_3_3        | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.563 |   3.192 |    5.406 | 
     | U0_ALU/mult_49/S2_4_3        | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.563 |   3.755 |    5.970 | 
     | U0_ALU/mult_49/S2_5_3        | B ^ -> CO ^  | ADDFX2M    | 0.130 | 0.571 |   4.326 |    6.540 | 
     | U0_ALU/mult_49/S2_6_3        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.564 |   4.890 |    7.105 | 
     | U0_ALU/mult_49/S4_3          | B ^ -> S v   | ADDFX2M    | 0.155 | 0.590 |   5.480 |    7.695 | 
     | U0_ALU/mult_49/U14           | B v -> Y ^   | CLKXOR2X2M | 0.105 | 0.307 |   5.787 |    8.002 | 
     | U0_ALU/mult_49/FS_1/U33      | B ^ -> Y v   | NOR2X1M    | 0.059 | 0.067 |   5.854 |    8.069 | 
     | U0_ALU/mult_49/FS_1/U31      | A1 v -> Y v  | OA21X1M    | 0.134 | 0.392 |   6.246 |    8.461 | 
     | U0_ALU/mult_49/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.108 | 0.270 |   6.516 |    8.730 | 
     | U0_ALU/mult_49/FS_1/U26      | A1 v -> Y v  | OA21X1M    | 0.142 | 0.410 |   6.926 |    9.141 | 
     | U0_ALU/mult_49/FS_1/U21      | A1 v -> Y ^  | OAI21BX1M  | 0.382 | 0.280 |   7.206 |    9.421 | 
     | U0_ALU/mult_49/FS_1/U19      | A1 ^ -> Y v  | OAI21X1M   | 0.125 | 0.148 |   7.354 |    9.568 | 
     | U0_ALU/mult_49/FS_1/U2       | B0N v -> Y v | AOI21BX2M  | 0.065 | 0.185 |   7.539 |    9.754 | 
     | U0_ALU/mult_49/FS_1/U6       | B v -> Y v   | XNOR2X2M   | 0.102 | 0.157 |   7.696 |    9.910 | 
     | U0_ALU/U39                   | A0N v -> Y v | OAI2BB1X2M | 0.074 | 0.177 |   7.873 |   10.088 | 
     | U0_ALU/\ALU_OUT_reg[15]      | D v          | SDFFRQX2M  | 0.074 | 0.000 |   7.873 |   10.088 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.215 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -2.181 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -2.151 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.258 | 0.266 |   0.330 |   -1.885 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.277 | 0.312 |   0.642 |   -1.572 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.649 |   -1.566 | 
     | U0_ALU/\ALU_OUT_reg[15]    | CK ^          | SDFFRQX2M   | 0.277 | 0.007 |   0.649 |   -1.566 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[1] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[1][0] /Q (v) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.646
- Setup                         0.385
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.061
- Arrival Time                  7.707
= Slack Time                    2.354
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |             |             |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |             | 0.000 |       |   0.000 |    2.354 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M  | 0.037 | 0.034 |   0.034 |    2.388 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M  | 0.020 | 0.030 |   0.064 |    2.418 | 
     | U0_mux2X1/U1                     | A ^ -> Y ^  | MX2X6M      | 0.258 | 0.266 |   0.330 |    2.684 | 
     | REF_SCAN_CLK__L1_I0              | A ^ -> Y v  | CLKINVX40M  | 0.100 | 0.116 |   0.447 |    2.801 | 
     | REF_SCAN_CLK__L2_I0              | A v -> Y ^  | CLKINVX40M  | 0.197 | 0.144 |   0.591 |    2.945 | 
     | U0_RegFile/\regArr_reg[1][0]     | CK ^ -> Q v | SDFFRHQX2M  | 0.078 | 0.325 |   0.916 |    3.270 | 
     | U0_RegFile/FE_OFC14_Operand_B_0_ | A v -> Y v  | BUFX10M     | 0.071 | 0.142 |   1.057 |    3.411 | 
     | U0_ALU/div_52/U1                 | A v -> Y ^  | INVX6M      | 0.177 | 0.123 |   1.181 |    3.535 | 
     | U0_ALU/div_52/U8                 | A ^ -> Y ^  | OR2X2M      | 0.070 | 0.143 |   1.324 |    3.678 | 
     | U0_ALU/div_52/FE_RC_22_0         | A ^ -> Y v  | INVX2M      | 0.046 | 0.050 |   1.373 |    3.727 | 
     | U0_ALU/div_52/FE_RC_21_0         | A v -> Y ^  | NOR2X4M     | 0.178 | 0.122 |   1.495 |    3.849 | 
     | U0_ALU/div_52/FE_RC_61_0         | A ^ -> Y v  | NAND3X2M    | 0.118 | 0.103 |   1.598 |    3.952 | 
     | U0_ALU/div_52/FE_RC_60_0         | AN v -> Y v | NAND3BX4M   | 0.092 | 0.172 |   1.770 |    4.124 | 
     | U0_ALU/div_52/FE_RC_69_0         | A v -> Y ^  | CLKNAND2X4M | 0.073 | 0.070 |   1.841 |    4.195 | 
     | U0_ALU/div_52/FE_RC_67_0         | B ^ -> Y v  | NAND2X4M    | 0.069 | 0.068 |   1.909 |    4.263 | 
     | U0_ALU/div_52/FE_RC_74_0         | A v -> Y ^  | NAND2X2M    | 0.213 | 0.139 |   2.048 |    4.402 | 
     | U0_ALU/div_52/FE_RC_117_0        | B ^ -> Y v  | NOR2X2M     | 0.087 | 0.098 |   2.146 |    4.500 | 
     | U0_ALU/div_52/FE_RC_116_0        | A v -> Y ^  | INVX2M      | 0.093 | 0.082 |   2.228 |    4.582 | 
     | U0_ALU/div_52/FE_RC_115_0        | A ^ -> Y v  | CLKNAND2X2M | 0.152 | 0.093 |   2.322 |    4.676 | 
     | U0_ALU/div_52/FE_RC_106_0        | A0 v -> Y ^ | OAI21X2M    | 0.182 | 0.163 |   2.485 |    4.839 | 
     | U0_ALU/div_52/FE_RC_164_0        | A ^ -> Y v  | CLKNAND2X2M | 0.150 | 0.139 |   2.624 |    4.978 | 
     | U0_ALU/div_52/FE_RC_163_0        | A v -> Y ^  | NAND2X4M    | 0.170 | 0.140 |   2.764 |    5.118 | 
     | U0_ALU/div_52/FE_RC_187_0        | A ^ -> Y v  | INVX4M      | 0.091 | 0.098 |   2.862 |    5.215 | 
     | U0_ALU/div_52/FE_RC_194_0        | S0 v -> Y ^ | MXI2X3M     | 0.273 | 0.151 |   3.013 |    5.367 | 
     | U0_ALU/div_52/FE_RC_199_0        | A ^ -> Y v  | NAND2X2M    | 0.188 | 0.178 |   3.191 |    5.545 | 
     | U0_ALU/div_52/FE_RC_198_0        | A v -> Y ^  | INVX2M      | 0.085 | 0.093 |   3.284 |    5.638 | 
     | U0_ALU/div_52/FE_RC_197_0        | A ^ -> Y v  | NOR2X2M     | 0.086 | 0.047 |   3.330 |    5.684 | 
     | U0_ALU/div_52/FE_RC_190_0        | B v -> Y ^  | NAND2X2M    | 0.092 | 0.085 |   3.415 |    5.769 | 
     | U0_ALU/div_52/FE_RC_227_0        | A ^ -> Y v  | NAND2X2M    | 0.070 | 0.065 |   3.480 |    5.834 | 
     | U0_ALU/div_52/FE_RC_261_0        | B v -> Y ^  | NAND2X2M    | 0.215 | 0.148 |   3.627 |    5.981 | 
     | U0_ALU/div_52/FE_RC_284_0        | B ^ -> Y v  | NAND2X4M    | 0.121 | 0.124 |   3.752 |    6.105 | 
     | U0_ALU/div_52/FE_RC_233_0        | B v -> Y ^  | NAND3X2M    | 0.238 | 0.121 |   3.873 |    6.227 | 
     | U0_ALU/div_52/FE_RC_230_0        | B0 ^ -> Y v | OAI2B11X4M  | 0.144 | 0.141 |   4.014 |    6.368 | 
     | U0_ALU/div_52/FE_RC_258_0        | B0 v -> Y ^ | OAI21X3M    | 0.181 | 0.082 |   4.096 |    6.450 | 
     | U0_ALU/div_52/FE_RC_257_0        | A ^ -> Y v  | NAND2X2M    | 0.126 | 0.124 |   4.220 |    6.574 | 
     | U0_ALU/div_52/FE_RC_286_0        | B v -> Y ^  | NAND2X2M    | 0.088 | 0.093 |   4.313 |    6.667 | 
     | U0_ALU/div_52/FE_RC_285_0        | A ^ -> Y v  | NAND2X2M    | 0.150 | 0.115 |   4.428 |    6.782 | 
     | U0_ALU/div_52/FE_RC_369_0        | B v -> Y ^  | NAND2X2M    | 0.123 | 0.120 |   4.548 |    6.902 | 
     | U0_ALU/div_52/FE_RC_382_0        | A ^ -> Y v  | NAND2X2M    | 0.223 | 0.169 |   4.717 |    7.071 | 
     | U0_ALU/div_52/U36                | S0 v -> Y ^ | CLKMX2X2M   | 0.173 | 0.307 |   5.024 |    7.378 | 
     | U0_ALU/div_52/FE_RC_428_0        | A ^ -> Y ^  | OR2X2M      | 0.177 | 0.199 |   5.222 |    7.576 | 
     | U0_ALU/div_52/FE_RC_445_0        | A ^ -> Y v  | INVX2M      | 0.058 | 0.062 |   5.284 |    7.638 | 
     | U0_ALU/div_52/FE_RC_444_0        | A1 v -> Y ^ | OAI21X2M    | 0.344 | 0.246 |   5.530 |    7.884 | 
     | U0_ALU/div_52/FE_RC_454_0        | A ^ -> Y v  | NAND2X4M    | 0.119 | 0.093 |   5.623 |    7.977 | 
     | U0_ALU/div_52/FE_RC_511_0        | B v -> Y ^  | NAND2X2M    | 0.291 | 0.204 |   5.827 |    8.181 | 
     | U0_ALU/div_52/U48                | S0 ^ -> Y v | CLKMX2X2M   | 0.210 | 0.348 |   6.176 |    8.530 | 
     | U0_ALU/div_52/FE_RC_535_0        | A v -> Y ^  | NAND2X2M    | 0.211 | 0.179 |   6.355 |    8.709 | 
     | U0_ALU/div_52/FE_RC_534_0        | A ^ -> Y v  | CLKNAND2X2M | 0.115 | 0.119 |   6.474 |    8.828 | 
     | U0_ALU/div_52/FE_RC_533_0        | A v -> Y ^  | CLKNAND2X2M | 0.087 | 0.071 |   6.545 |    8.899 | 
     | U0_ALU/div_52/FE_RC_574_0        | A ^ -> Y v  | CLKNAND2X2M | 0.166 | 0.127 |   6.673 |    9.026 | 
     | U0_ALU/div_52/FE_RC_573_0        | A v -> Y ^  | INVX2M      | 0.075 | 0.082 |   6.754 |    9.108 | 
     | U0_ALU/div_52/FE_RC_565_0        | B ^ -> Y v  | NAND2X2M    | 0.088 | 0.078 |   6.832 |    9.186 | 
     | U0_ALU/div_52/FE_RC_564_0        | A v -> Y ^  | CLKNAND2X2M | 0.102 | 0.083 |   6.916 |    9.270 | 
     | U0_ALU/div_52/FE_RC_562_0        | B0 ^ -> Y v | OAI2B11X4M  | 0.106 | 0.091 |   7.006 |    9.360 | 
     | U0_ALU/div_52/U71                | A v -> Y v  | AND2X8M     | 0.094 | 0.188 |   7.195 |    9.549 | 
     | U0_ALU/U91                       | A0 v -> Y ^ | AOI222X1M   | 0.610 | 0.334 |   7.529 |    9.883 | 
     | U0_ALU/U89                       | A1 ^ -> Y v | AOI31X2M    | 0.190 | 0.178 |   7.707 |   10.061 | 
     | U0_ALU/\ALU_OUT_reg[1]           | D v         | SDFFRQX1M   | 0.190 | 0.000 |   7.707 |   10.061 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.354 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -2.320 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -2.290 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.258 | 0.266 |   0.330 |   -2.024 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.277 | 0.312 |   0.642 |   -1.712 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.646 |   -1.708 | 
     | U0_ALU/\ALU_OUT_reg[1]     | CK ^          | SDFFRQX1M   | 0.277 | 0.004 |   0.646 |   -1.708 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[14] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.649
- Setup                         0.361
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.088
- Arrival Time                  7.658
= Slack Time                    2.430
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.430 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.034 |   0.034 |    2.463 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.020 | 0.030 |   0.064 |    2.493 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.258 | 0.266 |   0.330 |    2.760 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v   | CLKINVX40M | 0.100 | 0.116 |   0.447 |    2.876 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^   | CLKINVX40M | 0.186 | 0.133 |   0.580 |    3.009 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.615 | 0.742 |   1.322 |    3.751 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.343 | 0.343 |   1.664 |    4.094 | 
     | U0_ALU/mult_49/U106          | B v -> Y ^   | NOR2X1M    | 0.261 | 0.244 |   1.908 |    4.338 | 
     | U0_ALU/mult_49/U4            | B ^ -> Y ^   | AND2X2M    | 0.080 | 0.170 |   2.078 |    4.508 | 
     | U0_ALU/mult_49/S2_2_3        | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.550 |   2.628 |    5.058 | 
     | U0_ALU/mult_49/S2_3_3        | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.563 |   3.192 |    5.621 | 
     | U0_ALU/mult_49/S2_4_3        | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.563 |   3.755 |    6.185 | 
     | U0_ALU/mult_49/S2_5_3        | B ^ -> CO ^  | ADDFX2M    | 0.130 | 0.571 |   4.326 |    6.755 | 
     | U0_ALU/mult_49/S2_6_3        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.564 |   4.890 |    7.320 | 
     | U0_ALU/mult_49/S4_3          | B ^ -> S v   | ADDFX2M    | 0.155 | 0.590 |   5.480 |    7.910 | 
     | U0_ALU/mult_49/U14           | B v -> Y ^   | CLKXOR2X2M | 0.105 | 0.307 |   5.787 |    8.217 | 
     | U0_ALU/mult_49/FS_1/U33      | B ^ -> Y v   | NOR2X1M    | 0.059 | 0.067 |   5.854 |    8.284 | 
     | U0_ALU/mult_49/FS_1/U31      | A1 v -> Y v  | OA21X1M    | 0.134 | 0.392 |   6.246 |    8.676 | 
     | U0_ALU/mult_49/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.108 | 0.270 |   6.516 |    8.946 | 
     | U0_ALU/mult_49/FS_1/U26      | A1 v -> Y v  | OA21X1M    | 0.142 | 0.410 |   6.926 |    9.356 | 
     | U0_ALU/mult_49/FS_1/U21      | A1 v -> Y ^  | OAI21BX1M  | 0.382 | 0.280 |   7.206 |    9.636 | 
     | U0_ALU/mult_49/FS_1/U20      | C ^ -> Y v   | XOR3XLM    | 0.155 | 0.258 |   7.464 |    9.894 | 
     | U0_ALU/U38                   | A0N v -> Y v | OAI2BB1X2M | 0.075 | 0.194 |   7.658 |   10.088 | 
     | U0_ALU/\ALU_OUT_reg[14]      | D v          | SDFFRQX2M  | 0.075 | 0.000 |   7.658 |   10.088 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.430 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -2.396 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -2.366 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.258 | 0.266 |   0.330 |   -2.100 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.277 | 0.312 |   0.642 |   -1.787 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.649 |   -1.781 | 
     | U0_ALU/\ALU_OUT_reg[14]    | CK ^          | SDFFRQX2M   | 0.277 | 0.007 |   0.649 |   -1.781 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[13] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.649
- Setup                         0.361
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.088
- Arrival Time                  7.255
= Slack Time                    2.833
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.833 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.034 |   0.034 |    2.867 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.020 | 0.030 |   0.064 |    2.897 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.258 | 0.266 |   0.330 |    3.163 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v   | CLKINVX40M | 0.100 | 0.116 |   0.447 |    3.280 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^   | CLKINVX40M | 0.186 | 0.133 |   0.580 |    3.413 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.615 | 0.742 |   1.322 |    4.155 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.343 | 0.343 |   1.664 |    4.497 | 
     | U0_ALU/mult_49/U106          | B v -> Y ^   | NOR2X1M    | 0.261 | 0.244 |   1.908 |    4.741 | 
     | U0_ALU/mult_49/U4            | B ^ -> Y ^   | AND2X2M    | 0.080 | 0.170 |   2.078 |    4.911 | 
     | U0_ALU/mult_49/S2_2_3        | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.550 |   2.628 |    5.461 | 
     | U0_ALU/mult_49/S2_3_3        | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.563 |   3.192 |    6.025 | 
     | U0_ALU/mult_49/S2_4_3        | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.563 |   3.755 |    6.588 | 
     | U0_ALU/mult_49/S2_5_3        | B ^ -> CO ^  | ADDFX2M    | 0.130 | 0.571 |   4.326 |    7.159 | 
     | U0_ALU/mult_49/S2_6_3        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.564 |   4.890 |    7.723 | 
     | U0_ALU/mult_49/S4_3          | B ^ -> S v   | ADDFX2M    | 0.155 | 0.590 |   5.480 |    8.313 | 
     | U0_ALU/mult_49/U14           | B v -> Y ^   | CLKXOR2X2M | 0.105 | 0.307 |   5.787 |    8.620 | 
     | U0_ALU/mult_49/FS_1/U33      | B ^ -> Y v   | NOR2X1M    | 0.059 | 0.067 |   5.854 |    8.687 | 
     | U0_ALU/mult_49/FS_1/U31      | A1 v -> Y v  | OA21X1M    | 0.134 | 0.392 |   6.246 |    9.079 | 
     | U0_ALU/mult_49/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.108 | 0.270 |   6.516 |    9.349 | 
     | U0_ALU/mult_49/FS_1/U26      | A1 v -> Y v  | OA21X1M    | 0.142 | 0.410 |   6.926 |    9.759 | 
     | U0_ALU/mult_49/FS_1/U22      | A v -> Y v   | XNOR2X1M   | 0.107 | 0.151 |   7.077 |    9.910 | 
     | U0_ALU/U37                   | A0N v -> Y v | OAI2BB1X2M | 0.073 | 0.179 |   7.255 |   10.088 | 
     | U0_ALU/\ALU_OUT_reg[13]      | D v          | SDFFRQX2M  | 0.073 | 0.000 |   7.255 |   10.088 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -2.833 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -2.799 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -2.769 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.258 | 0.266 |   0.330 |   -2.503 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.277 | 0.312 |   0.642 |   -2.191 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.649 |   -2.184 | 
     | U0_ALU/\ALU_OUT_reg[13]    | CK ^          | SDFFRQX2M   | 0.277 | 0.007 |   0.649 |   -2.184 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[12] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.649
- Setup                         0.361
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.088
- Arrival Time                  6.920
= Slack Time                    3.168
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.168 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.034 |   0.034 |    3.202 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.020 | 0.030 |   0.064 |    3.232 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.258 | 0.266 |   0.330 |    3.498 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v   | CLKINVX40M | 0.100 | 0.116 |   0.447 |    3.615 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^   | CLKINVX40M | 0.186 | 0.133 |   0.580 |    3.748 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.615 | 0.742 |   1.322 |    4.490 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.343 | 0.343 |   1.664 |    4.832 | 
     | U0_ALU/mult_49/U106          | B v -> Y ^   | NOR2X1M    | 0.261 | 0.244 |   1.908 |    5.076 | 
     | U0_ALU/mult_49/U4            | B ^ -> Y ^   | AND2X2M    | 0.080 | 0.170 |   2.078 |    5.246 | 
     | U0_ALU/mult_49/S2_2_3        | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.550 |   2.628 |    5.796 | 
     | U0_ALU/mult_49/S2_3_3        | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.563 |   3.192 |    6.360 | 
     | U0_ALU/mult_49/S2_4_3        | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.563 |   3.755 |    6.923 | 
     | U0_ALU/mult_49/S2_5_3        | B ^ -> CO ^  | ADDFX2M    | 0.130 | 0.571 |   4.326 |    7.494 | 
     | U0_ALU/mult_49/S2_6_3        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.564 |   4.890 |    8.058 | 
     | U0_ALU/mult_49/S4_3          | B ^ -> S v   | ADDFX2M    | 0.155 | 0.590 |   5.480 |    8.648 | 
     | U0_ALU/mult_49/U14           | B v -> Y ^   | CLKXOR2X2M | 0.105 | 0.307 |   5.787 |    8.955 | 
     | U0_ALU/mult_49/FS_1/U33      | B ^ -> Y v   | NOR2X1M    | 0.059 | 0.067 |   5.854 |    9.022 | 
     | U0_ALU/mult_49/FS_1/U31      | A1 v -> Y v  | OA21X1M    | 0.134 | 0.392 |   6.246 |    9.414 | 
     | U0_ALU/mult_49/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.108 | 0.270 |   6.516 |    9.684 | 
     | U0_ALU/mult_49/FS_1/U27      | B v -> Y v   | CLKXOR2X2M | 0.088 | 0.230 |   6.746 |    9.914 | 
     | U0_ALU/U36                   | A0N v -> Y v | OAI2BB1X2M | 0.075 | 0.174 |   6.920 |   10.088 | 
     | U0_ALU/\ALU_OUT_reg[12]      | D v          | SDFFRQX2M  | 0.075 | 0.000 |   6.920 |   10.088 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.168 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -3.134 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -3.104 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.258 | 0.266 |   0.330 |   -2.838 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.277 | 0.312 |   0.642 |   -2.526 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.649 |   -2.519 | 
     | U0_ALU/\ALU_OUT_reg[12]    | CK ^          | SDFFRQX2M   | 0.277 | 0.007 |   0.649 |   -2.519 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[11] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.649
- Setup                         0.365
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.083
- Arrival Time                  6.596
= Slack Time                    3.487
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.487 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.034 |   0.034 |    3.521 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.020 | 0.030 |   0.064 |    3.551 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.258 | 0.266 |   0.330 |    3.817 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v   | CLKINVX40M | 0.100 | 0.116 |   0.447 |    3.934 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^   | CLKINVX40M | 0.186 | 0.133 |   0.580 |    4.067 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.615 | 0.742 |   1.322 |    4.809 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.343 | 0.343 |   1.664 |    5.152 | 
     | U0_ALU/mult_49/U106          | B v -> Y ^   | NOR2X1M    | 0.261 | 0.244 |   1.908 |    5.396 | 
     | U0_ALU/mult_49/U4            | B ^ -> Y ^   | AND2X2M    | 0.080 | 0.170 |   2.078 |    5.565 | 
     | U0_ALU/mult_49/S2_2_3        | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.550 |   2.628 |    6.115 | 
     | U0_ALU/mult_49/S2_3_3        | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.563 |   3.192 |    6.679 | 
     | U0_ALU/mult_49/S2_4_3        | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.563 |   3.755 |    7.242 | 
     | U0_ALU/mult_49/S2_5_3        | B ^ -> CO ^  | ADDFX2M    | 0.130 | 0.571 |   4.326 |    7.813 | 
     | U0_ALU/mult_49/S2_6_3        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.564 |   4.890 |    8.377 | 
     | U0_ALU/mult_49/S4_3          | B ^ -> S v   | ADDFX2M    | 0.155 | 0.590 |   5.480 |    8.967 | 
     | U0_ALU/mult_49/U14           | B v -> Y ^   | CLKXOR2X2M | 0.105 | 0.307 |   5.787 |    9.274 | 
     | U0_ALU/mult_49/FS_1/U33      | B ^ -> Y v   | NOR2X1M    | 0.059 | 0.067 |   5.854 |    9.342 | 
     | U0_ALU/mult_49/FS_1/U31      | A1 v -> Y v  | OA21X1M    | 0.134 | 0.392 |   6.246 |    9.733 | 
     | U0_ALU/mult_49/FS_1/U15      | A v -> Y v   | XNOR2X1M   | 0.114 | 0.152 |   6.398 |    9.886 | 
     | U0_ALU/U35                   | A0N v -> Y v | OAI2BB1X2M | 0.094 | 0.198 |   6.596 |   10.083 | 
     | U0_ALU/\ALU_OUT_reg[11]      | D v          | SDFFRQX2M  | 0.094 | 0.000 |   6.596 |   10.083 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.487 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -3.454 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -3.424 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.258 | 0.266 |   0.330 |   -3.157 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.277 | 0.312 |   0.642 |   -2.845 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.649 |   -2.839 | 
     | U0_ALU/\ALU_OUT_reg[11]    | CK ^          | SDFFRQX2M   | 0.277 | 0.006 |   0.649 |   -2.839 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[2] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[1][0] /Q (v) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.647
- Setup                         0.381
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.066
- Arrival Time                  6.460
= Slack Time                    3.606
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |              |             |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |             | 0.000 |       |   0.000 |    3.606 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v   | CLKINVX40M  | 0.037 | 0.034 |   0.034 |    3.639 | 
     | REF_CLK__L2_I0                   | A v -> Y ^   | CLKINVX40M  | 0.020 | 0.030 |   0.064 |    3.669 | 
     | U0_mux2X1/U1                     | A ^ -> Y ^   | MX2X6M      | 0.258 | 0.266 |   0.330 |    3.936 | 
     | REF_SCAN_CLK__L1_I0              | A ^ -> Y v   | CLKINVX40M  | 0.100 | 0.116 |   0.447 |    4.052 | 
     | REF_SCAN_CLK__L2_I0              | A v -> Y ^   | CLKINVX40M  | 0.197 | 0.144 |   0.591 |    4.197 | 
     | U0_RegFile/\regArr_reg[1][0]     | CK ^ -> Q v  | SDFFRHQX2M  | 0.078 | 0.325 |   0.916 |    4.521 | 
     | U0_RegFile/FE_OFC14_Operand_B_0_ | A v -> Y v   | BUFX10M     | 0.071 | 0.142 |   1.057 |    4.663 | 
     | U0_ALU/div_52/U1                 | A v -> Y ^   | INVX6M      | 0.177 | 0.123 |   1.181 |    4.786 | 
     | U0_ALU/div_52/U8                 | A ^ -> Y ^   | OR2X2M      | 0.070 | 0.143 |   1.324 |    4.929 | 
     | U0_ALU/div_52/FE_RC_22_0         | A ^ -> Y v   | INVX2M      | 0.046 | 0.050 |   1.373 |    4.979 | 
     | U0_ALU/div_52/FE_RC_21_0         | A v -> Y ^   | NOR2X4M     | 0.178 | 0.122 |   1.495 |    5.100 | 
     | U0_ALU/div_52/FE_RC_61_0         | A ^ -> Y v   | NAND3X2M    | 0.118 | 0.103 |   1.598 |    5.204 | 
     | U0_ALU/div_52/FE_RC_60_0         | AN v -> Y v  | NAND3BX4M   | 0.092 | 0.172 |   1.770 |    5.376 | 
     | U0_ALU/div_52/FE_RC_69_0         | A v -> Y ^   | CLKNAND2X4M | 0.073 | 0.070 |   1.841 |    5.446 | 
     | U0_ALU/div_52/FE_RC_67_0         | B ^ -> Y v   | NAND2X4M    | 0.069 | 0.068 |   1.909 |    5.515 | 
     | U0_ALU/div_52/FE_RC_74_0         | A v -> Y ^   | NAND2X2M    | 0.213 | 0.139 |   2.048 |    5.653 | 
     | U0_ALU/div_52/FE_RC_117_0        | B ^ -> Y v   | NOR2X2M     | 0.087 | 0.098 |   2.146 |    5.752 | 
     | U0_ALU/div_52/FE_RC_116_0        | A v -> Y ^   | INVX2M      | 0.093 | 0.082 |   2.228 |    5.834 | 
     | U0_ALU/div_52/FE_RC_115_0        | A ^ -> Y v   | CLKNAND2X2M | 0.152 | 0.093 |   2.322 |    5.928 | 
     | U0_ALU/div_52/FE_RC_106_0        | A0 v -> Y ^  | OAI21X2M    | 0.182 | 0.163 |   2.485 |    6.091 | 
     | U0_ALU/div_52/FE_RC_164_0        | A ^ -> Y v   | CLKNAND2X2M | 0.150 | 0.139 |   2.624 |    6.230 | 
     | U0_ALU/div_52/FE_RC_163_0        | A v -> Y ^   | NAND2X4M    | 0.170 | 0.140 |   2.764 |    6.370 | 
     | U0_ALU/div_52/FE_RC_187_0        | A ^ -> Y v   | INVX4M      | 0.091 | 0.098 |   2.861 |    6.467 | 
     | U0_ALU/div_52/FE_RC_194_0        | S0 v -> Y ^  | MXI2X3M     | 0.273 | 0.151 |   3.013 |    6.619 | 
     | U0_ALU/div_52/FE_RC_199_0        | A ^ -> Y v   | NAND2X2M    | 0.188 | 0.178 |   3.191 |    6.796 | 
     | U0_ALU/div_52/FE_RC_198_0        | A v -> Y ^   | INVX2M      | 0.085 | 0.093 |   3.284 |    6.889 | 
     | U0_ALU/div_52/FE_RC_197_0        | A ^ -> Y v   | NOR2X2M     | 0.086 | 0.047 |   3.330 |    6.936 | 
     | U0_ALU/div_52/FE_RC_190_0        | B v -> Y ^   | NAND2X2M    | 0.092 | 0.085 |   3.415 |    7.021 | 
     | U0_ALU/div_52/FE_RC_227_0        | A ^ -> Y v   | NAND2X2M    | 0.070 | 0.065 |   3.480 |    7.085 | 
     | U0_ALU/div_52/FE_RC_261_0        | B v -> Y ^   | NAND2X2M    | 0.215 | 0.148 |   3.627 |    7.233 | 
     | U0_ALU/div_52/FE_RC_284_0        | B ^ -> Y v   | NAND2X4M    | 0.121 | 0.124 |   3.751 |    7.357 | 
     | U0_ALU/div_52/FE_RC_233_0        | B v -> Y ^   | NAND3X2M    | 0.238 | 0.121 |   3.873 |    7.479 | 
     | U0_ALU/div_52/FE_RC_230_0        | B0 ^ -> Y v  | OAI2B11X4M  | 0.144 | 0.141 |   4.014 |    7.620 | 
     | U0_ALU/div_52/FE_RC_258_0        | B0 v -> Y ^  | OAI21X3M    | 0.181 | 0.082 |   4.096 |    7.702 | 
     | U0_ALU/div_52/FE_RC_257_0        | A ^ -> Y v   | NAND2X2M    | 0.126 | 0.124 |   4.220 |    7.825 | 
     | U0_ALU/div_52/FE_RC_286_0        | B v -> Y ^   | NAND2X2M    | 0.088 | 0.093 |   4.313 |    7.919 | 
     | U0_ALU/div_52/FE_RC_285_0        | A ^ -> Y v   | NAND2X2M    | 0.150 | 0.115 |   4.428 |    8.034 | 
     | U0_ALU/div_52/FE_RC_369_0        | B v -> Y ^   | NAND2X2M    | 0.123 | 0.120 |   4.548 |    8.153 | 
     | U0_ALU/div_52/FE_RC_368_0        | A ^ -> Y v   | NAND2X2M    | 0.235 | 0.175 |   4.723 |    8.329 | 
     | U0_ALU/div_52/FE_RC_366_0        | A1N v -> Y v | OAI2BB2X4M  | 0.086 | 0.218 |   4.941 |    8.547 | 
     | U0_ALU/div_52/FE_RC_365_0        | A0 v -> Y ^  | OAI21X2M    | 0.202 | 0.158 |   5.099 |    8.705 | 
     | U0_ALU/div_52/FE_RC_364_0        | A ^ -> Y v   | NAND2X2M    | 0.119 | 0.123 |   5.222 |    8.828 | 
     | U0_ALU/div_52/FE_RC_409_0        | B v -> Y ^   | NAND2X2M    | 0.112 | 0.105 |   5.327 |    8.933 | 
     | U0_ALU/div_52/FE_RC_408_0        | A ^ -> Y v   | NAND2X4M    | 0.076 | 0.076 |   5.404 |    9.009 | 
     | U0_ALU/div_52/FE_RC_427_0        | A v -> Y ^   | NAND2X4M    | 0.112 | 0.084 |   5.488 |    9.094 | 
     | U0_ALU/div_52/FE_RC_456_0        | A ^ -> Y v   | INVX2M      | 0.049 | 0.056 |   5.544 |    9.150 | 
     | U0_ALU/div_52/FE_RC_455_0        | A v -> Y ^   | NAND3X3M    | 0.123 | 0.076 |   5.620 |    9.226 | 
     | U0_ALU/div_52/FE_RC_511_0        | A ^ -> Y v   | NAND2X2M    | 0.230 | 0.173 |   5.793 |    9.398 | 
     | U0_ALU/U64                       | C0 v -> Y ^  | AOI222X1M   | 0.573 | 0.493 |   6.285 |    9.891 | 
     | U0_ALU/U61                       | A1 ^ -> Y v  | AOI31X2M    | 0.170 | 0.175 |   6.460 |   10.066 | 
     | U0_ALU/\ALU_OUT_reg[2]           | D v          | SDFFRQX1M   | 0.170 | 0.000 |   6.460 |   10.066 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.606 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -3.572 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -3.542 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.258 | 0.266 |   0.330 |   -3.276 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.277 | 0.312 |   0.642 |   -2.963 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.647 |   -2.959 | 
     | U0_ALU/\ALU_OUT_reg[2]     | CK ^          | SDFFRQX1M   | 0.277 | 0.004 |   0.647 |   -2.959 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[10] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.649
- Setup                         0.361
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.088
- Arrival Time                  6.453
= Slack Time                    3.636
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.636 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.034 |   0.034 |    3.669 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.020 | 0.030 |   0.064 |    3.699 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.258 | 0.266 |   0.330 |    3.966 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v   | CLKINVX40M | 0.100 | 0.116 |   0.447 |    4.082 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^   | CLKINVX40M | 0.186 | 0.133 |   0.580 |    4.215 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.615 | 0.742 |   1.322 |    4.957 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.343 | 0.343 |   1.664 |    5.300 | 
     | U0_ALU/mult_49/U106          | B v -> Y ^   | NOR2X1M    | 0.261 | 0.244 |   1.908 |    5.544 | 
     | U0_ALU/mult_49/U4            | B ^ -> Y ^   | AND2X2M    | 0.080 | 0.170 |   2.078 |    5.714 | 
     | U0_ALU/mult_49/S2_2_3        | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.550 |   2.628 |    6.264 | 
     | U0_ALU/mult_49/S2_3_3        | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.563 |   3.192 |    6.827 | 
     | U0_ALU/mult_49/S2_4_3        | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.563 |   3.755 |    7.391 | 
     | U0_ALU/mult_49/S2_5_3        | B ^ -> CO ^  | ADDFX2M    | 0.130 | 0.571 |   4.326 |    7.961 | 
     | U0_ALU/mult_49/S2_6_3        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.564 |   4.890 |    8.526 | 
     | U0_ALU/mult_49/S4_3          | B ^ -> S v   | ADDFX2M    | 0.155 | 0.590 |   5.480 |    9.116 | 
     | U0_ALU/mult_49/U14           | B v -> Y v   | CLKXOR2X2M | 0.119 | 0.270 |   5.750 |    9.386 | 
     | U0_ALU/mult_49/FS_1/U33      | B v -> Y ^   | NOR2X1M    | 0.164 | 0.143 |   5.893 |    9.528 | 
     | U0_ALU/mult_49/FS_1/U18      | AN ^ -> Y ^  | NAND2BX1M  | 0.113 | 0.157 |   6.050 |    9.686 | 
     | U0_ALU/mult_49/FS_1/U17      | A ^ -> Y v   | CLKXOR2X2M | 0.102 | 0.226 |   6.276 |    9.912 | 
     | U0_ALU/U34                   | A0N v -> Y v | OAI2BB1X2M | 0.072 | 0.176 |   6.453 |   10.088 | 
     | U0_ALU/\ALU_OUT_reg[10]      | D v          | SDFFRQX2M  | 0.072 | 0.000 |   6.453 |   10.088 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.636 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -3.602 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -3.572 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.258 | 0.266 |   0.330 |   -3.305 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.277 | 0.312 |   0.642 |   -2.993 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.649 |   -2.987 | 
     | U0_ALU/\ALU_OUT_reg[10]    | CK ^          | SDFFRQX2M   | 0.277 | 0.007 |   0.649 |   -2.987 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[8] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.648
- Setup                         0.370
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.078
- Arrival Time                  6.100
= Slack Time                    3.978
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.978 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    4.011 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    4.041 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.258 | 0.266 |   0.330 |    4.308 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.100 | 0.116 |   0.447 |    4.424 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^  | CLKINVX40M | 0.186 | 0.133 |   0.580 |    4.557 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.615 | 0.742 |   1.322 |    5.299 | 
     | U0_ALU/U99                   | A ^ -> Y v  | INVX2M     | 0.343 | 0.343 |   1.664 |    5.642 | 
     | U0_ALU/mult_49/U108          | B v -> Y ^  | NOR2X1M    | 0.258 | 0.242 |   1.906 |    5.883 | 
     | U0_ALU/mult_49/U6            | B ^ -> Y ^  | AND2X2M    | 0.086 | 0.174 |   2.079 |    6.057 | 
     | U0_ALU/mult_49/S2_2_1        | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.551 |   2.630 |    6.608 | 
     | U0_ALU/mult_49/S2_3_1        | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.563 |   3.193 |    7.171 | 
     | U0_ALU/mult_49/S2_4_1        | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.561 |   3.754 |    7.732 | 
     | U0_ALU/mult_49/S2_5_1        | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.564 |   4.318 |    8.296 | 
     | U0_ALU/mult_49/S2_6_1        | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.563 |   4.881 |    8.858 | 
     | U0_ALU/mult_49/S4_1          | B ^ -> S v  | ADDFX2M    | 0.159 | 0.596 |   5.476 |    9.454 | 
     | U0_ALU/mult_49/U24           | A v -> Y ^  | INVX2M     | 0.083 | 0.089 |   5.565 |    9.543 | 
     | U0_ALU/mult_49/U23           | B ^ -> Y v  | XNOR2X2M   | 0.112 | 0.101 |   5.666 |    9.644 | 
     | U0_ALU/mult_49/FS_1/U7       | A v -> Y ^  | INVX2M     | 0.071 | 0.076 |   5.742 |    9.719 | 
     | U0_ALU/mult_49/FS_1/U8       | A ^ -> Y v  | INVX2M     | 0.037 | 0.044 |   5.786 |    9.763 | 
     | U0_ALU/U97                   | B0 v -> Y ^ | AOI2BB2XLM | 0.317 | 0.214 |   6.000 |    9.977 | 
     | U0_ALU/U95                   | A1 ^ -> Y v | AOI21X2M   | 0.119 | 0.101 |   6.100 |   10.078 | 
     | U0_ALU/\ALU_OUT_reg[8]       | D v         | SDFFRQX2M  | 0.119 | 0.000 |   6.100 |   10.078 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -3.978 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -3.944 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -3.914 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.258 | 0.266 |   0.330 |   -3.647 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.277 | 0.312 |   0.642 |   -3.335 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.648 |   -3.329 | 
     | U0_ALU/\ALU_OUT_reg[8]     | CK ^          | SDFFRQX2M   | 0.277 | 0.006 |   0.648 |   -3.329 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[9] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.648
- Setup                         0.364
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.085
- Arrival Time                  6.079
= Slack Time                    4.006
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    4.006 | 
     | REF_CLK__L1_I0               | A ^ -> Y v   | CLKINVX40M | 0.037 | 0.034 |   0.034 |    4.039 | 
     | REF_CLK__L2_I0               | A v -> Y ^   | CLKINVX40M | 0.020 | 0.030 |   0.064 |    4.069 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.258 | 0.266 |   0.330 |    4.336 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v   | CLKINVX40M | 0.100 | 0.116 |   0.447 |    4.452 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^   | CLKINVX40M | 0.186 | 0.133 |   0.580 |    4.585 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.615 | 0.742 |   1.322 |    5.327 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.343 | 0.343 |   1.664 |    5.670 | 
     | U0_ALU/mult_49/U107          | B v -> Y ^   | NOR2X1M    | 0.263 | 0.245 |   1.909 |    5.915 | 
     | U0_ALU/mult_49/U5            | B ^ -> Y ^   | AND2X2M    | 0.079 | 0.169 |   2.079 |    6.085 | 
     | U0_ALU/mult_49/S2_2_2        | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.552 |   2.631 |    6.637 | 
     | U0_ALU/mult_49/S2_3_2        | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   3.189 |    7.195 | 
     | U0_ALU/mult_49/S2_4_2        | B ^ -> CO ^  | ADDFX2M    | 0.117 | 0.558 |   3.748 |    7.754 | 
     | U0_ALU/mult_49/S2_5_2        | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.558 |   4.306 |    8.312 | 
     | U0_ALU/mult_49/S2_6_2        | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.562 |   4.869 |    8.874 | 
     | U0_ALU/mult_49/S4_2          | B ^ -> S v   | ADDFX2M    | 0.152 | 0.586 |   5.455 |    9.461 | 
     | U0_ALU/mult_49/U11           | B v -> Y v   | CLKXOR2X2M | 0.141 | 0.287 |   5.742 |    9.748 | 
     | U0_ALU/mult_49/FS_1/U4       | A v -> Y v   | XNOR2X2M   | 0.112 | 0.146 |   5.889 |    9.894 | 
     | U0_ALU/U33                   | A0N v -> Y v | OAI2BB1X2M | 0.086 | 0.190 |   6.079 |   10.085 | 
     | U0_ALU/\ALU_OUT_reg[9]       | D v          | SDFFRQX2M  | 0.086 | 0.000 |   6.079 |   10.085 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -4.006 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -3.972 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -3.942 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.258 | 0.266 |   0.330 |   -3.675 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.277 | 0.312 |   0.642 |   -3.363 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.648 |   -3.357 | 
     | U0_ALU/\ALU_OUT_reg[9]     | CK ^          | SDFFRQX2M   | 0.277 | 0.006 |   0.648 |   -3.357 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[7] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.648
- Setup                         0.378
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.070
- Arrival Time                  5.971
= Slack Time                    4.099
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |    4.099 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    4.132 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    4.163 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.258 | 0.266 |   0.330 |    4.429 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.100 | 0.116 |   0.447 |    4.545 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^  | CLKINVX40M | 0.186 | 0.133 |   0.580 |    4.679 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.615 | 0.742 |   1.322 |    5.420 | 
     | U0_ALU/U99                   | A ^ -> Y v  | INVX2M     | 0.343 | 0.343 |   1.664 |    5.763 | 
     | U0_ALU/mult_49/U109          | B v -> Y ^  | NOR2X1M    | 0.280 | 0.255 |   1.919 |    6.018 | 
     | U0_ALU/mult_49/U8            | B ^ -> Y ^  | AND2X2M    | 0.083 | 0.174 |   2.093 |    6.192 | 
     | U0_ALU/mult_49/S1_2_0        | B ^ -> CO ^ | ADDFX2M    | 0.113 | 0.547 |   2.641 |    6.739 | 
     | U0_ALU/mult_49/S1_3_0        | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.559 |   3.200 |    7.299 | 
     | U0_ALU/mult_49/S1_4_0        | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.557 |   3.757 |    7.856 | 
     | U0_ALU/mult_49/S1_5_0        | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.562 |   4.319 |    8.418 | 
     | U0_ALU/mult_49/S1_6_0        | B ^ -> CO ^ | ADDFX2M    | 0.117 | 0.560 |   4.879 |    8.978 | 
     | U0_ALU/mult_49/S4_0          | B ^ -> S v  | ADDFX2M    | 0.143 | 0.573 |   5.452 |    9.551 | 
     | U0_ALU/mult_49/FS_1/U14      | A v -> Y v  | BUFX2M     | 0.057 | 0.161 |   5.613 |    9.712 | 
     | U0_ALU/U82                   | B0 v -> Y ^ | AOI22X1M   | 0.294 | 0.226 |   5.839 |    9.937 | 
     | U0_ALU/U81                   | A1 ^ -> Y v | AOI31X2M   | 0.156 | 0.132 |   5.971 |   10.070 | 
     | U0_ALU/\ALU_OUT_reg[7]       | D v         | SDFFRQX2M  | 0.156 | 0.000 |   5.971 |   10.070 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -4.099 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -4.065 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -4.035 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.258 | 0.266 |   0.330 |   -3.769 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.277 | 0.312 |   0.642 |   -3.457 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.648 |   -3.451 | 
     | U0_ALU/\ALU_OUT_reg[7]     | CK ^          | SDFFRQX2M   | 0.277 | 0.005 |   0.648 |   -3.451 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[6] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.648
- Setup                         0.380
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.067
- Arrival Time                  5.551
= Slack Time                    4.517
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |    4.516 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    4.550 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    4.580 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.258 | 0.266 |   0.330 |    4.847 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.100 | 0.116 |   0.447 |    4.963 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^  | CLKINVX40M | 0.186 | 0.133 |   0.580 |    5.096 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.615 | 0.742 |   1.322 |    5.838 | 
     | U0_ALU/U99                   | A ^ -> Y v  | INVX2M     | 0.343 | 0.343 |   1.664 |    6.181 | 
     | U0_ALU/mult_49/U109          | B v -> Y ^  | NOR2X1M    | 0.280 | 0.255 |   1.919 |    6.435 | 
     | U0_ALU/mult_49/U8            | B ^ -> Y ^  | AND2X2M    | 0.083 | 0.174 |   2.093 |    6.610 | 
     | U0_ALU/mult_49/S1_2_0        | B ^ -> CO ^ | ADDFX2M    | 0.113 | 0.547 |   2.640 |    7.157 | 
     | U0_ALU/mult_49/S1_3_0        | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.559 |   3.200 |    7.716 | 
     | U0_ALU/mult_49/S1_4_0        | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.557 |   3.757 |    8.273 | 
     | U0_ALU/mult_49/S1_5_0        | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.562 |   4.319 |    8.836 | 
     | U0_ALU/mult_49/S1_6_0        | B ^ -> S v  | ADDFX2M    | 0.144 | 0.576 |   4.895 |    9.412 | 
     | U0_ALU/mult_49/FS_1/U13      | A v -> Y v  | BUFX2M     | 0.063 | 0.166 |   5.061 |    9.578 | 
     | U0_ALU/U80                   | A0 v -> Y ^ | AOI222X1M  | 0.592 | 0.317 |   5.379 |    9.895 | 
     | U0_ALU/U77                   | A1 ^ -> Y v | AOI31X2M   | 0.168 | 0.172 |   5.551 |   10.067 | 
     | U0_ALU/\ALU_OUT_reg[6]       | D v         | SDFFRQX2M  | 0.168 | 0.000 |   5.551 |   10.067 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -4.517 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -4.483 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -4.453 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.258 | 0.266 |   0.330 |   -4.186 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.277 | 0.312 |   0.642 |   -3.874 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.648 |   -3.869 | 
     | U0_ALU/\ALU_OUT_reg[6]     | CK ^          | SDFFRQX2M   | 0.277 | 0.005 |   0.648 |   -3.869 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[3] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[1][0] /Q (v) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.647
- Setup                         0.381
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.066
- Arrival Time                  5.382
= Slack Time                    4.684
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |             |             |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |             | 0.000 |       |   0.000 |    4.684 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M  | 0.037 | 0.034 |   0.034 |    4.717 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M  | 0.020 | 0.030 |   0.064 |    4.747 | 
     | U0_mux2X1/U1                     | A ^ -> Y ^  | MX2X6M      | 0.258 | 0.266 |   0.330 |    5.014 | 
     | REF_SCAN_CLK__L1_I0              | A ^ -> Y v  | CLKINVX40M  | 0.100 | 0.116 |   0.447 |    5.130 | 
     | REF_SCAN_CLK__L2_I0              | A v -> Y ^  | CLKINVX40M  | 0.197 | 0.144 |   0.591 |    5.275 | 
     | U0_RegFile/\regArr_reg[1][0]     | CK ^ -> Q v | SDFFRHQX2M  | 0.078 | 0.325 |   0.916 |    5.599 | 
     | U0_RegFile/FE_OFC14_Operand_B_0_ | A v -> Y v  | BUFX10M     | 0.071 | 0.142 |   1.057 |    5.741 | 
     | U0_ALU/div_52/U1                 | A v -> Y ^  | INVX6M      | 0.177 | 0.123 |   1.181 |    5.864 | 
     | U0_ALU/div_52/U8                 | A ^ -> Y ^  | OR2X2M      | 0.070 | 0.143 |   1.324 |    6.007 | 
     | U0_ALU/div_52/FE_RC_22_0         | A ^ -> Y v  | INVX2M      | 0.046 | 0.050 |   1.373 |    6.057 | 
     | U0_ALU/div_52/FE_RC_21_0         | A v -> Y ^  | NOR2X4M     | 0.178 | 0.122 |   1.495 |    6.178 | 
     | U0_ALU/div_52/FE_RC_61_0         | A ^ -> Y v  | NAND3X2M    | 0.118 | 0.103 |   1.598 |    6.282 | 
     | U0_ALU/div_52/FE_RC_60_0         | AN v -> Y v | NAND3BX4M   | 0.092 | 0.172 |   1.770 |    6.454 | 
     | U0_ALU/div_52/FE_RC_69_0         | A v -> Y ^  | CLKNAND2X4M | 0.073 | 0.070 |   1.841 |    6.524 | 
     | U0_ALU/div_52/FE_RC_67_0         | B ^ -> Y v  | NAND2X4M    | 0.069 | 0.068 |   1.909 |    6.593 | 
     | U0_ALU/div_52/FE_RC_74_0         | A v -> Y ^  | NAND2X2M    | 0.213 | 0.139 |   2.048 |    6.731 | 
     | U0_ALU/div_52/FE_RC_117_0        | B ^ -> Y v  | NOR2X2M     | 0.087 | 0.098 |   2.146 |    6.830 | 
     | U0_ALU/div_52/FE_RC_116_0        | A v -> Y ^  | INVX2M      | 0.093 | 0.082 |   2.228 |    6.912 | 
     | U0_ALU/div_52/FE_RC_115_0        | A ^ -> Y v  | CLKNAND2X2M | 0.152 | 0.093 |   2.322 |    7.005 | 
     | U0_ALU/div_52/FE_RC_106_0        | A0 v -> Y ^ | OAI21X2M    | 0.182 | 0.163 |   2.485 |    7.168 | 
     | U0_ALU/div_52/FE_RC_164_0        | A ^ -> Y v  | CLKNAND2X2M | 0.150 | 0.139 |   2.624 |    7.308 | 
     | U0_ALU/div_52/FE_RC_163_0        | A v -> Y ^  | NAND2X4M    | 0.170 | 0.140 |   2.764 |    7.447 | 
     | U0_ALU/div_52/FE_RC_187_0        | A ^ -> Y v  | INVX4M      | 0.091 | 0.098 |   2.861 |    7.545 | 
     | U0_ALU/div_52/FE_RC_194_0        | S0 v -> Y ^ | MXI2X3M     | 0.273 | 0.151 |   3.013 |    7.696 | 
     | U0_ALU/div_52/FE_RC_199_0        | A ^ -> Y v  | NAND2X2M    | 0.188 | 0.178 |   3.191 |    7.874 | 
     | U0_ALU/div_52/FE_RC_198_0        | A v -> Y ^  | INVX2M      | 0.085 | 0.093 |   3.284 |    7.967 | 
     | U0_ALU/div_52/FE_RC_197_0        | A ^ -> Y v  | NOR2X2M     | 0.086 | 0.047 |   3.330 |    8.014 | 
     | U0_ALU/div_52/FE_RC_190_0        | B v -> Y ^  | NAND2X2M    | 0.092 | 0.085 |   3.415 |    8.099 | 
     | U0_ALU/div_52/FE_RC_227_0        | A ^ -> Y v  | NAND2X2M    | 0.070 | 0.065 |   3.480 |    8.163 | 
     | U0_ALU/div_52/FE_RC_261_0        | B v -> Y ^  | NAND2X2M    | 0.215 | 0.148 |   3.627 |    8.311 | 
     | U0_ALU/div_52/FE_RC_284_0        | B ^ -> Y v  | NAND2X4M    | 0.121 | 0.124 |   3.751 |    8.435 | 
     | U0_ALU/div_52/FE_RC_233_0        | B v -> Y ^  | NAND3X2M    | 0.238 | 0.121 |   3.873 |    8.557 | 
     | U0_ALU/div_52/FE_RC_230_0        | B0 ^ -> Y v | OAI2B11X4M  | 0.144 | 0.141 |   4.014 |    8.698 | 
     | U0_ALU/div_52/FE_RC_258_0        | B0 v -> Y ^ | OAI21X3M    | 0.181 | 0.082 |   4.096 |    8.780 | 
     | U0_ALU/div_52/FE_RC_257_0        | A ^ -> Y v  | NAND2X2M    | 0.126 | 0.124 |   4.220 |    8.903 | 
     | U0_ALU/div_52/FE_RC_286_0        | B v -> Y ^  | NAND2X2M    | 0.088 | 0.093 |   4.313 |    8.997 | 
     | U0_ALU/div_52/FE_RC_285_0        | A ^ -> Y v  | NAND2X2M    | 0.150 | 0.115 |   4.428 |    9.112 | 
     | U0_ALU/div_52/FE_RC_369_0        | B v -> Y ^  | NAND2X2M    | 0.123 | 0.120 |   4.548 |    9.231 | 
     | U0_ALU/div_52/FE_RC_382_0        | A ^ -> Y v  | NAND2X2M    | 0.223 | 0.169 |   4.717 |    9.400 | 
     | U0_ALU/U68                       | C0 v -> Y ^ | AOI222X1M   | 0.570 | 0.489 |   5.206 |    9.890 | 
     | U0_ALU/U65                       | A1 ^ -> Y v | AOI31X2M    | 0.171 | 0.176 |   5.382 |   10.066 | 
     | U0_ALU/\ALU_OUT_reg[3]           | D v         | SDFFRQX2M   | 0.171 | 0.000 |   5.382 |   10.066 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -4.684 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -4.650 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -4.620 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.258 | 0.266 |   0.330 |   -4.353 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.277 | 0.312 |   0.642 |   -4.041 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.647 |   -4.037 | 
     | U0_ALU/\ALU_OUT_reg[3]     | CK ^          | SDFFRQX2M   | 0.277 | 0.004 |   0.647 |   -4.037 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[5] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.647
- Setup                         0.383
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.065
- Arrival Time                  4.985
= Slack Time                    5.079
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.079 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.113 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.143 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.258 | 0.266 |   0.330 |    5.410 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.100 | 0.116 |   0.447 |    5.526 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^  | CLKINVX40M | 0.186 | 0.133 |   0.580 |    5.659 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.615 | 0.742 |   1.322 |    6.401 | 
     | U0_ALU/U99                   | A ^ -> Y v  | INVX2M     | 0.343 | 0.343 |   1.664 |    6.744 | 
     | U0_ALU/mult_49/U109          | B v -> Y ^  | NOR2X1M    | 0.280 | 0.255 |   1.919 |    6.998 | 
     | U0_ALU/mult_49/U8            | B ^ -> Y ^  | AND2X2M    | 0.083 | 0.174 |   2.093 |    7.173 | 
     | U0_ALU/mult_49/S1_2_0        | B ^ -> CO ^ | ADDFX2M    | 0.113 | 0.547 |   2.640 |    7.720 | 
     | U0_ALU/mult_49/S1_3_0        | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.559 |   3.200 |    8.279 | 
     | U0_ALU/mult_49/S1_4_0        | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.557 |   3.757 |    8.836 | 
     | U0_ALU/mult_49/S1_5_0        | B ^ -> S v  | ADDFX2M    | 0.139 | 0.566 |   4.322 |    9.402 | 
     | U0_ALU/mult_49/FS_1/U12      | A v -> Y v  | BUFX2M     | 0.065 | 0.167 |   4.489 |    9.568 | 
     | U0_ALU/U76                   | A0 v -> Y ^ | AOI222X1M  | 0.583 | 0.313 |   4.802 |    9.881 | 
     | U0_ALU/U73                   | A1 ^ -> Y v | AOI31X2M   | 0.179 | 0.183 |   4.985 |   10.065 | 
     | U0_ALU/\ALU_OUT_reg[5]       | D v         | SDFFRQX2M  | 0.179 | 0.000 |   4.985 |   10.065 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -5.079 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -5.046 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -5.016 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.258 | 0.266 |   0.330 |   -4.749 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.277 | 0.312 |   0.642 |   -4.437 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.647 |   -4.432 | 
     | U0_ALU/\ALU_OUT_reg[5]     | CK ^          | SDFFRQX2M   | 0.277 | 0.005 |   0.647 |   -4.432 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[13] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.007
- Setup                         0.332
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.475
- Arrival Time                  4.258
= Slack Time                    5.217
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.217 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.805 |   0.805 |    6.022 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.373 | 1.012 |   1.817 |    7.034 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X8M    | 0.900 | 0.697 |   2.513 |    7.730 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.106 | 0.848 |   3.362 |    8.579 | 
     | FE_OFC3_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | CLKBUFX8M | 1.081 | 0.833 |   4.195 |    9.412 | 
     | U0_ALU/\ALU_OUT_reg[13]     | RN ^       | SDFFRQX2M | 1.082 | 0.063 |   4.258 |    9.475 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.277 |       |   0.000 |   -5.217 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.007 |   -5.210 | 
     | U0_ALU/\ALU_OUT_reg[13]    | CK ^        | SDFFRQX2M | 0.277 | 0.007 |   0.007 |   -5.210 | 
     +-------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[12] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.007
- Setup                         0.332
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.475
- Arrival Time                  4.258
= Slack Time                    5.217
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.217 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.805 |   0.805 |    6.022 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.373 | 1.012 |   1.817 |    7.034 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X8M    | 0.900 | 0.697 |   2.513 |    7.731 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.106 | 0.848 |   3.362 |    8.579 | 
     | FE_OFC3_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | CLKBUFX8M | 1.081 | 0.833 |   4.195 |    9.412 | 
     | U0_ALU/\ALU_OUT_reg[12]     | RN ^       | SDFFRQX2M | 1.082 | 0.063 |   4.258 |    9.475 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.277 |       |   0.000 |   -5.217 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.007 |   -5.211 | 
     | U0_ALU/\ALU_OUT_reg[12]    | CK ^        | SDFFRQX2M | 0.277 | 0.007 |   0.007 |   -5.211 | 
     +-------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[15] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.007
- Setup                         0.332
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.475
- Arrival Time                  4.258
= Slack Time                    5.217
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.217 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.805 |   0.805 |    6.022 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.373 | 1.012 |   1.816 |    7.034 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X8M    | 0.900 | 0.697 |   2.513 |    7.731 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.106 | 0.848 |   3.362 |    8.579 | 
     | FE_OFC3_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | CLKBUFX8M | 1.081 | 0.833 |   4.195 |    9.412 | 
     | U0_ALU/\ALU_OUT_reg[15]     | RN ^       | SDFFRQX2M | 1.082 | 0.063 |   4.258 |    9.475 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.277 |       |   0.000 |   -5.217 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.007 |   -5.211 | 
     | U0_ALU/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M | 0.277 | 0.007 |   0.007 |   -5.211 | 
     +-------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[14] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.007
- Setup                         0.332
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.475
- Arrival Time                  4.257
= Slack Time                    5.218
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.218 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.126 | 0.805 |   0.805 |    6.022 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.373 | 1.012 |   1.817 |    7.034 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X8M    | 0.900 | 0.697 |   2.513 |    7.731 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.106 | 0.848 |   3.362 |    8.580 | 
     | FE_OFC3_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | CLKBUFX8M | 1.081 | 0.833 |   4.195 |    9.412 | 
     | U0_ALU/\ALU_OUT_reg[14]     | RN ^       | SDFFRQX2M | 1.082 | 0.062 |   4.257 |    9.475 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.277 |       |   0.000 |   -5.218 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.007 |   -5.211 | 
     | U0_ALU/\ALU_OUT_reg[14]    | CK ^        | SDFFRQX2M | 0.277 | 0.007 |   0.007 |   -5.211 | 
     +-------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U0_RegFile/\RdData_reg[1] /CK 
Endpoint:   U0_RegFile/\RdData_reg[1] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.616
- Setup                         0.379
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.037
- Arrival Time                  4.799
= Slack Time                    5.238
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.238 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.271 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.301 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.258 | 0.266 |   0.330 |    5.568 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.100 | 0.116 |   0.447 |    5.684 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.197 | 0.144 |   0.591 |    5.829 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.591 |   1.182 |    6.419 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.392 | 0.285 |   1.467 |    6.704 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.202 | 0.196 |   1.662 |    6.900 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.291 | 0.224 |   1.886 |    7.124 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   2.001 |    7.238 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.398 | 0.274 |   2.275 |    7.512 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.654 | 0.486 |   2.761 |    7.998 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.221 | 0.219 |   2.979 |    8.217 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.842 | 0.522 |   3.502 |    8.739 | 
     | U0_RegFile/U265                   | S0 ^ -> Y v | MX4X1M     | 0.198 | 0.551 |   4.052 |    9.290 | 
     | U0_RegFile/U264                   | B v -> Y v  | MX4X1M     | 0.161 | 0.408 |   4.460 |    9.698 | 
     | U0_RegFile/U263                   | A0 v -> Y v | AO22X1M    | 0.108 | 0.339 |   4.799 |   10.037 | 
     | U0_RegFile/\RdData_reg[1]         | D v         | SDFFRQX2M  | 0.108 | 0.000 |   4.799 |   10.037 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.238 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.204 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.174 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   0.330 |   -4.907 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   0.447 |   -4.791 | 
     | REF_SCAN_CLK__L2_I0       | A v -> Y ^ | CLKINVX40M | 0.197 | 0.144 |   0.591 |   -4.647 | 
     | U0_RegFile/\RdData_reg[1] | CK ^       | SDFFRQX2M  | 0.211 | 0.025 |   0.616 |   -4.622 | 
     +------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U0_RegFile/\RdData_reg[2] /CK 
Endpoint:   U0_RegFile/\RdData_reg[2] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.616
- Setup                         0.379
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.037
- Arrival Time                  4.793
= Slack Time                    5.244
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.244 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.278 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.308 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.258 | 0.266 |   0.330 |    5.574 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.100 | 0.116 |   0.447 |    5.691 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.197 | 0.144 |   0.591 |    5.835 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.591 |   1.182 |    6.426 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.392 | 0.285 |   1.467 |    6.711 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.202 | 0.196 |   1.662 |    6.907 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.291 | 0.224 |   1.886 |    7.130 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   2.001 |    7.245 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.398 | 0.274 |   2.275 |    7.519 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.654 | 0.486 |   2.761 |    8.005 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.221 | 0.219 |   2.979 |    8.224 | 
     | U0_RegFile/U147                   | A v -> Y ^  | INVX4M     | 0.844 | 0.525 |   3.505 |    8.749 | 
     | U0_RegFile/U270                   | S0 ^ -> Y v | MX4X1M     | 0.210 | 0.560 |   4.065 |    9.309 | 
     | U0_RegFile/U268                   | B v -> Y v  | MX4X1M     | 0.144 | 0.394 |   4.458 |    9.702 | 
     | U0_RegFile/U267                   | A0 v -> Y v | AO22X1M    | 0.108 | 0.335 |   4.793 |   10.037 | 
     | U0_RegFile/\RdData_reg[2]         | D v         | SDFFRQX2M  | 0.108 | 0.000 |   4.793 |   10.037 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.244 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.211 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.181 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   0.330 |   -4.914 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   0.447 |   -4.798 | 
     | REF_SCAN_CLK__L2_I0       | A v -> Y ^ | CLKINVX40M | 0.197 | 0.144 |   0.591 |   -4.653 | 
     | U0_RegFile/\RdData_reg[2] | CK ^       | SDFFRQX2M  | 0.212 | 0.025 |   0.616 |   -4.628 | 
     +------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U0_RegFile/\RdData_reg[0] /CK 
Endpoint:   U0_RegFile/\RdData_reg[0] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.616
- Setup                         0.380
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.036
- Arrival Time                  4.792
= Slack Time                    5.244
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.244 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.278 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.308 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.258 | 0.266 |   0.330 |    5.575 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.100 | 0.116 |   0.447 |    5.691 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.197 | 0.144 |   0.591 |    5.835 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.591 |   1.182 |    6.426 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.392 | 0.285 |   1.467 |    6.711 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.202 | 0.196 |   1.662 |    6.907 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.291 | 0.224 |   1.886 |    7.130 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   2.001 |    7.245 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.398 | 0.274 |   2.275 |    7.519 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.654 | 0.486 |   2.761 |    8.005 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.221 | 0.219 |   2.979 |    8.224 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.842 | 0.522 |   3.502 |    8.746 | 
     | U0_RegFile/U262                   | S0 ^ -> Y v | MX4X1M     | 0.182 | 0.535 |   4.037 |    9.281 | 
     | U0_RegFile/U260                   | B v -> Y v  | MX4X1M     | 0.168 | 0.410 |   4.447 |    9.691 | 
     | U0_RegFile/U259                   | A0 v -> Y v | AO22X1M    | 0.111 | 0.345 |   4.792 |   10.036 | 
     | U0_RegFile/\RdData_reg[0]         | D v         | SDFFRQX2M  | 0.111 | 0.000 |   4.792 |   10.036 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.244 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.211 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.181 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   0.330 |   -4.914 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   0.447 |   -4.798 | 
     | REF_SCAN_CLK__L2_I0       | A v -> Y ^ | CLKINVX40M | 0.197 | 0.144 |   0.591 |   -4.653 | 
     | U0_RegFile/\RdData_reg[0] | CK ^       | SDFFRQX2M  | 0.211 | 0.025 |   0.616 |   -4.629 | 
     +------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U0_RegFile/\RdData_reg[3] /CK 
Endpoint:   U0_RegFile/\RdData_reg[3] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.616
- Setup                         0.381
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.035
- Arrival Time                  4.782
= Slack Time                    5.253
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.253 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.287 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.317 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.258 | 0.266 |   0.330 |    5.584 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.100 | 0.116 |   0.447 |    5.700 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.197 | 0.144 |   0.591 |    5.844 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.591 |   1.182 |    6.435 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.392 | 0.285 |   1.467 |    6.720 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.202 | 0.196 |   1.662 |    6.916 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.291 | 0.224 |   1.886 |    7.139 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   2.001 |    7.254 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.398 | 0.274 |   2.275 |    7.528 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.654 | 0.486 |   2.761 |    8.014 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.221 | 0.219 |   2.979 |    8.233 | 
     | U0_RegFile/U147                   | A v -> Y ^  | INVX4M     | 0.844 | 0.525 |   3.505 |    8.758 | 
     | U0_RegFile/U274                   | S0 ^ -> Y v | MX4X1M     | 0.190 | 0.541 |   4.046 |    9.299 | 
     | U0_RegFile/U272                   | B v -> Y v  | MX4X1M     | 0.147 | 0.390 |   4.436 |    9.689 | 
     | U0_RegFile/U271                   | A0 v -> Y v | AO22X1M    | 0.117 | 0.346 |   4.782 |   10.035 | 
     | U0_RegFile/\RdData_reg[3]         | D v         | SDFFRQX2M  | 0.117 | 0.000 |   4.782 |   10.035 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.253 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.220 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.190 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   0.330 |   -4.923 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   0.447 |   -4.807 | 
     | REF_SCAN_CLK__L2_I0       | A v -> Y ^ | CLKINVX40M | 0.197 | 0.144 |   0.591 |   -4.662 | 
     | U0_RegFile/\RdData_reg[3] | CK ^       | SDFFRQX2M  | 0.212 | 0.025 |   0.616 |   -4.637 | 
     +------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U0_RegFile/\RdData_reg[4] /CK 
Endpoint:   U0_RegFile/\RdData_reg[4] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.617
- Setup                         0.379
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.038
- Arrival Time                  4.777
= Slack Time                    5.262
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.262 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.295 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.325 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.258 | 0.266 |   0.330 |    5.592 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.100 | 0.116 |   0.447 |    5.708 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.197 | 0.144 |   0.591 |    5.853 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.591 |   1.182 |    6.443 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.392 | 0.285 |   1.467 |    6.728 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.202 | 0.196 |   1.662 |    6.924 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.291 | 0.224 |   1.886 |    7.148 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   2.001 |    7.262 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.398 | 0.274 |   2.275 |    7.536 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.654 | 0.486 |   2.761 |    8.022 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.221 | 0.219 |   2.979 |    8.241 | 
     | U0_RegFile/U147                   | A v -> Y ^  | INVX4M     | 0.844 | 0.525 |   3.505 |    8.766 | 
     | U0_RegFile/U303                   | S0 ^ -> Y v | MX4X1M     | 0.168 | 0.520 |   4.025 |    9.287 | 
     | U0_RegFile/U276                   | D v -> Y v  | MX4X1M     | 0.162 | 0.414 |   4.439 |    9.700 | 
     | U0_RegFile/U275                   | A0 v -> Y v | AO22X1M    | 0.106 | 0.338 |   4.777 |   10.038 | 
     | U0_RegFile/\RdData_reg[4]         | D v         | SDFFRQX2M  | 0.106 | 0.000 |   4.777 |   10.038 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.262 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.228 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.198 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   0.330 |   -4.931 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   0.447 |   -4.815 | 
     | REF_SCAN_CLK__L2_I0       | A v -> Y ^ | CLKINVX40M | 0.197 | 0.144 |   0.591 |   -4.671 | 
     | U0_RegFile/\RdData_reg[4] | CK ^       | SDFFRQX2M  | 0.212 | 0.026 |   0.617 |   -4.644 | 
     +------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U0_RegFile/\RdData_reg[5] /CK 
Endpoint:   U0_RegFile/\RdData_reg[5] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.617
- Setup                         0.378
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.039
- Arrival Time                  4.775
= Slack Time                    5.264
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.264 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.297 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.328 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.258 | 0.266 |   0.330 |    5.594 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.100 | 0.116 |   0.447 |    5.710 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.197 | 0.144 |   0.591 |    5.855 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.591 |   1.182 |    6.446 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.392 | 0.285 |   1.467 |    6.730 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.202 | 0.196 |   1.662 |    6.926 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.291 | 0.224 |   1.886 |    7.150 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   2.001 |    7.265 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.398 | 0.274 |   2.275 |    7.539 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.654 | 0.486 |   2.761 |    8.025 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.221 | 0.219 |   2.979 |    8.243 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.842 | 0.522 |   3.502 |    8.766 | 
     | U0_RegFile/U297                   | S0 ^ -> Y v | MX4X1M     | 0.214 | 0.564 |   4.066 |    9.330 | 
     | U0_RegFile/U280                   | C v -> Y v  | MX4X1M     | 0.128 | 0.381 |   4.447 |    9.711 | 
     | U0_RegFile/U279                   | A0 v -> Y v | AO22X1M    | 0.105 | 0.328 |   4.775 |   10.039 | 
     | U0_RegFile/\RdData_reg[5]         | D v         | SDFFRQX2M  | 0.105 | 0.000 |   4.775 |   10.039 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.264 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.230 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.200 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   0.330 |   -4.934 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   0.447 |   -4.817 | 
     | REF_SCAN_CLK__L2_I0       | A v -> Y ^ | CLKINVX40M | 0.197 | 0.144 |   0.591 |   -4.673 | 
     | U0_RegFile/\RdData_reg[5] | CK ^       | SDFFRQX2M  | 0.212 | 0.026 |   0.617 |   -4.647 | 
     +------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U0_RegFile/\RdData_reg[6] /CK 
Endpoint:   U0_RegFile/\RdData_reg[6] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.618
- Setup                         0.381
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.037
- Arrival Time                  4.745
= Slack Time                    5.292
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.292 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.326 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.356 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.258 | 0.266 |   0.330 |    5.623 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.100 | 0.116 |   0.447 |    5.739 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.197 | 0.144 |   0.591 |    5.883 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.591 |   1.182 |    6.474 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.392 | 0.285 |   1.467 |    6.759 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.202 | 0.196 |   1.662 |    6.955 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.291 | 0.224 |   1.886 |    7.178 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   2.001 |    7.293 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.398 | 0.274 |   2.275 |    7.567 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.654 | 0.486 |   2.761 |    8.053 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.221 | 0.219 |   2.979 |    8.272 | 
     | U0_RegFile/U147                   | A v -> Y ^  | INVX4M     | 0.844 | 0.525 |   3.505 |    8.797 | 
     | U0_RegFile/U286                   | S0 ^ -> Y v | MX4X1M     | 0.172 | 0.521 |   4.025 |    9.317 | 
     | U0_RegFile/U284                   | B v -> Y v  | MX4X1M     | 0.140 | 0.377 |   4.402 |    9.695 | 
     | U0_RegFile/U283                   | A0 v -> Y v | AO22X1M    | 0.116 | 0.342 |   4.745 |   10.037 | 
     | U0_RegFile/\RdData_reg[6]         | D v         | SDFFRQX2M  | 0.116 | 0.000 |   4.745 |   10.037 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.292 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.259 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.229 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   0.330 |   -4.962 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   0.447 |   -4.846 | 
     | REF_SCAN_CLK__L2_I0       | A v -> Y ^ | CLKINVX40M | 0.197 | 0.144 |   0.591 |   -4.701 | 
     | U0_RegFile/\RdData_reg[6] | CK ^       | SDFFRQX2M  | 0.212 | 0.027 |   0.618 |   -4.675 | 
     +------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U0_RegFile/\RdData_reg[7] /CK 
Endpoint:   U0_RegFile/\RdData_reg[7] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.618
- Setup                         0.379
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.038
- Arrival Time                  4.719
= Slack Time                    5.320
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.320 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.353 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.383 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.258 | 0.266 |   0.330 |    5.650 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.100 | 0.116 |   0.447 |    5.766 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.197 | 0.144 |   0.591 |    5.911 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.591 |   1.182 |    6.502 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.392 | 0.285 |   1.467 |    6.786 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.202 | 0.196 |   1.662 |    6.982 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.291 | 0.224 |   1.886 |    7.206 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   2.001 |    7.320 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.398 | 0.274 |   2.275 |    7.594 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.654 | 0.486 |   2.761 |    8.080 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.221 | 0.219 |   2.979 |    8.299 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.842 | 0.522 |   3.502 |    8.821 | 
     | U0_RegFile/U299                   | S0 ^ -> Y v | MX4X1M     | 0.153 | 0.510 |   4.012 |    9.331 | 
     | U0_RegFile/U288                   | C v -> Y v  | MX4X1M     | 0.138 | 0.372 |   4.384 |    9.704 | 
     | U0_RegFile/U287                   | A0 v -> Y v | AO22X1M    | 0.109 | 0.335 |   4.719 |   10.038 | 
     | U0_RegFile/\RdData_reg[7]         | D v         | SDFFRQX2M  | 0.109 | 0.000 |   4.719 |   10.038 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.320 | 
     | REF_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.286 | 
     | REF_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.256 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   0.330 |   -4.990 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   0.447 |   -4.873 | 
     | REF_SCAN_CLK__L2_I0       | A v -> Y ^ | CLKINVX40M | 0.197 | 0.144 |   0.591 |   -4.729 | 
     | U0_RegFile/\RdData_reg[7] | CK ^       | SDFFRQX2M  | 0.212 | 0.027 |   0.618 |   -4.702 | 
     +------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[4] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[1][0] /Q (v) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.648
- Setup                         0.381
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.067
- Arrival Time                  4.516
= Slack Time                    5.551
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |             |             |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |             | 0.000 |       |   0.000 |    5.551 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M  | 0.037 | 0.034 |   0.034 |    5.584 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M  | 0.020 | 0.030 |   0.064 |    5.615 | 
     | U0_mux2X1/U1                     | A ^ -> Y ^  | MX2X6M      | 0.258 | 0.266 |   0.330 |    5.881 | 
     | REF_SCAN_CLK__L1_I0              | A ^ -> Y v  | CLKINVX40M  | 0.100 | 0.116 |   0.447 |    5.997 | 
     | REF_SCAN_CLK__L2_I0              | A v -> Y ^  | CLKINVX40M  | 0.197 | 0.144 |   0.591 |    6.142 | 
     | U0_RegFile/\regArr_reg[1][0]     | CK ^ -> Q v | SDFFRHQX2M  | 0.078 | 0.325 |   0.916 |    6.466 | 
     | U0_RegFile/FE_OFC14_Operand_B_0_ | A v -> Y v  | BUFX10M     | 0.071 | 0.142 |   1.057 |    6.608 | 
     | U0_ALU/div_52/U1                 | A v -> Y ^  | INVX6M      | 0.177 | 0.123 |   1.181 |    6.731 | 
     | U0_ALU/div_52/U8                 | A ^ -> Y ^  | OR2X2M      | 0.070 | 0.143 |   1.324 |    6.874 | 
     | U0_ALU/div_52/FE_RC_22_0         | A ^ -> Y v  | INVX2M      | 0.046 | 0.050 |   1.373 |    6.924 | 
     | U0_ALU/div_52/FE_RC_21_0         | A v -> Y ^  | NOR2X4M     | 0.178 | 0.122 |   1.495 |    7.046 | 
     | U0_ALU/div_52/FE_RC_61_0         | A ^ -> Y v  | NAND3X2M    | 0.118 | 0.103 |   1.598 |    7.149 | 
     | U0_ALU/div_52/FE_RC_60_0         | AN v -> Y v | NAND3BX4M   | 0.092 | 0.172 |   1.770 |    7.321 | 
     | U0_ALU/div_52/FE_RC_69_0         | A v -> Y ^  | CLKNAND2X4M | 0.073 | 0.070 |   1.841 |    7.392 | 
     | U0_ALU/div_52/FE_RC_67_0         | B ^ -> Y v  | NAND2X4M    | 0.069 | 0.068 |   1.909 |    7.460 | 
     | U0_ALU/div_52/FE_RC_74_0         | A v -> Y ^  | NAND2X2M    | 0.213 | 0.139 |   2.048 |    7.599 | 
     | U0_ALU/div_52/FE_RC_117_0        | B ^ -> Y v  | NOR2X2M     | 0.087 | 0.098 |   2.146 |    7.697 | 
     | U0_ALU/div_52/FE_RC_116_0        | A v -> Y ^  | INVX2M      | 0.093 | 0.082 |   2.228 |    7.779 | 
     | U0_ALU/div_52/FE_RC_115_0        | A ^ -> Y v  | CLKNAND2X2M | 0.152 | 0.093 |   2.322 |    7.873 | 
     | U0_ALU/div_52/FE_RC_106_0        | A0 v -> Y ^ | OAI21X2M    | 0.182 | 0.163 |   2.485 |    8.036 | 
     | U0_ALU/div_52/FE_RC_164_0        | A ^ -> Y v  | CLKNAND2X2M | 0.150 | 0.139 |   2.624 |    8.175 | 
     | U0_ALU/div_52/FE_RC_163_0        | A v -> Y ^  | NAND2X4M    | 0.170 | 0.140 |   2.764 |    8.315 | 
     | U0_ALU/div_52/FE_RC_187_0        | A ^ -> Y v  | INVX4M      | 0.091 | 0.098 |   2.861 |    8.412 | 
     | U0_ALU/div_52/FE_RC_194_0        | S0 v -> Y v | MXI2X3M     | 0.148 | 0.161 |   3.023 |    8.573 | 
     | U0_ALU/div_52/FE_RC_199_0        | A v -> Y ^  | NAND2X2M    | 0.224 | 0.167 |   3.190 |    8.741 | 
     | U0_ALU/div_52/FE_RC_198_0        | A ^ -> Y v  | INVX2M      | 0.068 | 0.069 |   3.259 |    8.810 | 
     | U0_ALU/div_52/FE_RC_197_0        | A v -> Y ^  | NOR2X2M     | 0.163 | 0.105 |   3.364 |    8.915 | 
     | U0_ALU/div_52/FE_RC_190_0        | B ^ -> Y v  | NAND2X2M    | 0.076 | 0.085 |   3.449 |    9.000 | 
     | U0_ALU/div_52/FE_RC_227_0        | A v -> Y ^  | NAND2X2M    | 0.090 | 0.068 |   3.517 |    9.068 | 
     | U0_ALU/div_52/FE_RC_261_0        | B ^ -> Y v  | NAND2X2M    | 0.168 | 0.131 |   3.648 |    9.199 | 
     | U0_ALU/div_52/FE_RC_260_0        | A v -> Y ^  | NAND2X4M    | 0.180 | 0.151 |   3.799 |    9.350 | 
     | U0_ALU/div_52/FE_RC_304_0        | A ^ -> Y v  | INVX2M      | 0.101 | 0.108 |   3.907 |    9.458 | 
     | U0_ALU/U72                       | C0 v -> Y ^ | AOI222X1M   | 0.515 | 0.432 |   4.339 |    9.890 | 
     | U0_ALU/U69                       | A1 ^ -> Y v | AOI31X2M    | 0.172 | 0.177 |   4.516 |   10.066 | 
     | U0_ALU/\ALU_OUT_reg[4]           | D v         | SDFFRQX2M   | 0.172 | 0.000 |   4.516 |   10.067 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |               |             |       |       |  Time   |   Time   | 
     |----------------------------+---------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^     |             | 0.000 |       |   0.000 |   -5.551 | 
     | REF_CLK__L1_I0             | A ^ -> Y v    | CLKINVX40M  | 0.037 | 0.034 |   0.034 |   -5.517 | 
     | REF_CLK__L2_I0             | A v -> Y ^    | CLKINVX40M  | 0.020 | 0.030 |   0.064 |   -5.487 | 
     | U0_mux2X1/U1               | A ^ -> Y ^    | MX2X6M      | 0.258 | 0.266 |   0.330 |   -5.221 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^ -> ECK ^ | TLATNCAX12M | 0.277 | 0.312 |   0.642 |   -4.909 | 
     | U0_CLK_GATE                | GATED_CLK ^   | CLK_GATE    |       |       |   0.648 |   -4.903 | 
     | U0_ALU/\ALU_OUT_reg[4]     | CK ^          | SDFFRQX2M   | 0.277 | 0.005 |   0.648 |   -4.903 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][0] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.605
- Setup                         0.408
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.997
- Arrival Time                  4.200
= Slack Time                    5.797
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.797 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.831 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.861 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.258 | 0.266 |   0.330 |    6.127 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.100 | 0.116 |   0.447 |    6.244 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.197 | 0.144 |   0.591 |    6.388 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.591 |   1.182 |    6.979 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.392 | 0.285 |   1.467 |    7.264 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.202 | 0.196 |   1.662 |    7.459 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.291 | 0.224 |   1.886 |    7.683 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   2.001 |    7.798 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.398 | 0.274 |   2.275 |    8.072 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.654 | 0.486 |   2.761 |    8.558 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.221 | 0.219 |   2.979 |    8.776 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.842 | 0.522 |   3.502 |    9.299 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.236 | 0.216 |   3.718 |    9.515 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.437 | 0.319 |   4.037 |    9.834 | 
     | U0_RegFile/U373                   | B1 ^ -> Y v | OAI2BB2X1M | 0.146 | 0.163 |   4.200 |    9.997 | 
     | U0_RegFile/\regArr_reg[2][0]      | D v         | SDFFSQX2M  | 0.146 | 0.000 |   4.200 |    9.997 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.797 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.764 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.733 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   0.330 |   -5.467 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   0.447 |   -5.351 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.186 | 0.133 |   0.580 |   -5.217 | 
     | U0_RegFile/\regArr_reg[2][0] | CK ^       | SDFFSQX2M  | 0.198 | 0.026 |   0.605 |   -5.192 | 
     +---------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][5] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][5] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.609
- Setup                         0.393
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.016
- Arrival Time                  4.217
= Slack Time                    5.800
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.800 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.833 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.863 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.258 | 0.266 |   0.330 |    6.130 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.100 | 0.116 |   0.447 |    6.246 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.197 | 0.144 |   0.591 |    6.391 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.591 |   1.182 |    6.982 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.392 | 0.285 |   1.467 |    7.266 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.202 | 0.196 |   1.662 |    7.462 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.291 | 0.224 |   1.886 |    7.686 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   2.001 |    7.800 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.398 | 0.274 |   2.275 |    8.074 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.654 | 0.486 |   2.761 |    8.560 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.221 | 0.219 |   2.979 |    8.779 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.842 | 0.522 |   3.502 |    9.301 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.236 | 0.219 |   3.721 |    9.521 | 
     | U0_RegFile/U156                   | A v -> Y ^  | NAND2X2M   | 0.466 | 0.326 |   4.047 |    9.846 | 
     | U0_RegFile/U216                   | B1 ^ -> Y v | OAI2BB2X1M | 0.165 | 0.170 |   4.216 |   10.016 | 
     | U0_RegFile/\regArr_reg[10][5]     | D v         | SDFFRQX2M  | 0.165 | 0.000 |   4.217 |   10.016 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.800 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.766 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.736 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   0.330 |   -5.470 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   0.447 |   -5.353 | 
     | REF_SCAN_CLK__L2_I1           | A v -> Y ^ | CLKINVX40M | 0.186 | 0.133 |   0.580 |   -5.220 | 
     | U0_RegFile/\regArr_reg[10][5] | CK ^       | SDFFRQX2M  | 0.198 | 0.030 |   0.609 |   -5.190 | 
     +----------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U0_RegFile/\regArr_reg[6][5] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][5] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.605
- Setup                         0.396
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.008
- Arrival Time                  4.206
= Slack Time                    5.803
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.803 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.836 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.866 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.258 | 0.266 |   0.330 |    6.133 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.100 | 0.116 |   0.447 |    6.249 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.197 | 0.144 |   0.591 |    6.394 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.591 |   1.182 |    6.984 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.392 | 0.285 |   1.467 |    7.269 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.202 | 0.196 |   1.662 |    7.465 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.291 | 0.224 |   1.886 |    7.689 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   2.001 |    7.803 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.398 | 0.274 |   2.275 |    8.077 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.654 | 0.486 |   2.761 |    8.563 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.221 | 0.219 |   2.979 |    8.782 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.842 | 0.522 |   3.502 |    9.304 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.236 | 0.216 |   3.718 |    9.520 | 
     | U0_RegFile/U168                   | B v -> Y ^  | NAND2X2M   | 0.418 | 0.308 |   4.026 |    9.829 | 
     | U0_RegFile/U349                   | B1 ^ -> Y v | OAI2BB2X1M | 0.180 | 0.179 |   4.206 |   10.008 | 
     | U0_RegFile/\regArr_reg[6][5]      | D v         | SDFFRQX2M  | 0.180 | 0.000 |   4.206 |   10.008 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.803 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.769 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.739 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   0.330 |   -5.472 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   0.447 |   -5.356 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.186 | 0.133 |   0.580 |   -5.223 | 
     | U0_RegFile/\regArr_reg[6][5] | CK ^       | SDFFRQX2M  | 0.197 | 0.025 |   0.605 |   -5.198 | 
     +---------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][4] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.609
- Setup                         0.393
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.017
- Arrival Time                  4.214
= Slack Time                    5.803
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.803 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.836 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.867 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.258 | 0.266 |   0.330 |    6.133 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.100 | 0.116 |   0.447 |    6.249 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.197 | 0.144 |   0.591 |    6.394 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.591 |   1.182 |    6.985 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.392 | 0.285 |   1.467 |    7.269 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.202 | 0.196 |   1.662 |    7.465 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.291 | 0.224 |   1.886 |    7.689 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   2.001 |    7.804 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.398 | 0.274 |   2.275 |    8.078 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.654 | 0.486 |   2.761 |    8.564 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.221 | 0.219 |   2.979 |    8.782 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.842 | 0.522 |   3.502 |    9.304 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.236 | 0.219 |   3.721 |    9.524 | 
     | U0_RegFile/U156                   | A v -> Y ^  | NAND2X2M   | 0.466 | 0.326 |   4.047 |    9.849 | 
     | U0_RegFile/U215                   | B1 ^ -> Y v | OAI2BB2X1M | 0.162 | 0.167 |   4.214 |   10.016 | 
     | U0_RegFile/\regArr_reg[10][4]     | D v         | SDFFRQX2M  | 0.162 | 0.000 |   4.214 |   10.017 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.803 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.769 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.739 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   0.330 |   -5.473 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   0.447 |   -5.356 | 
     | REF_SCAN_CLK__L2_I1           | A v -> Y ^ | CLKINVX40M | 0.186 | 0.133 |   0.580 |   -5.223 | 
     | U0_RegFile/\regArr_reg[10][4] | CK ^       | SDFFRQX2M  | 0.198 | 0.030 |   0.609 |   -5.194 | 
     +----------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][7] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.614
- Setup                         0.410
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.004
- Arrival Time                  4.201
= Slack Time                    5.803
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.803 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.837 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.867 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.258 | 0.266 |   0.330 |    6.133 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.100 | 0.116 |   0.447 |    6.250 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.197 | 0.144 |   0.591 |    6.394 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.591 |   1.182 |    6.985 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.392 | 0.285 |   1.467 |    7.270 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.202 | 0.196 |   1.662 |    7.465 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.291 | 0.224 |   1.886 |    7.689 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   2.001 |    7.804 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.398 | 0.274 |   2.275 |    8.078 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.654 | 0.486 |   2.761 |    8.564 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.221 | 0.219 |   2.979 |    8.782 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.842 | 0.522 |   3.502 |    9.305 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.236 | 0.216 |   3.718 |    9.521 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.437 | 0.319 |   4.037 |    9.840 | 
     | U0_RegFile/U374                   | B1 ^ -> Y v | OAI2BB2X1M | 0.149 | 0.164 |   4.201 |   10.004 | 
     | U0_RegFile/\regArr_reg[2][7]      | D v         | SDFFSQX1M  | 0.149 | 0.000 |   4.201 |   10.004 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.803 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.770 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.739 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   0.330 |   -5.473 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   0.447 |   -5.357 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.186 | 0.133 |   0.580 |   -5.223 | 
     | U0_RegFile/\regArr_reg[2][7] | CK ^       | SDFFSQX1M  | 0.199 | 0.034 |   0.614 |   -5.189 | 
     +---------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U0_RegFile/\regArr_reg[0][3] /CK 
Endpoint:   U0_RegFile/\regArr_reg[0][3] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.608
- Setup                         0.393
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.015
- Arrival Time                  4.209
= Slack Time                    5.806
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.806 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.840 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.870 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.258 | 0.266 |   0.330 |    6.136 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.100 | 0.116 |   0.447 |    6.253 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.197 | 0.144 |   0.591 |    6.397 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.591 |   1.182 |    6.988 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.392 | 0.285 |   1.467 |    7.273 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.202 | 0.196 |   1.662 |    7.469 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.291 | 0.224 |   1.886 |    7.692 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   2.001 |    7.807 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.398 | 0.274 |   2.275 |    8.081 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.654 | 0.486 |   2.761 |    8.567 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.221 | 0.219 |   2.979 |    8.786 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.842 | 0.522 |   3.502 |    9.308 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.236 | 0.216 |   3.718 |    9.524 | 
     | U0_RegFile/U170                   | B v -> Y ^  | NAND2X2M   | 0.509 | 0.356 |   4.073 |    9.880 | 
     | U0_RegFile/U315                   | B0 ^ -> Y v | OAI2BB2X1M | 0.166 | 0.135 |   4.209 |   10.015 | 
     | U0_RegFile/\regArr_reg[0][3]      | D v         | SDFFRQX2M  | 0.166 | 0.000 |   4.209 |   10.015 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.806 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.773 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.743 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   0.330 |   -5.476 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   0.447 |   -5.360 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.186 | 0.133 |   0.580 |   -5.227 | 
     | U0_RegFile/\regArr_reg[0][3] | CK ^       | SDFFRQX2M  | 0.198 | 0.029 |   0.608 |   -5.198 | 
     +---------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][7] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.604
- Setup                         0.389
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.015
- Arrival Time                  4.208
= Slack Time                    5.806
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.806 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.840 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.870 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.258 | 0.266 |   0.330 |    6.137 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.100 | 0.116 |   0.447 |    6.253 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.197 | 0.144 |   0.591 |    6.397 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.591 |   1.182 |    6.988 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.392 | 0.285 |   1.467 |    7.273 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.202 | 0.196 |   1.662 |    7.469 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.291 | 0.224 |   1.886 |    7.693 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   2.001 |    7.807 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.398 | 0.274 |   2.275 |    8.081 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.654 | 0.486 |   2.761 |    8.567 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.221 | 0.219 |   2.979 |    8.786 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.842 | 0.522 |   3.502 |    9.308 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.236 | 0.219 |   3.721 |    9.527 | 
     | U0_RegFile/U156                   | A v -> Y ^  | NAND2X2M   | 0.466 | 0.326 |   4.047 |    9.853 | 
     | U0_RegFile/U218                   | B1 ^ -> Y v | OAI2BB2X1M | 0.144 | 0.162 |   4.208 |   10.015 | 
     | U0_RegFile/\regArr_reg[10][7]     | D v         | SDFFRQX2M  | 0.144 | 0.000 |   4.208 |   10.015 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.806 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.773 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.743 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   0.330 |   -5.476 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   0.447 |   -5.360 | 
     | REF_SCAN_CLK__L2_I1           | A v -> Y ^ | CLKINVX40M | 0.186 | 0.133 |   0.580 |   -5.227 | 
     | U0_RegFile/\regArr_reg[10][7] | CK ^       | SDFFRQX2M  | 0.197 | 0.024 |   0.604 |   -5.202 | 
     +----------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][0] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.604
- Setup                         0.389
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.015
- Arrival Time                  4.208
= Slack Time                    5.807
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.807 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.841 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.871 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.258 | 0.266 |   0.330 |    6.138 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.100 | 0.116 |   0.447 |    6.254 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.197 | 0.144 |   0.591 |    6.398 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.591 |   1.182 |    6.989 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.392 | 0.285 |   1.467 |    7.274 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.202 | 0.196 |   1.662 |    7.470 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.291 | 0.224 |   1.886 |    7.694 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   2.001 |    7.808 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.398 | 0.274 |   2.275 |    8.082 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.654 | 0.486 |   2.761 |    8.568 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.221 | 0.219 |   2.979 |    8.787 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.842 | 0.522 |   3.502 |    9.309 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.236 | 0.219 |   3.721 |    9.528 | 
     | U0_RegFile/U156                   | A v -> Y ^  | NAND2X2M   | 0.466 | 0.326 |   4.047 |    9.854 | 
     | U0_RegFile/U211                   | B1 ^ -> Y v | OAI2BB2X1M | 0.141 | 0.161 |   4.208 |   10.015 | 
     | U0_RegFile/\regArr_reg[10][0]     | D v         | SDFFRQX2M  | 0.141 | 0.000 |   4.208 |   10.015 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.808 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.774 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.744 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   0.330 |   -5.477 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   0.447 |   -5.361 | 
     | REF_SCAN_CLK__L2_I1           | A v -> Y ^ | CLKINVX40M | 0.186 | 0.133 |   0.580 |   -5.228 | 
     | U0_RegFile/\regArr_reg[10][0] | CK ^       | SDFFRQX2M  | 0.197 | 0.024 |   0.604 |   -5.203 | 
     +----------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][3] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][3] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.610
- Setup                         0.391
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.019
- Arrival Time                  4.209
= Slack Time                    5.810
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.810 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.844 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.874 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.258 | 0.266 |   0.330 |    6.140 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.100 | 0.116 |   0.447 |    6.257 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.197 | 0.144 |   0.591 |    6.401 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.591 |   1.182 |    6.992 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.392 | 0.285 |   1.467 |    7.277 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.202 | 0.196 |   1.662 |    7.473 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.291 | 0.224 |   1.886 |    7.696 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   2.001 |    7.811 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.398 | 0.274 |   2.275 |    8.085 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.654 | 0.486 |   2.761 |    8.571 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.221 | 0.219 |   2.979 |    8.790 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.842 | 0.522 |   3.502 |    9.312 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.236 | 0.219 |   3.721 |    9.531 | 
     | U0_RegFile/U156                   | A v -> Y ^  | NAND2X2M   | 0.466 | 0.326 |   4.046 |    9.857 | 
     | U0_RegFile/U214                   | B1 ^ -> Y v | OAI2BB2X1M | 0.154 | 0.163 |   4.209 |   10.019 | 
     | U0_RegFile/\regArr_reg[10][3]     | D v         | SDFFRQX2M  | 0.154 | 0.000 |   4.209 |   10.019 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.810 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.777 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.747 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   0.330 |   -5.480 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   0.447 |   -5.364 | 
     | REF_SCAN_CLK__L2_I1           | A v -> Y ^ | CLKINVX40M | 0.186 | 0.133 |   0.580 |   -5.231 | 
     | U0_RegFile/\regArr_reg[10][3] | CK ^       | SDFFRQX2M  | 0.198 | 0.031 |   0.610 |   -5.200 | 
     +----------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U0_RegFile/\regArr_reg[0][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[0][4] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.609
- Setup                         0.393
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.015
- Arrival Time                  4.205
= Slack Time                    5.811
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.811 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.844 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.874 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.258 | 0.266 |   0.330 |    6.141 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.100 | 0.116 |   0.447 |    6.257 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.197 | 0.144 |   0.591 |    6.402 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.591 |   1.182 |    6.993 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.392 | 0.285 |   1.467 |    7.277 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.202 | 0.196 |   1.662 |    7.473 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.291 | 0.224 |   1.886 |    7.697 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   2.001 |    7.811 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.398 | 0.274 |   2.275 |    8.085 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.654 | 0.486 |   2.761 |    8.571 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.221 | 0.219 |   2.979 |    8.790 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.842 | 0.522 |   3.502 |    9.312 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.236 | 0.216 |   3.718 |    9.529 | 
     | U0_RegFile/U170                   | B v -> Y ^  | NAND2X2M   | 0.509 | 0.356 |   4.073 |    9.884 | 
     | U0_RegFile/U316                   | B0 ^ -> Y v | OAI2BB2X1M | 0.164 | 0.131 |   4.205 |   10.015 | 
     | U0_RegFile/\regArr_reg[0][4]      | D v         | SDFFRQX2M  | 0.164 | 0.000 |   4.205 |   10.015 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.811 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.777 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.747 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   0.330 |   -5.481 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   0.447 |   -5.364 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.186 | 0.133 |   0.580 |   -5.231 | 
     | U0_RegFile/\regArr_reg[0][4] | CK ^       | SDFFRQX2M  | 0.198 | 0.029 |   0.609 |   -5.202 | 
     +---------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U0_RegFile/\regArr_reg[0][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[0][2] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.609
- Setup                         0.391
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.018
- Arrival Time                  4.207
= Slack Time                    5.812
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.811 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.845 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.875 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.258 | 0.266 |   0.330 |    6.142 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.100 | 0.116 |   0.447 |    6.258 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.197 | 0.144 |   0.591 |    6.402 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.591 |   1.182 |    6.993 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.392 | 0.285 |   1.467 |    7.278 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.202 | 0.196 |   1.662 |    7.474 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.291 | 0.224 |   1.886 |    7.698 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   2.001 |    7.812 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.398 | 0.274 |   2.275 |    8.086 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.654 | 0.486 |   2.761 |    8.572 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.221 | 0.219 |   2.979 |    8.791 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.842 | 0.522 |   3.502 |    9.313 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.236 | 0.216 |   3.718 |    9.529 | 
     | U0_RegFile/U170                   | B v -> Y ^  | NAND2X2M   | 0.509 | 0.356 |   4.073 |    9.885 | 
     | U0_RegFile/U314                   | B0 ^ -> Y v | OAI2BB2X1M | 0.152 | 0.133 |   4.207 |   10.018 | 
     | U0_RegFile/\regArr_reg[0][2]      | D v         | SDFFRQX2M  | 0.152 | 0.000 |   4.207 |   10.018 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.812 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.778 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.748 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   0.330 |   -5.481 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   0.447 |   -5.365 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.186 | 0.133 |   0.580 |   -5.232 | 
     | U0_RegFile/\regArr_reg[0][2] | CK ^       | SDFFRQX2M  | 0.198 | 0.029 |   0.609 |   -5.203 | 
     +---------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U0_RegFile/\regArr_reg[12][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[12][7] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.596
- Setup                         0.391
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.005
- Arrival Time                  4.194
= Slack Time                    5.812
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.811 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.845 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.875 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.258 | 0.266 |   0.330 |    6.142 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.100 | 0.116 |   0.447 |    6.258 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.197 | 0.144 |   0.591 |    6.402 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.591 |   1.182 |    6.993 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.392 | 0.285 |   1.467 |    7.278 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.202 | 0.196 |   1.662 |    7.474 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.291 | 0.224 |   1.886 |    7.698 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   2.001 |    7.812 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.398 | 0.274 |   2.275 |    8.086 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.654 | 0.486 |   2.761 |    8.572 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.221 | 0.219 |   2.979 |    8.791 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.842 | 0.522 |   3.502 |    9.313 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.236 | 0.219 |   3.721 |    9.532 | 
     | U0_RegFile/U158                   | A v -> Y ^  | NAND2X2M   | 0.436 | 0.309 |   4.030 |    9.842 | 
     | U0_RegFile/U234                   | B1 ^ -> Y v | OAI2BB2X1M | 0.150 | 0.163 |   4.194 |   10.005 | 
     | U0_RegFile/\regArr_reg[12][7]     | D v         | SDFFRQX2M  | 0.150 | 0.000 |   4.194 |   10.005 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.812 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.778 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.748 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   0.330 |   -5.481 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   0.447 |   -5.365 | 
     | REF_SCAN_CLK__L2_I1           | A v -> Y ^ | CLKINVX40M | 0.186 | 0.133 |   0.580 |   -5.232 | 
     | U0_RegFile/\regArr_reg[12][7] | CK ^       | SDFFRQX2M  | 0.194 | 0.016 |   0.596 |   -5.215 | 
     +----------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][1] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.605
- Setup                         0.388
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.017
- Arrival Time                  4.203
= Slack Time                    5.814
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.814 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.848 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.878 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.258 | 0.266 |   0.330 |    6.144 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.100 | 0.116 |   0.447 |    6.261 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.197 | 0.144 |   0.591 |    6.405 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.591 |   1.182 |    6.996 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.392 | 0.285 |   1.467 |    7.281 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.202 | 0.196 |   1.662 |    7.476 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.291 | 0.224 |   1.886 |    7.700 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   2.001 |    7.815 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.398 | 0.274 |   2.275 |    8.089 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.654 | 0.486 |   2.761 |    8.575 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.221 | 0.219 |   2.979 |    8.793 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.842 | 0.522 |   3.502 |    9.316 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.236 | 0.219 |   3.721 |    9.535 | 
     | U0_RegFile/U156                   | A v -> Y ^  | NAND2X2M   | 0.466 | 0.326 |   4.047 |    9.861 | 
     | U0_RegFile/U212                   | B1 ^ -> Y v | OAI2BB2X1M | 0.140 | 0.156 |   4.203 |   10.017 | 
     | U0_RegFile/\regArr_reg[10][1]     | D v         | SDFFRQX2M  | 0.140 | 0.000 |   4.203 |   10.017 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.814 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.781 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.750 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   0.330 |   -5.484 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   0.447 |   -5.368 | 
     | REF_SCAN_CLK__L2_I1           | A v -> Y ^ | CLKINVX40M | 0.186 | 0.133 |   0.580 |   -5.234 | 
     | U0_RegFile/\regArr_reg[10][1] | CK ^       | SDFFRQX2M  | 0.197 | 0.025 |   0.605 |   -5.209 | 
     +----------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U0_RegFile/\regArr_reg[0][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[0][0] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.618
- Setup                         0.389
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.028
- Arrival Time                  4.212
= Slack Time                    5.816
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.816 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.850 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.880 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.258 | 0.266 |   0.330 |    6.146 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.100 | 0.116 |   0.447 |    6.263 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.197 | 0.144 |   0.591 |    6.407 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.591 |   1.182 |    6.998 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.392 | 0.285 |   1.467 |    7.283 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.202 | 0.196 |   1.662 |    7.479 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.291 | 0.224 |   1.886 |    7.702 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   2.001 |    7.817 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.398 | 0.274 |   2.275 |    8.091 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.654 | 0.486 |   2.761 |    8.577 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.221 | 0.219 |   2.979 |    8.796 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.842 | 0.522 |   3.502 |    9.318 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.236 | 0.216 |   3.718 |    9.534 | 
     | U0_RegFile/U170                   | B v -> Y ^  | NAND2X2M   | 0.509 | 0.356 |   4.073 |    9.890 | 
     | U0_RegFile/U312                   | B0 ^ -> Y v | OAI2BB2X1M | 0.158 | 0.139 |   4.212 |   10.028 | 
     | U0_RegFile/\regArr_reg[0][0]      | D v         | SDFFRQX2M  | 0.158 | 0.000 |   4.212 |   10.028 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.816 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.783 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.753 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   0.330 |   -5.486 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   0.447 |   -5.370 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.197 | 0.144 |   0.591 |   -5.225 | 
     | U0_RegFile/\regArr_reg[0][0] | CK ^       | SDFFRQX2M  | 0.212 | 0.027 |   0.618 |   -5.199 | 
     +---------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][6] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][6] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.608
- Setup                         0.388
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.020
- Arrival Time                  4.202
= Slack Time                    5.817
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.817 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.851 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.881 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.258 | 0.266 |   0.330 |    6.148 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.100 | 0.116 |   0.447 |    6.264 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.197 | 0.144 |   0.591 |    6.408 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.591 |   1.182 |    6.999 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.392 | 0.285 |   1.467 |    7.284 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.202 | 0.196 |   1.662 |    7.480 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.291 | 0.224 |   1.886 |    7.703 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   2.001 |    7.818 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.398 | 0.274 |   2.275 |    8.092 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.654 | 0.486 |   2.761 |    8.578 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.221 | 0.219 |   2.979 |    8.797 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.842 | 0.522 |   3.502 |    9.319 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.236 | 0.219 |   3.721 |    9.538 | 
     | U0_RegFile/U156                   | A v -> Y ^  | NAND2X2M   | 0.466 | 0.326 |   4.046 |    9.864 | 
     | U0_RegFile/U217                   | B1 ^ -> Y v | OAI2BB2X1M | 0.141 | 0.156 |   4.202 |   10.020 | 
     | U0_RegFile/\regArr_reg[10][6]     | D v         | SDFFRQX2M  | 0.141 | 0.000 |   4.202 |   10.020 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.817 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.784 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.754 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   0.330 |   -5.487 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   0.447 |   -5.371 | 
     | REF_SCAN_CLK__L2_I1           | A v -> Y ^ | CLKINVX40M | 0.186 | 0.133 |   0.580 |   -5.238 | 
     | U0_RegFile/\regArr_reg[10][6] | CK ^       | SDFFRQX2M  | 0.198 | 0.029 |   0.608 |   -5.209 | 
     +----------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U0_RegFile/\regArr_reg[6][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][4] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.605
- Setup                         0.394
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.011
- Arrival Time                  4.193
= Slack Time                    5.818
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.818 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.852 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.882 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.258 | 0.266 |   0.330 |    6.148 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.100 | 0.116 |   0.447 |    6.265 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.197 | 0.144 |   0.591 |    6.409 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.591 |   1.182 |    7.000 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.392 | 0.285 |   1.467 |    7.285 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.202 | 0.196 |   1.662 |    7.480 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.291 | 0.224 |   1.886 |    7.704 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   2.001 |    7.819 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.398 | 0.274 |   2.275 |    8.093 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.654 | 0.486 |   2.761 |    8.579 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.221 | 0.219 |   2.979 |    8.797 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.842 | 0.522 |   3.502 |    9.320 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.236 | 0.216 |   3.718 |    9.536 | 
     | U0_RegFile/U168                   | B v -> Y ^  | NAND2X2M   | 0.418 | 0.308 |   4.026 |    9.844 | 
     | U0_RegFile/U348                   | B1 ^ -> Y v | OAI2BB2X1M | 0.167 | 0.167 |   4.193 |   10.011 | 
     | U0_RegFile/\regArr_reg[6][4]      | D v         | SDFFRQX2M  | 0.167 | 0.000 |   4.193 |   10.011 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.818 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.784 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.754 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   0.330 |   -5.488 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   0.447 |   -5.371 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.186 | 0.133 |   0.580 |   -5.238 | 
     | U0_RegFile/\regArr_reg[6][4] | CK ^       | SDFFRQX2M  | 0.197 | 0.025 |   0.605 |   -5.213 | 
     +---------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U0_RegFile/\regArr_reg[0][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[0][1] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.610
- Setup                         0.390
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.020
- Arrival Time                  4.201
= Slack Time                    5.819
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.819 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.852 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.883 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.258 | 0.266 |   0.330 |    6.149 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.100 | 0.116 |   0.447 |    6.265 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.197 | 0.144 |   0.591 |    6.410 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.591 |   1.182 |    7.001 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.392 | 0.285 |   1.467 |    7.285 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.202 | 0.196 |   1.662 |    7.481 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.291 | 0.224 |   1.886 |    7.705 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   2.001 |    7.820 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.398 | 0.274 |   2.275 |    8.094 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.654 | 0.486 |   2.761 |    8.580 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.221 | 0.219 |   2.979 |    8.798 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.842 | 0.522 |   3.502 |    9.320 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.236 | 0.216 |   3.718 |    9.537 | 
     | U0_RegFile/U170                   | B v -> Y ^  | NAND2X2M   | 0.509 | 0.356 |   4.073 |    9.892 | 
     | U0_RegFile/U313                   | B0 ^ -> Y v | OAI2BB2X1M | 0.151 | 0.127 |   4.201 |   10.020 | 
     | U0_RegFile/\regArr_reg[0][1]      | D v         | SDFFRQX2M  | 0.151 | 0.000 |   4.201 |   10.020 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.819 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.785 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.755 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   0.330 |   -5.489 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   0.447 |   -5.372 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.186 | 0.133 |   0.580 |   -5.239 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^       | SDFFRQX2M  | 0.198 | 0.030 |   0.610 |   -5.209 | 
     +---------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][2] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.610
- Setup                         0.387
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.023
- Arrival Time                  4.203
= Slack Time                    5.820
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.820 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.853 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.883 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.258 | 0.266 |   0.330 |    6.150 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.100 | 0.116 |   0.447 |    6.266 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.197 | 0.144 |   0.591 |    6.411 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.591 |   1.182 |    7.002 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.392 | 0.285 |   1.467 |    7.286 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.202 | 0.196 |   1.662 |    7.482 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.291 | 0.224 |   1.886 |    7.706 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   2.001 |    7.820 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.398 | 0.274 |   2.275 |    8.094 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.654 | 0.486 |   2.761 |    8.580 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.221 | 0.219 |   2.979 |    8.799 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.842 | 0.522 |   3.502 |    9.321 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.236 | 0.219 |   3.721 |    9.541 | 
     | U0_RegFile/U156                   | A v -> Y ^  | NAND2X2M   | 0.466 | 0.326 |   4.047 |    9.866 | 
     | U0_RegFile/U213                   | B1 ^ -> Y v | OAI2BB2X1M | 0.136 | 0.157 |   4.203 |   10.023 | 
     | U0_RegFile/\regArr_reg[10][2]     | D v         | SDFFRQX2M  | 0.136 | 0.000 |   4.203 |   10.023 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.820 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.786 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.756 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   0.330 |   -5.490 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   0.447 |   -5.373 | 
     | REF_SCAN_CLK__L2_I1           | A v -> Y ^ | CLKINVX40M | 0.186 | 0.133 |   0.580 |   -5.240 | 
     | U0_RegFile/\regArr_reg[10][2] | CK ^       | SDFFRQX2M  | 0.198 | 0.031 |   0.610 |   -5.209 | 
     +----------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U0_RegFile/\regArr_reg[12][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[12][4] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.608
- Setup                         0.393
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.015
- Arrival Time                  4.194
= Slack Time                    5.821
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.821 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.855 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.885 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.258 | 0.266 |   0.330 |    6.151 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.100 | 0.116 |   0.447 |    6.268 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.197 | 0.144 |   0.591 |    6.412 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.591 |   1.182 |    7.003 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.392 | 0.285 |   1.467 |    7.288 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.202 | 0.196 |   1.662 |    7.483 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.291 | 0.224 |   1.886 |    7.707 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   2.001 |    7.822 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.398 | 0.274 |   2.275 |    8.096 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.654 | 0.486 |   2.761 |    8.582 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.221 | 0.219 |   2.979 |    8.800 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.842 | 0.522 |   3.502 |    9.323 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.236 | 0.219 |   3.721 |    9.542 | 
     | U0_RegFile/U158                   | A v -> Y ^  | NAND2X2M   | 0.436 | 0.309 |   4.030 |    9.851 | 
     | U0_RegFile/U231                   | B1 ^ -> Y v | OAI2BB2X1M | 0.162 | 0.164 |   4.194 |   10.015 | 
     | U0_RegFile/\regArr_reg[12][4]     | D v         | SDFFRQX2M  | 0.162 | 0.000 |   4.194 |   10.015 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.821 | 
     | REF_CLK__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.787 | 
     | REF_CLK__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.757 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   0.330 |   -5.491 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   0.447 |   -5.374 | 
     | REF_SCAN_CLK__L2_I1           | A v -> Y ^ | CLKINVX40M | 0.186 | 0.133 |   0.580 |   -5.241 | 
     | U0_RegFile/\regArr_reg[12][4] | CK ^       | SDFFRQX2M  | 0.198 | 0.028 |   0.608 |   -5.213 | 
     +----------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][6] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][6] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.614
- Setup                         0.390
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.024
- Arrival Time                  4.200
= Slack Time                    5.824
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.824 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.858 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.888 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.258 | 0.266 |   0.330 |    6.154 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.100 | 0.116 |   0.447 |    6.271 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.197 | 0.144 |   0.591 |    6.415 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.591 |   1.182 |    7.006 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.392 | 0.285 |   1.467 |    7.291 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.202 | 0.196 |   1.662 |    7.486 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.291 | 0.224 |   1.886 |    7.710 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   2.001 |    7.825 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.398 | 0.274 |   2.275 |    8.099 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.654 | 0.486 |   2.761 |    8.585 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.221 | 0.219 |   2.979 |    8.803 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.842 | 0.522 |   3.502 |    9.326 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.236 | 0.216 |   3.718 |    9.542 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.437 | 0.319 |   4.037 |    9.861 | 
     | U0_RegFile/U365                   | B1 ^ -> Y v | OAI2BB2X1M | 0.150 | 0.163 |   4.199 |   10.023 | 
     | U0_RegFile/\regArr_reg[2][6]      | D v         | SDFFRQX2M  | 0.150 | 0.000 |   4.200 |   10.024 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.824 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.790 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.760 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   0.330 |   -5.494 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   0.447 |   -5.377 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.186 | 0.133 |   0.580 |   -5.244 | 
     | U0_RegFile/\regArr_reg[2][6] | CK ^       | SDFFRQX2M  | 0.199 | 0.034 |   0.614 |   -5.210 | 
     +---------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][5] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][5] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.614
- Setup                         0.391
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.022
- Arrival Time                  4.198
= Slack Time                    5.824
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.824 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.858 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.888 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.258 | 0.266 |   0.330 |    6.154 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.100 | 0.116 |   0.447 |    6.271 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.197 | 0.144 |   0.591 |    6.415 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.591 |   1.182 |    7.006 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.392 | 0.285 |   1.467 |    7.291 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.202 | 0.196 |   1.662 |    7.486 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.291 | 0.224 |   1.886 |    7.710 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   2.001 |    7.825 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.398 | 0.274 |   2.275 |    8.099 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.654 | 0.486 |   2.761 |    8.585 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.221 | 0.219 |   2.979 |    8.803 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.842 | 0.522 |   3.502 |    9.326 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.236 | 0.216 |   3.718 |    9.542 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.437 | 0.319 |   4.037 |    9.861 | 
     | U0_RegFile/U364                   | B1 ^ -> Y v | OAI2BB2X1M | 0.157 | 0.161 |   4.198 |   10.022 | 
     | U0_RegFile/\regArr_reg[2][5]      | D v         | SDFFRQX2M  | 0.157 | 0.000 |   4.198 |   10.022 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.824 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.791 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.760 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   0.330 |   -5.494 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   0.447 |   -5.377 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.186 | 0.133 |   0.580 |   -5.244 | 
     | U0_RegFile/\regArr_reg[2][5] | CK ^       | SDFFRQX2M  | 0.199 | 0.034 |   0.614 |   -5.210 | 
     +---------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][2] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.616
- Setup                         0.387
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.029
- Arrival Time                  4.201
= Slack Time                    5.827
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.827 | 
     | REF_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.037 | 0.034 |   0.034 |    5.861 | 
     | REF_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M | 0.020 | 0.030 |   0.064 |    5.891 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.258 | 0.266 |   0.330 |    6.157 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.100 | 0.116 |   0.447 |    6.274 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.197 | 0.144 |   0.591 |    6.418 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.180 | 0.591 |   1.182 |    7.009 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.392 | 0.285 |   1.467 |    7.294 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.202 | 0.196 |   1.662 |    7.489 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.291 | 0.224 |   1.886 |    7.713 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.110 | 0.115 |   2.001 |    7.828 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.398 | 0.274 |   2.275 |    8.102 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.654 | 0.486 |   2.761 |    8.588 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.221 | 0.219 |   2.979 |    8.806 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.842 | 0.522 |   3.502 |    9.329 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.236 | 0.216 |   3.718 |    9.545 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.437 | 0.319 |   4.037 |    9.864 | 
     | U0_RegFile/U361                   | B1 ^ -> Y v | OAI2BB2X1M | 0.148 | 0.164 |   4.201 |   10.028 | 
     | U0_RegFile/\regArr_reg[2][2]      | D v         | SDFFRQX2M  | 0.148 | 0.000 |   4.201 |   10.029 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.827 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.037 | 0.034 |   0.034 |   -5.794 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.020 | 0.030 |   0.064 |   -5.763 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.258 | 0.266 |   0.330 |   -5.497 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.100 | 0.116 |   0.447 |   -5.381 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.197 | 0.144 |   0.591 |   -5.236 | 
     | U0_RegFile/\regArr_reg[2][2] | CK ^       | SDFFRQX2M  | 0.211 | 0.025 |   0.616 |   -5.211 | 
     +---------------------------------------------------------------------------------------------+ 

