<HTML>
<HEAD>
<TITLE>First Encounter Report</TITLE>
</HEAD>
<BODY>
##########################################################
<TABLE>
<TR><TD width = 150>#  Generated by:   </TD><TD>Cadence Innovus 15.20-p005_1</TD></TR>
<TR><TD>#  OS:              </TD><TD>Linux x86_64(Host ID pgmicro02)</TD></TR>
<TR><TD>#  Generated on:    </TD><TD>Fri Mar 31 14:54:12 2023</TD></TR>
<TR><TD>#  Design:          /TD><TD>miniMIPS_chip</TD></TR>
<TR><TD>#  Command:    </TD><TD>report_summary -out_dir summaryReport</TD></TR>
</TABLE>
##########################################################
<HR SIZE=3>
<H3>No-driven Nets Information Page</H3>
<H4> General Caution: </H4>
<UL>
    <LI>TODO
</UL>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1>
    <TR>
    <TD>No-driven Nets<BR></TD>
    <TR>
    <TD>minimips_core_instance/adr_reg2[0]<BR></TD>
    <TR>
    <TD>minimips_core_instance/adr_reg2[1]<BR></TD>
    <TR>
    <TD>minimips_core_instance/adr_reg2[2]<BR></TD>
    <TR>
    <TD>minimips_core_instance/adr_reg2[3]<BR></TD>
    <TR>
    <TD>minimips_core_instance/adr_reg2[4]<BR></TD>
    <TR>
    <TD>minimips_core_instance/MEM_adr_reg_dest[0]<BR></TD>
    <TR>
    <TD>minimips_core_instance/MEM_adr_reg_dest[1]<BR></TD>
    <TR>
    <TD>minimips_core_instance/MEM_adr_reg_dest[2]<BR></TD>
    <TR>
    <TD>minimips_core_instance/MEM_adr_reg_dest[3]<BR></TD>
    <TR>
    <TD>minimips_core_instance/MEM_adr_reg_dest[4]<BR></TD>
    <TR>
    <TD>minimips_core_instance/U4_ex_base_adr[0]<BR></TD>
    <TR>
    <TD>minimips_core_instance/U4_ex_base_adr[1]<BR></TD>
    <TR>
    <TD>minimips_core_instance/U4_ex_base_adr[2]<BR></TD>
    <TR>
    <TD>minimips_core_instance/U1_pf_plus_90_43[0]<BR></TD>
    <TR>
    <TD>minimips_core_instance/U1_pf_plus_90_43[1]<BR></TD>
    <TR>
    <TD>minimips_core_instance/U1_pf_plus_90_43[2]<BR></TD>
    <TR>
    <TD>minimips_core_instance/U4_ex_plus_132_74[0]<BR></TD>
    <TR>
    <TD>minimips_core_instance/U4_ex_plus_132_74[1]<BR></TD>
    <TR>
    <TD>minimips_core_instance/U4_ex_plus_132_74[2]<BR></TD>
    <TR>
    <TD>minimips_core_instance/DI_exc_cause[0]<BR></TD>
    <TR>
    <TD>minimips_core_instance/DI_exc_cause[1]<BR></TD>
    <TR>
    <TD>minimips_core_instance/DI_exc_cause[5]<BR></TD>
    <TR>
    <TD>minimips_core_instance/DI_exc_cause[6]<BR></TD>
    <TR>
    <TD>minimips_core_instance/DI_exc_cause[7]<BR></TD>
    <TR>
    <TD>minimips_core_instance/DI_exc_cause[8]<BR></TD>
    <TR>
    <TD>minimips_core_instance/DI_exc_cause[9]<BR></TD>
    <TR>
    <TD>minimips_core_instance/DI_exc_cause[10]<BR></TD>
    <TR>
    <TD>minimips_core_instance/DI_exc_cause[11]<BR></TD>
    <TR>
    <TD>minimips_core_instance/DI_exc_cause[12]<BR></TD>
    <TR>
    <TD>minimips_core_instance/DI_exc_cause[13]<BR></TD>
    <TR>
    <TD>minimips_core_instance/DI_exc_cause[14]<BR></TD>
    <TR>
    <TD>minimips_core_instance/DI_exc_cause[15]<BR></TD>
    <TR>
    <TD>minimips_core_instance/DI_exc_cause[16]<BR></TD>
    <TR>
    <TD>minimips_core_instance/DI_exc_cause[17]<BR></TD>
    <TR>
    <TD>minimips_core_instance/DI_exc_cause[18]<BR></TD>
    <TR>
    <TD>minimips_core_instance/DI_exc_cause[19]<BR></TD>
    <TR>
    <TD>minimips_core_instance/DI_exc_cause[20]<BR></TD>
    <TR>
    <TD>minimips_core_instance/DI_exc_cause[21]<BR></TD>
    <TR>
    <TD>minimips_core_instance/DI_exc_cause[22]<BR></TD>
    <TR>
    <TD>minimips_core_instance/DI_exc_cause[23]<BR></TD>
    <TR>
    <TD>minimips_core_instance/DI_exc_cause[24]<BR></TD>
    <TR>
    <TD>minimips_core_instance/DI_exc_cause[25]<BR></TD>
    <TR>
    <TD>minimips_core_instance/DI_exc_cause[26]<BR></TD>
    <TR>
    <TD>minimips_core_instance/DI_exc_cause[27]<BR></TD>
    <TR>
    <TD>minimips_core_instance/DI_exc_cause[28]<BR></TD>
    <TR>
    <TD>minimips_core_instance/DI_exc_cause[29]<BR></TD>
    <TR>
    <TD>minimips_core_instance/DI_exc_cause[30]<BR></TD>
    <TR>
    <TD>minimips_core_instance/DI_exc_cause[31]<BR></TD>
    <TR>
    <TD>minimips_core_instance/EX_exc_cause[0]<BR></TD>
    <TR>
    <TD>minimips_core_instance/EX_exc_cause[5]<BR></TD>
    <TR>
    <TD>minimips_core_instance/EX_exc_cause[6]<BR></TD>
    <TR>
    <TD>minimips_core_instance/EX_exc_cause[7]<BR></TD>
    <TR>
    <TD>minimips_core_instance/EX_exc_cause[8]<BR></TD>
    <TR>
    <TD>minimips_core_instance/EX_exc_cause[9]<BR></TD>
    <TR>
    <TD>minimips_core_instance/EX_exc_cause[10]<BR></TD>
    <TR>
    <TD>minimips_core_instance/EX_exc_cause[11]<BR></TD>
    <TR>
    <TD>minimips_core_instance/EX_exc_cause[12]<BR></TD>
    <TR>
    <TD>minimips_core_instance/EX_exc_cause[13]<BR></TD>
    <TR>
    <TD>minimips_core_instance/EX_exc_cause[14]<BR></TD>
    <TR>
    <TD>minimips_core_instance/EX_exc_cause[15]<BR></TD>
    <TR>
    <TD>minimips_core_instance/EX_exc_cause[16]<BR></TD>
    <TR>
    <TD>minimips_core_instance/EX_exc_cause[17]<BR></TD>
    <TR>
    <TD>minimips_core_instance/EX_exc_cause[18]<BR></TD>
    <TR>
    <TD>minimips_core_instance/EX_exc_cause[19]<BR></TD>
    <TR>
    <TD>minimips_core_instance/EX_exc_cause[20]<BR></TD>
    <TR>
    <TD>minimips_core_instance/EX_exc_cause[21]<BR></TD>
    <TR>
    <TD>minimips_core_instance/EX_exc_cause[22]<BR></TD>
    <TR>
    <TD>minimips_core_instance/EX_exc_cause[23]<BR></TD>
    <TR>
    <TD>minimips_core_instance/EX_exc_cause[24]<BR></TD>
    <TR>
    <TD>minimips_core_instance/EX_exc_cause[25]<BR></TD>
    <TR>
    <TD>minimips_core_instance/EX_exc_cause[26]<BR></TD>
    <TR>
    <TD>minimips_core_instance/EX_exc_cause[27]<BR></TD>
    <TR>
    <TD>minimips_core_instance/EX_exc_cause[28]<BR></TD>
    <TR>
    <TD>minimips_core_instance/EX_exc_cause[29]<BR></TD>
    <TR>
    <TD>minimips_core_instance/EX_exc_cause[30]<BR></TD>
    <TR>
    <TD>minimips_core_instance/EX_exc_cause[31]<BR></TD>
    <TR>
    <TD>minimips_core_instance/MEM_exc_cause[0]<BR></TD>
    <TR>
    <TD>minimips_core_instance/MEM_exc_cause[5]<BR></TD>
    <TR>
    <TD>minimips_core_instance/MEM_exc_cause[6]<BR></TD>
    <TR>
    <TD>minimips_core_instance/MEM_exc_cause[7]<BR></TD>
    <TR>
    <TD>minimips_core_instance/MEM_exc_cause[8]<BR></TD>
    <TR>
    <TD>minimips_core_instance/MEM_exc_cause[9]<BR></TD>
    <TR>
    <TD>minimips_core_instance/MEM_exc_cause[10]<BR></TD>
    <TR>
    <TD>minimips_core_instance/MEM_exc_cause[11]<BR></TD>
    <TR>
    <TD>minimips_core_instance/MEM_exc_cause[12]<BR></TD>
    <TR>
    <TD>minimips_core_instance/MEM_exc_cause[13]<BR></TD>
    <TR>
    <TD>minimips_core_instance/MEM_exc_cause[14]<BR></TD>
    <TR>
    <TD>minimips_core_instance/MEM_exc_cause[15]<BR></TD>
    <TR>
    <TD>minimips_core_instance/MEM_exc_cause[16]<BR></TD>
    <TR>
    <TD>minimips_core_instance/MEM_exc_cause[17]<BR></TD>
    <TR>
    <TD>minimips_core_instance/MEM_exc_cause[18]<BR></TD>
    <TR>
    <TD>minimips_core_instance/MEM_exc_cause[19]<BR></TD>
    <TR>
    <TD>minimips_core_instance/MEM_exc_cause[20]<BR></TD>
    <TR>
    <TD>minimips_core_instance/MEM_exc_cause[21]<BR></TD>
    <TR>
    <TD>minimips_core_instance/MEM_exc_cause[22]<BR></TD>
    <TR>
    <TD>minimips_core_instance/MEM_exc_cause[23]<BR></TD>
    <TR>
    <TD>minimips_core_instance/MEM_exc_cause[24]<BR></TD>
    <TR>
    <TD>minimips_core_instance/MEM_exc_cause[25]<BR></TD>
    <TR>
    <TD>minimips_core_instance/MEM_exc_cause[26]<BR></TD>
    <TR>
    <TD>minimips_core_instance/MEM_exc_cause[27]<BR></TD>
    <TR>
    <TD>minimips_core_instance/MEM_exc_cause[28]<BR></TD>
    <TR>
    <TD>minimips_core_instance/MEM_exc_cause[29]<BR></TD>
    <TR>
    <TD>minimips_core_instance/MEM_exc_cause[30]<BR></TD>
    <TR>
    <TD>minimips_core_instance/MEM_exc_cause[31]<BR></TD>
    <TR>
    <TD>minimips_core_instance/EI_instr[16]<BR></TD>
    <TR>
    <TD>minimips_core_instance/EI_instr[17]<BR></TD>
    <TR>
    <TD>minimips_core_instance/EI_instr[18]<BR></TD>
    <TR>
    <TD>minimips_core_instance/EI_instr[19]<BR></TD>
    <TR>
    <TD>minimips_core_instance/EI_instr[20]<BR></TD>
    <TR>
    <TD>minimips_core_instance/DI_op2[3]<BR></TD>
    <TR>
    <TD>minimips_core_instance/DI_op2[5]<BR></TD>
    <TR>
    <TD>minimips_core_instance/DI_op2[7]<BR></TD>
    <TR>
    <TD>minimips_core_instance/DI_op2[9]<BR></TD>
    <TR>
    <TD>minimips_core_instance/DI_op2[11]<BR></TD>
    <TR>
    <TD>minimips_core_instance/DI_op2[13]<BR></TD>
    <TR>
    <TD>minimips_core_instance/DI_op2[15]<BR></TD>
    <TR>
    <TD>minimips_core_instance/DI_op2[17]<BR></TD>
    <TR>
    <TD>minimips_core_instance/DI_op2[19]<BR></TD>
    <TR>
    <TD>minimips_core_instance/DI_op2[23]<BR></TD>
    <TR>
    <TD>minimips_core_instance/DI_op2[25]<BR></TD>
    <TR>
    <TD>minimips_core_instance/DI_op2[27]<BR></TD>
    <TR>
    <TD>minimips_core_instance/DI_op2[29]<BR></TD>
    <TR>
    <TD>minimips_core_instance/DI_op2[31]<BR></TD>
    <TR>
    <TD>minimips_core_instance/DI_op1[0]<BR></TD>
    <TR>
    <TD>ram_data[0]<BR></TD>
    <TR>
    <TD>ram_data[1]<BR></TD>
    <TR>
    <TD>ram_data[2]<BR></TD>
    <TR>
    <TD>ram_data[3]<BR></TD>
    <TR>
    <TD>ram_data[4]<BR></TD>
    <TR>
    <TD>ram_data[5]<BR></TD>
    <TR>
    <TD>ram_data[6]<BR></TD>
    <TR>
    <TD>ram_data[7]<BR></TD>
    <TR>
    <TD>ram_data[8]<BR></TD>
    <TR>
    <TD>ram_data[9]<BR></TD>
    <TR>
    <TD>ram_data[10]<BR></TD>
    <TR>
    <TD>ram_data[11]<BR></TD>
    <TR>
    <TD>ram_data[12]<BR></TD>
    <TR>
    <TD>ram_data[13]<BR></TD>
    <TR>
    <TD>ram_data[14]<BR></TD>
    <TR>
    <TD>ram_data[15]<BR></TD>
    <TR>
    <TD>ram_data[16]<BR></TD>
    <TR>
    <TD>ram_data[17]<BR></TD>
    <TR>
    <TD>ram_data[18]<BR></TD>
    <TR>
    <TD>ram_data[19]<BR></TD>
    <TR>
    <TD>ram_data[20]<BR></TD>
    <TR>
    <TD>ram_data[21]<BR></TD>
    <TR>
    <TD>ram_data[22]<BR></TD>
    <TR>
    <TD>ram_data[23]<BR></TD>
    <TR>
    <TD>ram_data[24]<BR></TD>
    <TR>
    <TD>ram_data[25]<BR></TD>
    <TR>
    <TD>ram_data[26]<BR></TD>
    <TR>
    <TD>ram_data[27]<BR></TD>
    <TR>
    <TD>ram_data[28]<BR></TD>
    <TR>
    <TD>ram_data[29]<BR></TD>
    <TR>
    <TD>ram_data[30]<BR></TD>
    <TR>
    <TD>ram_data[31]<BR></TD>
</TABLE>

</BODY>
</HTML>
