Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed Mar 30 16:58:20 2022
| Host         : LAPTOP-00NBP5KM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fifo_control_sets_placed.rpt
| Design       : fifo
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    51 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |    11 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              27 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              10 |            2 |
| Yes          | No                    | No                     |               4 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              36 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |       Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                           | cnt[3]_i_1_n_0   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | sdg/regfile               | rst_IBUF         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | sdg/regfile[5][3]_i_1_n_0 | rst_IBUF         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | sdg/regfile[4][3]_i_1_n_0 | rst_IBUF         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | sdg/regfile[3][3]_i_1_n_0 | rst_IBUF         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | sdg/regfile[2][3]_i_1_n_0 | rst_IBUF         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | sdg/regfile[7][3]_i_1_n_0 | rst_IBUF         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | sdg/regfile[1][3]_i_1_n_0 | rst_IBUF         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | sdg/regfile[6][3]_i_1_n_0 | rst_IBUF         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | temp                      |                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | out_reg                   | we0              |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                           | rst_IBUF         |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG |                           |                  |               14 |             27 |         1.93 |
+----------------+---------------------------+------------------+------------------+----------------+--------------+


