# Reading D:/quartus/modelsim_ase/tcl/vsim/pref.tcl
# do finalProject_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/quartus/finalProject {D:/quartus/finalProject/finalProject.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:44 on Oct 27,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/quartus/finalProject" D:/quartus/finalProject/finalProject.v 
# -- Compiling module finalProject
# 
# Top level modules:
# 	finalProject
# End time: 20:51:44 on Oct 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.finalProject
# vsim work.finalProject 
# Start time: 20:52:24 on Oct 27,2022
# Loading work.finalProject
vlog -reportprogress 300 -work work D:/quartus/finalProject/tb_finalProject.v D:/quartus/finalProject/finalProject.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:53 on Oct 27,2022
# vlog -reportprogress 300 -work work D:/quartus/finalProject/tb_finalProject.v D:/quartus/finalProject/finalProject.v 
# -- Compiling module finalProject
# 
# Top level modules:
# 	finalProject
# End time: 20:52:53 on Oct 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.finalProject
# End time: 20:53:42 on Oct 27,2022, Elapsed time: 0:01:18
# Errors: 0, Warnings: 0
# vsim work.finalProject 
# Start time: 20:53:42 on Oct 27,2022
# Loading work.finalProject
# End time: 20:53:52 on Oct 27,2022, Elapsed time: 0:00:10
# Errors: 0, Warnings: 0
