digraph "CFG for '_Z5sum_2P15HIP_vector_typeIfLj4EES1_iii' function" {
	label="CFG for '_Z5sum_2P15HIP_vector_typeIfLj4EES1_iii' function";

	Node0x4e0b500 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %12 = mul i32 %11, %10\l  %13 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %14 = add i32 %12, %13\l  %15 = icmp slt i32 %14, %4\l  br i1 %15, label %16, label %46\l|{<s0>T|<s1>F}}"];
	Node0x4e0b500:s0 -> Node0x4e0e120;
	Node0x4e0b500:s1 -> Node0x4e0e1b0;
	Node0x4e0e120 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%16:\l16:                                               \l  %17 = add nsw i32 %14, %2\l  %18 = sext i32 %17 to i64\l  %19 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %1, i64 %18, i32 0, i32 0, i32 0, i64 0\l  %20 = load float, float addrspace(1)* %19, align 16, !amdgpu.noclobber !5\l  %21 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %1, i64 %18, i32 0, i32 0, i32 0, i64 1\l  %22 = load float, float addrspace(1)* %21, align 4, !amdgpu.noclobber !5\l  %23 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %1, i64 %18, i32 0, i32 0, i32 0, i64 2\l  %24 = load float, float addrspace(1)* %23, align 8, !amdgpu.noclobber !5\l  %25 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %1, i64 %18, i32 0, i32 0, i32 0, i64 3\l  %26 = load float, float addrspace(1)* %25, align 4, !amdgpu.noclobber !5\l  %27 = add nsw i32 %14, %3\l  %28 = sext i32 %27 to i64\l  %29 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %1, i64 %28, i32 0, i32 0, i32 0, i64 0\l  %30 = load float, float addrspace(1)* %29, align 16, !amdgpu.noclobber !5\l  %31 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %1, i64 %28, i32 0, i32 0, i32 0, i64 1\l  %32 = load float, float addrspace(1)* %31, align 4, !amdgpu.noclobber !5\l  %33 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %1, i64 %28, i32 0, i32 0, i32 0, i64 2\l  %34 = load float, float addrspace(1)* %33, align 8, !amdgpu.noclobber !5\l  %35 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %1, i64 %28, i32 0, i32 0, i32 0, i64 3\l  %36 = load float, float addrspace(1)* %35, align 4, !amdgpu.noclobber !5\l  %37 = fadd contract float %20, %30\l  %38 = fadd contract float %22, %32\l  %39 = fadd contract float %24, %34\l  %40 = fadd contract float %26, %36\l  %41 = sext i32 %14 to i64\l  %42 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %41, i32 0, i32 0, i32 0, i64 0\l  store float %37, float addrspace(1)* %42, align 16\l  %43 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %41, i32 0, i32 0, i32 0, i64 1\l  store float %38, float addrspace(1)* %43, align 4\l  %44 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %41, i32 0, i32 0, i32 0, i64 2\l  store float %39, float addrspace(1)* %44, align 8\l  %45 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %41, i32 0, i32 0, i32 0, i64 3\l  store float %40, float addrspace(1)* %45, align 4\l  br label %46\l}"];
	Node0x4e0e120 -> Node0x4e0e1b0;
	Node0x4e0e1b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%46:\l46:                                               \l  ret void\l}"];
}
