
STM32H7_CM7_ADC_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bd6c  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000108  0800c00c  0800c00c  0000d00c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c114  0800c114  0000e088  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c114  0800c114  0000d114  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c11c  0800c11c  0000e088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c11c  0800c11c  0000d11c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c120  0800c120  0000d120  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000088  24000000  0800c124  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001410  240000a0  0800c1ac  0000e0a0  2**5
                  ALLOC
 10 ._user_heap_stack 00000600  240014b0  0800c1ac  0000e4b0  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000e088  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001824d  00000000  00000000  0000e0b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002d68  00000000  00000000  00026303  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001198  00000000  00000000  00029070  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d8a  00000000  00000000  0002a208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003cdb3  00000000  00000000  0002af92  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000186da  00000000  00000000  00067d45  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00193cd7  00000000  00000000  0008041f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  002140f6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000053c4  00000000  00000000  0021413c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  00219500  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240000a0 	.word	0x240000a0
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800bff4 	.word	0x0800bff4

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240000a4 	.word	0x240000a4
 80002dc:	0800bff4 	.word	0x0800bff4

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <__aeabi_uldivmod>:
 8000380:	b953      	cbnz	r3, 8000398 <__aeabi_uldivmod+0x18>
 8000382:	b94a      	cbnz	r2, 8000398 <__aeabi_uldivmod+0x18>
 8000384:	2900      	cmp	r1, #0
 8000386:	bf08      	it	eq
 8000388:	2800      	cmpeq	r0, #0
 800038a:	bf1c      	itt	ne
 800038c:	f04f 31ff 	movne.w	r1, #4294967295
 8000390:	f04f 30ff 	movne.w	r0, #4294967295
 8000394:	f000 b988 	b.w	80006a8 <__aeabi_idiv0>
 8000398:	f1ad 0c08 	sub.w	ip, sp, #8
 800039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a0:	f000 f806 	bl	80003b0 <__udivmoddi4>
 80003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ac:	b004      	add	sp, #16
 80003ae:	4770      	bx	lr

080003b0 <__udivmoddi4>:
 80003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b4:	9d08      	ldr	r5, [sp, #32]
 80003b6:	468e      	mov	lr, r1
 80003b8:	4604      	mov	r4, r0
 80003ba:	4688      	mov	r8, r1
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d14a      	bne.n	8000456 <__udivmoddi4+0xa6>
 80003c0:	428a      	cmp	r2, r1
 80003c2:	4617      	mov	r7, r2
 80003c4:	d962      	bls.n	800048c <__udivmoddi4+0xdc>
 80003c6:	fab2 f682 	clz	r6, r2
 80003ca:	b14e      	cbz	r6, 80003e0 <__udivmoddi4+0x30>
 80003cc:	f1c6 0320 	rsb	r3, r6, #32
 80003d0:	fa01 f806 	lsl.w	r8, r1, r6
 80003d4:	fa20 f303 	lsr.w	r3, r0, r3
 80003d8:	40b7      	lsls	r7, r6
 80003da:	ea43 0808 	orr.w	r8, r3, r8
 80003de:	40b4      	lsls	r4, r6
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	fa1f fc87 	uxth.w	ip, r7
 80003e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003ec:	0c23      	lsrs	r3, r4, #16
 80003ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80003f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003f6:	fb01 f20c 	mul.w	r2, r1, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d909      	bls.n	8000412 <__udivmoddi4+0x62>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f101 30ff 	add.w	r0, r1, #4294967295
 8000404:	f080 80ea 	bcs.w	80005dc <__udivmoddi4+0x22c>
 8000408:	429a      	cmp	r2, r3
 800040a:	f240 80e7 	bls.w	80005dc <__udivmoddi4+0x22c>
 800040e:	3902      	subs	r1, #2
 8000410:	443b      	add	r3, r7
 8000412:	1a9a      	subs	r2, r3, r2
 8000414:	b2a3      	uxth	r3, r4
 8000416:	fbb2 f0fe 	udiv	r0, r2, lr
 800041a:	fb0e 2210 	mls	r2, lr, r0, r2
 800041e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000422:	fb00 fc0c 	mul.w	ip, r0, ip
 8000426:	459c      	cmp	ip, r3
 8000428:	d909      	bls.n	800043e <__udivmoddi4+0x8e>
 800042a:	18fb      	adds	r3, r7, r3
 800042c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000430:	f080 80d6 	bcs.w	80005e0 <__udivmoddi4+0x230>
 8000434:	459c      	cmp	ip, r3
 8000436:	f240 80d3 	bls.w	80005e0 <__udivmoddi4+0x230>
 800043a:	443b      	add	r3, r7
 800043c:	3802      	subs	r0, #2
 800043e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000442:	eba3 030c 	sub.w	r3, r3, ip
 8000446:	2100      	movs	r1, #0
 8000448:	b11d      	cbz	r5, 8000452 <__udivmoddi4+0xa2>
 800044a:	40f3      	lsrs	r3, r6
 800044c:	2200      	movs	r2, #0
 800044e:	e9c5 3200 	strd	r3, r2, [r5]
 8000452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000456:	428b      	cmp	r3, r1
 8000458:	d905      	bls.n	8000466 <__udivmoddi4+0xb6>
 800045a:	b10d      	cbz	r5, 8000460 <__udivmoddi4+0xb0>
 800045c:	e9c5 0100 	strd	r0, r1, [r5]
 8000460:	2100      	movs	r1, #0
 8000462:	4608      	mov	r0, r1
 8000464:	e7f5      	b.n	8000452 <__udivmoddi4+0xa2>
 8000466:	fab3 f183 	clz	r1, r3
 800046a:	2900      	cmp	r1, #0
 800046c:	d146      	bne.n	80004fc <__udivmoddi4+0x14c>
 800046e:	4573      	cmp	r3, lr
 8000470:	d302      	bcc.n	8000478 <__udivmoddi4+0xc8>
 8000472:	4282      	cmp	r2, r0
 8000474:	f200 8105 	bhi.w	8000682 <__udivmoddi4+0x2d2>
 8000478:	1a84      	subs	r4, r0, r2
 800047a:	eb6e 0203 	sbc.w	r2, lr, r3
 800047e:	2001      	movs	r0, #1
 8000480:	4690      	mov	r8, r2
 8000482:	2d00      	cmp	r5, #0
 8000484:	d0e5      	beq.n	8000452 <__udivmoddi4+0xa2>
 8000486:	e9c5 4800 	strd	r4, r8, [r5]
 800048a:	e7e2      	b.n	8000452 <__udivmoddi4+0xa2>
 800048c:	2a00      	cmp	r2, #0
 800048e:	f000 8090 	beq.w	80005b2 <__udivmoddi4+0x202>
 8000492:	fab2 f682 	clz	r6, r2
 8000496:	2e00      	cmp	r6, #0
 8000498:	f040 80a4 	bne.w	80005e4 <__udivmoddi4+0x234>
 800049c:	1a8a      	subs	r2, r1, r2
 800049e:	0c03      	lsrs	r3, r0, #16
 80004a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a4:	b280      	uxth	r0, r0
 80004a6:	b2bc      	uxth	r4, r7
 80004a8:	2101      	movs	r1, #1
 80004aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80004ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80004b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004b6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ba:	429a      	cmp	r2, r3
 80004bc:	d907      	bls.n	80004ce <__udivmoddi4+0x11e>
 80004be:	18fb      	adds	r3, r7, r3
 80004c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004c4:	d202      	bcs.n	80004cc <__udivmoddi4+0x11c>
 80004c6:	429a      	cmp	r2, r3
 80004c8:	f200 80e0 	bhi.w	800068c <__udivmoddi4+0x2dc>
 80004cc:	46c4      	mov	ip, r8
 80004ce:	1a9b      	subs	r3, r3, r2
 80004d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004dc:	fb02 f404 	mul.w	r4, r2, r4
 80004e0:	429c      	cmp	r4, r3
 80004e2:	d907      	bls.n	80004f4 <__udivmoddi4+0x144>
 80004e4:	18fb      	adds	r3, r7, r3
 80004e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004ea:	d202      	bcs.n	80004f2 <__udivmoddi4+0x142>
 80004ec:	429c      	cmp	r4, r3
 80004ee:	f200 80ca 	bhi.w	8000686 <__udivmoddi4+0x2d6>
 80004f2:	4602      	mov	r2, r0
 80004f4:	1b1b      	subs	r3, r3, r4
 80004f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80004fa:	e7a5      	b.n	8000448 <__udivmoddi4+0x98>
 80004fc:	f1c1 0620 	rsb	r6, r1, #32
 8000500:	408b      	lsls	r3, r1
 8000502:	fa22 f706 	lsr.w	r7, r2, r6
 8000506:	431f      	orrs	r7, r3
 8000508:	fa0e f401 	lsl.w	r4, lr, r1
 800050c:	fa20 f306 	lsr.w	r3, r0, r6
 8000510:	fa2e fe06 	lsr.w	lr, lr, r6
 8000514:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000518:	4323      	orrs	r3, r4
 800051a:	fa00 f801 	lsl.w	r8, r0, r1
 800051e:	fa1f fc87 	uxth.w	ip, r7
 8000522:	fbbe f0f9 	udiv	r0, lr, r9
 8000526:	0c1c      	lsrs	r4, r3, #16
 8000528:	fb09 ee10 	mls	lr, r9, r0, lr
 800052c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000530:	fb00 fe0c 	mul.w	lr, r0, ip
 8000534:	45a6      	cmp	lr, r4
 8000536:	fa02 f201 	lsl.w	r2, r2, r1
 800053a:	d909      	bls.n	8000550 <__udivmoddi4+0x1a0>
 800053c:	193c      	adds	r4, r7, r4
 800053e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000542:	f080 809c 	bcs.w	800067e <__udivmoddi4+0x2ce>
 8000546:	45a6      	cmp	lr, r4
 8000548:	f240 8099 	bls.w	800067e <__udivmoddi4+0x2ce>
 800054c:	3802      	subs	r0, #2
 800054e:	443c      	add	r4, r7
 8000550:	eba4 040e 	sub.w	r4, r4, lr
 8000554:	fa1f fe83 	uxth.w	lr, r3
 8000558:	fbb4 f3f9 	udiv	r3, r4, r9
 800055c:	fb09 4413 	mls	r4, r9, r3, r4
 8000560:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000564:	fb03 fc0c 	mul.w	ip, r3, ip
 8000568:	45a4      	cmp	ip, r4
 800056a:	d908      	bls.n	800057e <__udivmoddi4+0x1ce>
 800056c:	193c      	adds	r4, r7, r4
 800056e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000572:	f080 8082 	bcs.w	800067a <__udivmoddi4+0x2ca>
 8000576:	45a4      	cmp	ip, r4
 8000578:	d97f      	bls.n	800067a <__udivmoddi4+0x2ca>
 800057a:	3b02      	subs	r3, #2
 800057c:	443c      	add	r4, r7
 800057e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000582:	eba4 040c 	sub.w	r4, r4, ip
 8000586:	fba0 ec02 	umull	lr, ip, r0, r2
 800058a:	4564      	cmp	r4, ip
 800058c:	4673      	mov	r3, lr
 800058e:	46e1      	mov	r9, ip
 8000590:	d362      	bcc.n	8000658 <__udivmoddi4+0x2a8>
 8000592:	d05f      	beq.n	8000654 <__udivmoddi4+0x2a4>
 8000594:	b15d      	cbz	r5, 80005ae <__udivmoddi4+0x1fe>
 8000596:	ebb8 0203 	subs.w	r2, r8, r3
 800059a:	eb64 0409 	sbc.w	r4, r4, r9
 800059e:	fa04 f606 	lsl.w	r6, r4, r6
 80005a2:	fa22 f301 	lsr.w	r3, r2, r1
 80005a6:	431e      	orrs	r6, r3
 80005a8:	40cc      	lsrs	r4, r1
 80005aa:	e9c5 6400 	strd	r6, r4, [r5]
 80005ae:	2100      	movs	r1, #0
 80005b0:	e74f      	b.n	8000452 <__udivmoddi4+0xa2>
 80005b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005b6:	0c01      	lsrs	r1, r0, #16
 80005b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005bc:	b280      	uxth	r0, r0
 80005be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005c2:	463b      	mov	r3, r7
 80005c4:	4638      	mov	r0, r7
 80005c6:	463c      	mov	r4, r7
 80005c8:	46b8      	mov	r8, r7
 80005ca:	46be      	mov	lr, r7
 80005cc:	2620      	movs	r6, #32
 80005ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80005d2:	eba2 0208 	sub.w	r2, r2, r8
 80005d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005da:	e766      	b.n	80004aa <__udivmoddi4+0xfa>
 80005dc:	4601      	mov	r1, r0
 80005de:	e718      	b.n	8000412 <__udivmoddi4+0x62>
 80005e0:	4610      	mov	r0, r2
 80005e2:	e72c      	b.n	800043e <__udivmoddi4+0x8e>
 80005e4:	f1c6 0220 	rsb	r2, r6, #32
 80005e8:	fa2e f302 	lsr.w	r3, lr, r2
 80005ec:	40b7      	lsls	r7, r6
 80005ee:	40b1      	lsls	r1, r6
 80005f0:	fa20 f202 	lsr.w	r2, r0, r2
 80005f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80005f8:	430a      	orrs	r2, r1
 80005fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80005fe:	b2bc      	uxth	r4, r7
 8000600:	fb0e 3318 	mls	r3, lr, r8, r3
 8000604:	0c11      	lsrs	r1, r2, #16
 8000606:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800060a:	fb08 f904 	mul.w	r9, r8, r4
 800060e:	40b0      	lsls	r0, r6
 8000610:	4589      	cmp	r9, r1
 8000612:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000616:	b280      	uxth	r0, r0
 8000618:	d93e      	bls.n	8000698 <__udivmoddi4+0x2e8>
 800061a:	1879      	adds	r1, r7, r1
 800061c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000620:	d201      	bcs.n	8000626 <__udivmoddi4+0x276>
 8000622:	4589      	cmp	r9, r1
 8000624:	d81f      	bhi.n	8000666 <__udivmoddi4+0x2b6>
 8000626:	eba1 0109 	sub.w	r1, r1, r9
 800062a:	fbb1 f9fe 	udiv	r9, r1, lr
 800062e:	fb09 f804 	mul.w	r8, r9, r4
 8000632:	fb0e 1119 	mls	r1, lr, r9, r1
 8000636:	b292      	uxth	r2, r2
 8000638:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800063c:	4542      	cmp	r2, r8
 800063e:	d229      	bcs.n	8000694 <__udivmoddi4+0x2e4>
 8000640:	18ba      	adds	r2, r7, r2
 8000642:	f109 31ff 	add.w	r1, r9, #4294967295
 8000646:	d2c4      	bcs.n	80005d2 <__udivmoddi4+0x222>
 8000648:	4542      	cmp	r2, r8
 800064a:	d2c2      	bcs.n	80005d2 <__udivmoddi4+0x222>
 800064c:	f1a9 0102 	sub.w	r1, r9, #2
 8000650:	443a      	add	r2, r7
 8000652:	e7be      	b.n	80005d2 <__udivmoddi4+0x222>
 8000654:	45f0      	cmp	r8, lr
 8000656:	d29d      	bcs.n	8000594 <__udivmoddi4+0x1e4>
 8000658:	ebbe 0302 	subs.w	r3, lr, r2
 800065c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000660:	3801      	subs	r0, #1
 8000662:	46e1      	mov	r9, ip
 8000664:	e796      	b.n	8000594 <__udivmoddi4+0x1e4>
 8000666:	eba7 0909 	sub.w	r9, r7, r9
 800066a:	4449      	add	r1, r9
 800066c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000670:	fbb1 f9fe 	udiv	r9, r1, lr
 8000674:	fb09 f804 	mul.w	r8, r9, r4
 8000678:	e7db      	b.n	8000632 <__udivmoddi4+0x282>
 800067a:	4673      	mov	r3, lr
 800067c:	e77f      	b.n	800057e <__udivmoddi4+0x1ce>
 800067e:	4650      	mov	r0, sl
 8000680:	e766      	b.n	8000550 <__udivmoddi4+0x1a0>
 8000682:	4608      	mov	r0, r1
 8000684:	e6fd      	b.n	8000482 <__udivmoddi4+0xd2>
 8000686:	443b      	add	r3, r7
 8000688:	3a02      	subs	r2, #2
 800068a:	e733      	b.n	80004f4 <__udivmoddi4+0x144>
 800068c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000690:	443b      	add	r3, r7
 8000692:	e71c      	b.n	80004ce <__udivmoddi4+0x11e>
 8000694:	4649      	mov	r1, r9
 8000696:	e79c      	b.n	80005d2 <__udivmoddi4+0x222>
 8000698:	eba1 0109 	sub.w	r1, r1, r9
 800069c:	46c4      	mov	ip, r8
 800069e:	fbb1 f9fe 	udiv	r9, r1, lr
 80006a2:	fb09 f804 	mul.w	r8, r9, r4
 80006a6:	e7c4      	b.n	8000632 <__udivmoddi4+0x282>

080006a8 <__aeabi_idiv0>:
 80006a8:	4770      	bx	lr
 80006aa:	bf00      	nop

080006ac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80006ac:	b480      	push	{r7}
 80006ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80006b0:	4b49      	ldr	r3, [pc, #292]	@ (80007d8 <SystemInit+0x12c>)
 80006b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80006b6:	4a48      	ldr	r2, [pc, #288]	@ (80007d8 <SystemInit+0x12c>)
 80006b8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80006bc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80006c0:	4b45      	ldr	r3, [pc, #276]	@ (80007d8 <SystemInit+0x12c>)
 80006c2:	691b      	ldr	r3, [r3, #16]
 80006c4:	4a44      	ldr	r2, [pc, #272]	@ (80007d8 <SystemInit+0x12c>)
 80006c6:	f043 0310 	orr.w	r3, r3, #16
 80006ca:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006cc:	4b43      	ldr	r3, [pc, #268]	@ (80007dc <SystemInit+0x130>)
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	f003 030f 	and.w	r3, r3, #15
 80006d4:	2b06      	cmp	r3, #6
 80006d6:	d807      	bhi.n	80006e8 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006d8:	4b40      	ldr	r3, [pc, #256]	@ (80007dc <SystemInit+0x130>)
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	f023 030f 	bic.w	r3, r3, #15
 80006e0:	4a3e      	ldr	r2, [pc, #248]	@ (80007dc <SystemInit+0x130>)
 80006e2:	f043 0307 	orr.w	r3, r3, #7
 80006e6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80006e8:	4b3d      	ldr	r3, [pc, #244]	@ (80007e0 <SystemInit+0x134>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	4a3c      	ldr	r2, [pc, #240]	@ (80007e0 <SystemInit+0x134>)
 80006ee:	f043 0301 	orr.w	r3, r3, #1
 80006f2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80006f4:	4b3a      	ldr	r3, [pc, #232]	@ (80007e0 <SystemInit+0x134>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80006fa:	4b39      	ldr	r3, [pc, #228]	@ (80007e0 <SystemInit+0x134>)
 80006fc:	681a      	ldr	r2, [r3, #0]
 80006fe:	4938      	ldr	r1, [pc, #224]	@ (80007e0 <SystemInit+0x134>)
 8000700:	4b38      	ldr	r3, [pc, #224]	@ (80007e4 <SystemInit+0x138>)
 8000702:	4013      	ands	r3, r2
 8000704:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000706:	4b35      	ldr	r3, [pc, #212]	@ (80007dc <SystemInit+0x130>)
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	f003 0308 	and.w	r3, r3, #8
 800070e:	2b00      	cmp	r3, #0
 8000710:	d007      	beq.n	8000722 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000712:	4b32      	ldr	r3, [pc, #200]	@ (80007dc <SystemInit+0x130>)
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	f023 030f 	bic.w	r3, r3, #15
 800071a:	4a30      	ldr	r2, [pc, #192]	@ (80007dc <SystemInit+0x130>)
 800071c:	f043 0307 	orr.w	r3, r3, #7
 8000720:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000722:	4b2f      	ldr	r3, [pc, #188]	@ (80007e0 <SystemInit+0x134>)
 8000724:	2200      	movs	r2, #0
 8000726:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000728:	4b2d      	ldr	r3, [pc, #180]	@ (80007e0 <SystemInit+0x134>)
 800072a:	2200      	movs	r2, #0
 800072c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800072e:	4b2c      	ldr	r3, [pc, #176]	@ (80007e0 <SystemInit+0x134>)
 8000730:	2200      	movs	r2, #0
 8000732:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000734:	4b2a      	ldr	r3, [pc, #168]	@ (80007e0 <SystemInit+0x134>)
 8000736:	4a2c      	ldr	r2, [pc, #176]	@ (80007e8 <SystemInit+0x13c>)
 8000738:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800073a:	4b29      	ldr	r3, [pc, #164]	@ (80007e0 <SystemInit+0x134>)
 800073c:	4a2b      	ldr	r2, [pc, #172]	@ (80007ec <SystemInit+0x140>)
 800073e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000740:	4b27      	ldr	r3, [pc, #156]	@ (80007e0 <SystemInit+0x134>)
 8000742:	4a2b      	ldr	r2, [pc, #172]	@ (80007f0 <SystemInit+0x144>)
 8000744:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000746:	4b26      	ldr	r3, [pc, #152]	@ (80007e0 <SystemInit+0x134>)
 8000748:	2200      	movs	r2, #0
 800074a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800074c:	4b24      	ldr	r3, [pc, #144]	@ (80007e0 <SystemInit+0x134>)
 800074e:	4a28      	ldr	r2, [pc, #160]	@ (80007f0 <SystemInit+0x144>)
 8000750:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000752:	4b23      	ldr	r3, [pc, #140]	@ (80007e0 <SystemInit+0x134>)
 8000754:	2200      	movs	r2, #0
 8000756:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000758:	4b21      	ldr	r3, [pc, #132]	@ (80007e0 <SystemInit+0x134>)
 800075a:	4a25      	ldr	r2, [pc, #148]	@ (80007f0 <SystemInit+0x144>)
 800075c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800075e:	4b20      	ldr	r3, [pc, #128]	@ (80007e0 <SystemInit+0x134>)
 8000760:	2200      	movs	r2, #0
 8000762:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000764:	4b1e      	ldr	r3, [pc, #120]	@ (80007e0 <SystemInit+0x134>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	4a1d      	ldr	r2, [pc, #116]	@ (80007e0 <SystemInit+0x134>)
 800076a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800076e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000770:	4b1b      	ldr	r3, [pc, #108]	@ (80007e0 <SystemInit+0x134>)
 8000772:	2200      	movs	r2, #0
 8000774:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000776:	4b1f      	ldr	r3, [pc, #124]	@ (80007f4 <SystemInit+0x148>)
 8000778:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800077a:	4a1e      	ldr	r2, [pc, #120]	@ (80007f4 <SystemInit+0x148>)
 800077c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000780:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000782:	4b1d      	ldr	r3, [pc, #116]	@ (80007f8 <SystemInit+0x14c>)
 8000784:	681a      	ldr	r2, [r3, #0]
 8000786:	4b1d      	ldr	r3, [pc, #116]	@ (80007fc <SystemInit+0x150>)
 8000788:	4013      	ands	r3, r2
 800078a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800078e:	d202      	bcs.n	8000796 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000790:	4b1b      	ldr	r3, [pc, #108]	@ (8000800 <SystemInit+0x154>)
 8000792:	2201      	movs	r2, #1
 8000794:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000796:	4b12      	ldr	r3, [pc, #72]	@ (80007e0 <SystemInit+0x134>)
 8000798:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800079c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d113      	bne.n	80007cc <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80007a4:	4b0e      	ldr	r3, [pc, #56]	@ (80007e0 <SystemInit+0x134>)
 80007a6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80007aa:	4a0d      	ldr	r2, [pc, #52]	@ (80007e0 <SystemInit+0x134>)
 80007ac:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80007b0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80007b4:	4b13      	ldr	r3, [pc, #76]	@ (8000804 <SystemInit+0x158>)
 80007b6:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80007ba:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80007bc:	4b08      	ldr	r3, [pc, #32]	@ (80007e0 <SystemInit+0x134>)
 80007be:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80007c2:	4a07      	ldr	r2, [pc, #28]	@ (80007e0 <SystemInit+0x134>)
 80007c4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80007c8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80007cc:	bf00      	nop
 80007ce:	46bd      	mov	sp, r7
 80007d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d4:	4770      	bx	lr
 80007d6:	bf00      	nop
 80007d8:	e000ed00 	.word	0xe000ed00
 80007dc:	52002000 	.word	0x52002000
 80007e0:	58024400 	.word	0x58024400
 80007e4:	eaf6ed7f 	.word	0xeaf6ed7f
 80007e8:	02020200 	.word	0x02020200
 80007ec:	01ff0000 	.word	0x01ff0000
 80007f0:	01010280 	.word	0x01010280
 80007f4:	580000c0 	.word	0x580000c0
 80007f8:	5c001000 	.word	0x5c001000
 80007fc:	ffff0000 	.word	0xffff0000
 8000800:	51008108 	.word	0x51008108
 8000804:	52004000 	.word	0x52004000

08000808 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000808:	b480      	push	{r7}
 800080a:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 800080c:	4b09      	ldr	r3, [pc, #36]	@ (8000834 <ExitRun0Mode+0x2c>)
 800080e:	68db      	ldr	r3, [r3, #12]
 8000810:	4a08      	ldr	r2, [pc, #32]	@ (8000834 <ExitRun0Mode+0x2c>)
 8000812:	f023 0302 	bic.w	r3, r3, #2
 8000816:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000818:	bf00      	nop
 800081a:	4b06      	ldr	r3, [pc, #24]	@ (8000834 <ExitRun0Mode+0x2c>)
 800081c:	685b      	ldr	r3, [r3, #4]
 800081e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000822:	2b00      	cmp	r3, #0
 8000824:	d0f9      	beq.n	800081a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000826:	bf00      	nop
 8000828:	bf00      	nop
 800082a:	46bd      	mov	sp, r7
 800082c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000830:	4770      	bx	lr
 8000832:	bf00      	nop
 8000834:	58024800 	.word	0x58024800

08000838 <avg_interleaved_block>:
// Helper: average one interleaved block: [CH6,CH5,CH6,CH5,...]
// base  : pointer to first sample in the block
// count : number of half-words in the block (must be even)
static inline void avg_interleaved_block(volatile  uint16_t *base, uint32_t count,
                                         uint16_t *avg_ch5, uint16_t *avg_ch6)
{
 8000838:	b480      	push	{r7}
 800083a:	b089      	sub	sp, #36	@ 0x24
 800083c:	af00      	add	r7, sp, #0
 800083e:	60f8      	str	r0, [r7, #12]
 8000840:	60b9      	str	r1, [r7, #8]
 8000842:	607a      	str	r2, [r7, #4]
 8000844:	603b      	str	r3, [r7, #0]
    uint32_t sum5 = 0, sum6 = 0;
 8000846:	2300      	movs	r3, #0
 8000848:	61fb      	str	r3, [r7, #28]
 800084a:	2300      	movs	r3, #0
 800084c:	61bb      	str	r3, [r7, #24]
    // even = CH6, odd = CH5  (because Rank1=CH6, Rank2=CH5)
    for (uint32_t i = 0; i < count; i += 2) {
 800084e:	2300      	movs	r3, #0
 8000850:	617b      	str	r3, [r7, #20]
 8000852:	e017      	b.n	8000884 <avg_interleaved_block+0x4c>
        sum6 += base[i + 0];
 8000854:	697b      	ldr	r3, [r7, #20]
 8000856:	005b      	lsls	r3, r3, #1
 8000858:	68fa      	ldr	r2, [r7, #12]
 800085a:	4413      	add	r3, r2
 800085c:	881b      	ldrh	r3, [r3, #0]
 800085e:	b29b      	uxth	r3, r3
 8000860:	461a      	mov	r2, r3
 8000862:	69bb      	ldr	r3, [r7, #24]
 8000864:	4413      	add	r3, r2
 8000866:	61bb      	str	r3, [r7, #24]
        sum5 += base[i + 1];
 8000868:	697b      	ldr	r3, [r7, #20]
 800086a:	3301      	adds	r3, #1
 800086c:	005b      	lsls	r3, r3, #1
 800086e:	68fa      	ldr	r2, [r7, #12]
 8000870:	4413      	add	r3, r2
 8000872:	881b      	ldrh	r3, [r3, #0]
 8000874:	b29b      	uxth	r3, r3
 8000876:	461a      	mov	r2, r3
 8000878:	69fb      	ldr	r3, [r7, #28]
 800087a:	4413      	add	r3, r2
 800087c:	61fb      	str	r3, [r7, #28]
    for (uint32_t i = 0; i < count; i += 2) {
 800087e:	697b      	ldr	r3, [r7, #20]
 8000880:	3302      	adds	r3, #2
 8000882:	617b      	str	r3, [r7, #20]
 8000884:	697a      	ldr	r2, [r7, #20]
 8000886:	68bb      	ldr	r3, [r7, #8]
 8000888:	429a      	cmp	r2, r3
 800088a:	d3e3      	bcc.n	8000854 <avg_interleaved_block+0x1c>
    }
    uint32_t pairs = count >> 1;      // count/2 samples per channel
 800088c:	68bb      	ldr	r3, [r7, #8]
 800088e:	085b      	lsrs	r3, r3, #1
 8000890:	613b      	str	r3, [r7, #16]
    *avg_ch5 = (uint16_t)(sum5 / pairs);
 8000892:	69fa      	ldr	r2, [r7, #28]
 8000894:	693b      	ldr	r3, [r7, #16]
 8000896:	fbb2 f3f3 	udiv	r3, r2, r3
 800089a:	b29a      	uxth	r2, r3
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	801a      	strh	r2, [r3, #0]
    *avg_ch6 = (uint16_t)(sum6 / pairs);
 80008a0:	69ba      	ldr	r2, [r7, #24]
 80008a2:	693b      	ldr	r3, [r7, #16]
 80008a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80008a8:	b29a      	uxth	r2, r3
 80008aa:	683b      	ldr	r3, [r7, #0]
 80008ac:	801a      	strh	r2, [r3, #0]
}
 80008ae:	bf00      	nop
 80008b0:	3724      	adds	r7, #36	@ 0x24
 80008b2:	46bd      	mov	sp, r7
 80008b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b8:	4770      	bx	lr
	...

080008bc <HAL_ADC_ConvCpltCallback>:
}

int ADC_DMA_Half_Flag = 0;
int ADC_DMA_Full_Flag, MDMA_Block_Flag, MDMA_Buffer_Flag = 0;

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 80008bc:	b480      	push	{r7}
 80008be:	b083      	sub	sp, #12
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]

	  if (hadc->Instance == ADC1) {
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	4a09      	ldr	r2, [pc, #36]	@ (80008f0 <HAL_ADC_ConvCpltCallback+0x34>)
 80008ca:	4293      	cmp	r3, r2
 80008cc:	d10a      	bne.n	80008e4 <HAL_ADC_ConvCpltCallback+0x28>

		  ADC_DMA_Full_Flag += 1;
 80008ce:	4b09      	ldr	r3, [pc, #36]	@ (80008f4 <HAL_ADC_ConvCpltCallback+0x38>)
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	3301      	adds	r3, #1
 80008d4:	4a07      	ldr	r2, [pc, #28]	@ (80008f4 <HAL_ADC_ConvCpltCallback+0x38>)
 80008d6:	6013      	str	r3, [r2, #0]
		      ch_pair_full_ready = 1;   // full 512 samples/channel now ready
 80008d8:	4b07      	ldr	r3, [pc, #28]	@ (80008f8 <HAL_ADC_ConvCpltCallback+0x3c>)
 80008da:	2201      	movs	r2, #1
 80008dc:	701a      	strb	r2, [r3, #0]
		      full_ready = 1;
 80008de:	4b07      	ldr	r3, [pc, #28]	@ (80008fc <HAL_ADC_ConvCpltCallback+0x40>)
 80008e0:	2201      	movs	r2, #1
 80008e2:	701a      	strb	r2, [r3, #0]
	    }

}
 80008e4:	bf00      	nop
 80008e6:	370c      	adds	r7, #12
 80008e8:	46bd      	mov	sp, r7
 80008ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ee:	4770      	bx	lr
 80008f0:	40022000 	.word	0x40022000
 80008f4:	240012a4 	.word	0x240012a4
 80008f8:	24000a81 	.word	0x24000a81
 80008fc:	24000a87 	.word	0x24000a87

08000900 <HAL_ADC_ConvHalfCpltCallback>:

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc) {
 8000900:	b480      	push	{r7}
 8000902:	b083      	sub	sp, #12
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]

	  if (hadc->Instance == ADC1) {
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	4a09      	ldr	r2, [pc, #36]	@ (8000934 <HAL_ADC_ConvHalfCpltCallback+0x34>)
 800090e:	4293      	cmp	r3, r2
 8000910:	d10a      	bne.n	8000928 <HAL_ADC_ConvHalfCpltCallback+0x28>

		  ADC_DMA_Half_Flag += 1;
 8000912:	4b09      	ldr	r3, [pc, #36]	@ (8000938 <HAL_ADC_ConvHalfCpltCallback+0x38>)
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	3301      	adds	r3, #1
 8000918:	4a07      	ldr	r2, [pc, #28]	@ (8000938 <HAL_ADC_ConvHalfCpltCallback+0x38>)
 800091a:	6013      	str	r3, [r2, #0]
		    ch_pair_half_ready = 1;   // you now have the first 256 samples/channel
 800091c:	4b07      	ldr	r3, [pc, #28]	@ (800093c <HAL_ADC_ConvHalfCpltCallback+0x3c>)
 800091e:	2201      	movs	r2, #1
 8000920:	701a      	strb	r2, [r3, #0]
		 		     half_ready = 1;
 8000922:	4b07      	ldr	r3, [pc, #28]	@ (8000940 <HAL_ADC_ConvHalfCpltCallback+0x40>)
 8000924:	2201      	movs	r2, #1
 8000926:	701a      	strb	r2, [r3, #0]

	    }

}
 8000928:	bf00      	nop
 800092a:	370c      	adds	r7, #12
 800092c:	46bd      	mov	sp, r7
 800092e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000932:	4770      	bx	lr
 8000934:	40022000 	.word	0x40022000
 8000938:	240012a0 	.word	0x240012a0
 800093c:	24000a80 	.word	0x24000a80
 8000940:	24000a86 	.word	0x24000a86

08000944 <HAL_MDMA_BufferCpltCallback>:

uint32_t mdma_blocks, mdma_buffers = 0;

void HAL_MDMA_BufferCpltCallback(MDMA_HandleTypeDef *hdma) // “buffer done” (BFTCIF)
{
 8000944:	b480      	push	{r7}
 8000946:	b083      	sub	sp, #12
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]
	 // MDMA wrote the destinations: make CPU see the data
	MDMA_Buffer_Flag +=1;
 800094c:	4b07      	ldr	r3, [pc, #28]	@ (800096c <HAL_MDMA_BufferCpltCallback+0x28>)
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	3301      	adds	r3, #1
 8000952:	4a06      	ldr	r2, [pc, #24]	@ (800096c <HAL_MDMA_BufferCpltCallback+0x28>)
 8000954:	6013      	str	r3, [r2, #0]
	    mdma_buffers++;
 8000956:	4b06      	ldr	r3, [pc, #24]	@ (8000970 <HAL_MDMA_BufferCpltCallback+0x2c>)
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	3301      	adds	r3, #1
 800095c:	4a04      	ldr	r2, [pc, #16]	@ (8000970 <HAL_MDMA_BufferCpltCallback+0x2c>)
 800095e:	6013      	str	r3, [r2, #0]
}
 8000960:	bf00      	nop
 8000962:	370c      	adds	r7, #12
 8000964:	46bd      	mov	sp, r7
 8000966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096a:	4770      	bx	lr
 800096c:	240012ac 	.word	0x240012ac
 8000970:	240012b4 	.word	0x240012b4

08000974 <HAL_MDMA_BlockCpltCallback>:
void HAL_MDMA_BlockCpltCallback(MDMA_HandleTypeDef *hdma) // “block done”  (BTIF)
{
 8000974:	b480      	push	{r7}
 8000976:	b083      	sub	sp, #12
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
	MDMA_Block_Flag += 1;
 800097c:	4b07      	ldr	r3, [pc, #28]	@ (800099c <HAL_MDMA_BlockCpltCallback+0x28>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	3301      	adds	r3, #1
 8000982:	4a06      	ldr	r2, [pc, #24]	@ (800099c <HAL_MDMA_BlockCpltCallback+0x28>)
 8000984:	6013      	str	r3, [r2, #0]
	 mdma_blocks++;
 8000986:	4b06      	ldr	r3, [pc, #24]	@ (80009a0 <HAL_MDMA_BlockCpltCallback+0x2c>)
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	3301      	adds	r3, #1
 800098c:	4a04      	ldr	r2, [pc, #16]	@ (80009a0 <HAL_MDMA_BlockCpltCallback+0x2c>)
 800098e:	6013      	str	r3, [r2, #0]

}
 8000990:	bf00      	nop
 8000992:	370c      	adds	r7, #12
 8000994:	46bd      	mov	sp, r7
 8000996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099a:	4770      	bx	lr
 800099c:	240012a8 	.word	0x240012a8
 80009a0:	240012b0 	.word	0x240012b0

080009a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b084      	sub	sp, #16
 80009a8:	af02      	add	r7, sp, #8
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009aa:	f000 ffc1 	bl	8001930 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009ae:	f000 f8b3 	bl	8000b18 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_DMA_Init();
 80009b2:	f000 f9af 	bl	8000d14 <MX_DMA_Init>
  MX_GPIO_Init();
 80009b6:	f000 fad7 	bl	8000f68 <MX_GPIO_Init>
  MX_MDMA_Init();
 80009ba:	f000 f9cb 	bl	8000d54 <MX_MDMA_Init>
  MX_ADC1_Init();
 80009be:	f000 f91d 	bl	8000bfc <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */


  assert(hdma_adc1.Instance == DMA1_Stream0);   // <— must be true
 80009c2:	4b44      	ldr	r3, [pc, #272]	@ (8000ad4 <main+0x130>)
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	4a44      	ldr	r2, [pc, #272]	@ (8000ad8 <main+0x134>)
 80009c8:	4293      	cmp	r3, r2
 80009ca:	d006      	beq.n	80009da <main+0x36>
 80009cc:	4b43      	ldr	r3, [pc, #268]	@ (8000adc <main+0x138>)
 80009ce:	4a44      	ldr	r2, [pc, #272]	@ (8000ae0 <main+0x13c>)
 80009d0:	f240 110b 	movw	r1, #267	@ 0x10b
 80009d4:	4843      	ldr	r0, [pc, #268]	@ (8000ae4 <main+0x140>)
 80009d6:	f00a fb65 	bl	800b0a4 <__assert_func>


  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009da:	4b43      	ldr	r3, [pc, #268]	@ (8000ae8 <main+0x144>)
 80009dc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80009e0:	4a41      	ldr	r2, [pc, #260]	@ (8000ae8 <main+0x144>)
 80009e2:	f043 0302 	orr.w	r3, r3, #2
 80009e6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80009ea:	4b3f      	ldr	r3, [pc, #252]	@ (8000ae8 <main+0x144>)
 80009ec:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80009f0:	f003 0302 	and.w	r3, r3, #2
 80009f4:	607b      	str	r3, [r7, #4]
 80009f6:	687b      	ldr	r3, [r7, #4]
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA0, SYSCFG_SWITCH_PA0_OPEN);
 80009f8:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 80009fc:	f04f 7080 	mov.w	r0, #16777216	@ 0x1000000
 8000a00:	f001 f834 	bl	8001a6c <HAL_SYSCFG_AnalogSwitchConfig>

  ADC1_Status = HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED);
 8000a04:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8000a08:	2100      	movs	r1, #0
 8000a0a:	4838      	ldr	r0, [pc, #224]	@ (8000aec <main+0x148>)
 8000a0c:	f002 fac8 	bl	8002fa0 <HAL_ADCEx_Calibration_Start>
 8000a10:	4603      	mov	r3, r0
 8000a12:	461a      	mov	r2, r3
 8000a14:	4b36      	ldr	r3, [pc, #216]	@ (8000af0 <main+0x14c>)
 8000a16:	701a      	strb	r2, [r3, #0]

  if (HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf, 1024) != HAL_OK) {
 8000a18:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000a1c:	4935      	ldr	r1, [pc, #212]	@ (8000af4 <main+0x150>)
 8000a1e:	4833      	ldr	r0, [pc, #204]	@ (8000aec <main+0x148>)
 8000a20:	f001 fc1c 	bl	800225c <HAL_ADC_Start_DMA>
 8000a24:	4603      	mov	r3, r0
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d001      	beq.n	8000a2e <main+0x8a>
      Error_Handler();
 8000a2a:	f000 fb59 	bl	80010e0 <Error_Handler>
  }

  HAL_MDMA_Start_IT(&hmdma_mdma_channel0_dma1_stream0_tc_0,
 8000a2e:	4931      	ldr	r1, [pc, #196]	@ (8000af4 <main+0x150>)
 8000a30:	4a31      	ldr	r2, [pc, #196]	@ (8000af8 <main+0x154>)
 8000a32:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000a36:	9300      	str	r3, [sp, #0]
 8000a38:	2302      	movs	r3, #2
 8000a3a:	4830      	ldr	r0, [pc, #192]	@ (8000afc <main+0x158>)
 8000a3c:	f005 faa6 	bl	8005f8c <HAL_MDMA_Start_IT>
 // HAL_MDMA_GenerateSWRequest(&hmdma_mdma_channel0_dma1_stream0_tc_0);  // <— should fire your MDMA IRQ

  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 8000a40:	2000      	movs	r0, #0
 8000a42:	f000 fd73 	bl	800152c <BSP_LED_Init>
  BSP_LED_Init(LED_YELLOW);
 8000a46:	2001      	movs	r0, #1
 8000a48:	f000 fd70 	bl	800152c <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 8000a4c:	2002      	movs	r0, #2
 8000a4e:	f000 fd6d 	bl	800152c <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8000a52:	2101      	movs	r1, #1
 8000a54:	2000      	movs	r0, #0
 8000a56:	f000 fe09 	bl	800166c <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 8000a5a:	4b29      	ldr	r3, [pc, #164]	@ (8000b00 <main+0x15c>)
 8000a5c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a60:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8000a62:	4b27      	ldr	r3, [pc, #156]	@ (8000b00 <main+0x15c>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8000a68:	4b25      	ldr	r3, [pc, #148]	@ (8000b00 <main+0x15c>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8000a6e:	4b24      	ldr	r3, [pc, #144]	@ (8000b00 <main+0x15c>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8000a74:	4b22      	ldr	r3, [pc, #136]	@ (8000b00 <main+0x15c>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8000a7a:	4921      	ldr	r1, [pc, #132]	@ (8000b00 <main+0x15c>)
 8000a7c:	2000      	movs	r0, #0
 8000a7e:	f000 fe79 	bl	8001774 <BSP_COM_Init>
 8000a82:	4603      	mov	r3, r0
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d001      	beq.n	8000a8c <main+0xe8>
  {
    Error_Handler();
 8000a88:	f000 fb2a 	bl	80010e0 <Error_Handler>
  }

  /* USER CODE BEGIN BSP */
  /* -- Sample board code to send message over COM1 port ---- */
  printf("Welcome to STM32 world !\n\r");
 8000a8c:	481d      	ldr	r0, [pc, #116]	@ (8000b04 <main+0x160>)
 8000a8e:	f00a fbfb 	bl	800b288 <iprintf>
  /* -- Sample board code to switch on leds ---- */
  BSP_LED_On(LED_GREEN);
 8000a92:	2000      	movs	r0, #0
 8000a94:	f000 fdc0 	bl	8001618 <BSP_LED_On>
  BSP_LED_On(LED_YELLOW);
 8000a98:	2001      	movs	r0, #1
 8000a9a:	f000 fdbd 	bl	8001618 <BSP_LED_On>
  BSP_LED_On(LED_RED);
 8000a9e:	2002      	movs	r0, #2
 8000aa0:	f000 fdba 	bl	8001618 <BSP_LED_On>
    /* USER CODE BEGIN 3 */




	   if (half_ready) {
 8000aa4:	4b18      	ldr	r3, [pc, #96]	@ (8000b08 <main+0x164>)
 8000aa6:	781b      	ldrb	r3, [r3, #0]
 8000aa8:	b2db      	uxtb	r3, r3
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d009      	beq.n	8000ac2 <main+0x11e>
			  // First half: adc_buf[0 .. (ADC_BUF_LEN/2 - 1)]
				 		     avg_interleaved_block(&adc_buf[0], ADC_BUF_LEN/2,
 8000aae:	4b17      	ldr	r3, [pc, #92]	@ (8000b0c <main+0x168>)
 8000ab0:	4a17      	ldr	r2, [pc, #92]	@ (8000b10 <main+0x16c>)
 8000ab2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000ab6:	480f      	ldr	r0, [pc, #60]	@ (8000af4 <main+0x150>)
 8000ab8:	f7ff febe 	bl	8000838 <avg_interleaved_block>
				 		                           (uint16_t*)&ch5_avg_half, (uint16_t*)&ch6_avg_half);
	       half_ready = 0;
 8000abc:	4b12      	ldr	r3, [pc, #72]	@ (8000b08 <main+0x164>)
 8000abe:	2200      	movs	r2, #0
 8000ac0:	701a      	strb	r2, [r3, #0]
	       // ch5_avg_half / ch6_avg_half contain averages of the last half-buffer
	       // ...use or print them...
	   }

	   if (full_ready) {
 8000ac2:	4b14      	ldr	r3, [pc, #80]	@ (8000b14 <main+0x170>)
 8000ac4:	781b      	ldrb	r3, [r3, #0]
 8000ac6:	b2db      	uxtb	r3, r3
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d0eb      	beq.n	8000aa4 <main+0x100>
//			     	     avg_interleaved_block(&adc_buf[ADC_BUF_LEN/2], ADC_BUF_LEN/2, &b5, &b6);
//			     	     ch5_avg_full = (uint16_t)(((uint32_t)a5 + b5) / 2u);
//			     	     ch6_avg_full = (uint16_t)(((uint32_t)a6 + b6) / 2u);


	       full_ready = 0;
 8000acc:	4b11      	ldr	r3, [pc, #68]	@ (8000b14 <main+0x170>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	701a      	strb	r2, [r3, #0]
	   if (half_ready) {
 8000ad2:	e7e7      	b.n	8000aa4 <main+0x100>
 8000ad4:	24000134 	.word	0x24000134
 8000ad8:	40020010 	.word	0x40020010
 8000adc:	0800c00c 	.word	0x0800c00c
 8000ae0:	0800c070 	.word	0x0800c070
 8000ae4:	0800c030 	.word	0x0800c030
 8000ae8:	58024400 	.word	0x58024400
 8000aec:	240000d0 	.word	0x240000d0
 8000af0:	240012b8 	.word	0x240012b8
 8000af4:	24000aa0 	.word	0x24000aa0
 8000af8:	24000680 	.word	0x24000680
 8000afc:	240001ac 	.word	0x240001ac
 8000b00:	240000bc 	.word	0x240000bc
 8000b04:	0800c044 	.word	0x0800c044
 8000b08:	24000a86 	.word	0x24000a86
 8000b0c:	24000a84 	.word	0x24000a84
 8000b10:	24000a82 	.word	0x24000a82
 8000b14:	24000a87 	.word	0x24000a87

08000b18 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b09c      	sub	sp, #112	@ 0x70
 8000b1c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b1e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b22:	224c      	movs	r2, #76	@ 0x4c
 8000b24:	2100      	movs	r1, #0
 8000b26:	4618      	mov	r0, r3
 8000b28:	f00a fc03 	bl	800b332 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b2c:	1d3b      	adds	r3, r7, #4
 8000b2e:	2220      	movs	r2, #32
 8000b30:	2100      	movs	r1, #0
 8000b32:	4618      	mov	r0, r3
 8000b34:	f00a fbfd 	bl	800b332 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000b38:	2004      	movs	r0, #4
 8000b3a:	f005 fd05 	bl	8006548 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000b3e:	2300      	movs	r3, #0
 8000b40:	603b      	str	r3, [r7, #0]
 8000b42:	4b2b      	ldr	r3, [pc, #172]	@ (8000bf0 <SystemClock_Config+0xd8>)
 8000b44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b46:	4a2a      	ldr	r2, [pc, #168]	@ (8000bf0 <SystemClock_Config+0xd8>)
 8000b48:	f023 0301 	bic.w	r3, r3, #1
 8000b4c:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000b4e:	4b28      	ldr	r3, [pc, #160]	@ (8000bf0 <SystemClock_Config+0xd8>)
 8000b50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b52:	f003 0301 	and.w	r3, r3, #1
 8000b56:	603b      	str	r3, [r7, #0]
 8000b58:	4b26      	ldr	r3, [pc, #152]	@ (8000bf4 <SystemClock_Config+0xdc>)
 8000b5a:	699b      	ldr	r3, [r3, #24]
 8000b5c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000b60:	4a24      	ldr	r2, [pc, #144]	@ (8000bf4 <SystemClock_Config+0xdc>)
 8000b62:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b66:	6193      	str	r3, [r2, #24]
 8000b68:	4b22      	ldr	r3, [pc, #136]	@ (8000bf4 <SystemClock_Config+0xdc>)
 8000b6a:	699b      	ldr	r3, [r3, #24]
 8000b6c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000b70:	603b      	str	r3, [r7, #0]
 8000b72:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000b74:	bf00      	nop
 8000b76:	4b1f      	ldr	r3, [pc, #124]	@ (8000bf4 <SystemClock_Config+0xdc>)
 8000b78:	699b      	ldr	r3, [r3, #24]
 8000b7a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000b7e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000b82:	d1f8      	bne.n	8000b76 <SystemClock_Config+0x5e>

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSI);
 8000b84:	4b1c      	ldr	r3, [pc, #112]	@ (8000bf8 <SystemClock_Config+0xe0>)
 8000b86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000b88:	4a1b      	ldr	r2, [pc, #108]	@ (8000bf8 <SystemClock_Config+0xe0>)
 8000b8a:	f023 0303 	bic.w	r3, r3, #3
 8000b8e:	6293      	str	r3, [r2, #40]	@ 0x28

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b90:	2302      	movs	r3, #2
 8000b92:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000b94:	2301      	movs	r3, #1
 8000b96:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b98:	2340      	movs	r3, #64	@ 0x40
 8000b9a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ba0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	f005 fd29 	bl	80065fc <HAL_RCC_OscConfig>
 8000baa:	4603      	mov	r3, r0
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d001      	beq.n	8000bb4 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000bb0:	f000 fa96 	bl	80010e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bb4:	233f      	movs	r3, #63	@ 0x3f
 8000bb6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000bd4:	1d3b      	adds	r3, r7, #4
 8000bd6:	2101      	movs	r1, #1
 8000bd8:	4618      	mov	r0, r3
 8000bda:	f006 f969 	bl	8006eb0 <HAL_RCC_ClockConfig>
 8000bde:	4603      	mov	r3, r0
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d001      	beq.n	8000be8 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8000be4:	f000 fa7c 	bl	80010e0 <Error_Handler>
  }
}
 8000be8:	bf00      	nop
 8000bea:	3770      	adds	r7, #112	@ 0x70
 8000bec:	46bd      	mov	sp, r7
 8000bee:	bd80      	pop	{r7, pc}
 8000bf0:	58000400 	.word	0x58000400
 8000bf4:	58024800 	.word	0x58024800
 8000bf8:	58024400 	.word	0x58024400

08000bfc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b08a      	sub	sp, #40	@ 0x28
 8000c00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000c02:	f107 031c 	add.w	r3, r7, #28
 8000c06:	2200      	movs	r2, #0
 8000c08:	601a      	str	r2, [r3, #0]
 8000c0a:	605a      	str	r2, [r3, #4]
 8000c0c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000c0e:	463b      	mov	r3, r7
 8000c10:	2200      	movs	r2, #0
 8000c12:	601a      	str	r2, [r3, #0]
 8000c14:	605a      	str	r2, [r3, #4]
 8000c16:	609a      	str	r2, [r3, #8]
 8000c18:	60da      	str	r2, [r3, #12]
 8000c1a:	611a      	str	r2, [r3, #16]
 8000c1c:	615a      	str	r2, [r3, #20]
 8000c1e:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000c20:	4b38      	ldr	r3, [pc, #224]	@ (8000d04 <MX_ADC1_Init+0x108>)
 8000c22:	4a39      	ldr	r2, [pc, #228]	@ (8000d08 <MX_ADC1_Init+0x10c>)
 8000c24:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV16;
 8000c26:	4b37      	ldr	r3, [pc, #220]	@ (8000d04 <MX_ADC1_Init+0x108>)
 8000c28:	f44f 12e0 	mov.w	r2, #1835008	@ 0x1c0000
 8000c2c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8000c2e:	4b35      	ldr	r3, [pc, #212]	@ (8000d04 <MX_ADC1_Init+0x108>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000c34:	4b33      	ldr	r3, [pc, #204]	@ (8000d04 <MX_ADC1_Init+0x108>)
 8000c36:	2201      	movs	r2, #1
 8000c38:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000c3a:	4b32      	ldr	r3, [pc, #200]	@ (8000d04 <MX_ADC1_Init+0x108>)
 8000c3c:	2208      	movs	r2, #8
 8000c3e:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000c40:	4b30      	ldr	r3, [pc, #192]	@ (8000d04 <MX_ADC1_Init+0x108>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000c46:	4b2f      	ldr	r3, [pc, #188]	@ (8000d04 <MX_ADC1_Init+0x108>)
 8000c48:	2201      	movs	r2, #1
 8000c4a:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 2;
 8000c4c:	4b2d      	ldr	r3, [pc, #180]	@ (8000d04 <MX_ADC1_Init+0x108>)
 8000c4e:	2202      	movs	r2, #2
 8000c50:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000c52:	4b2c      	ldr	r3, [pc, #176]	@ (8000d04 <MX_ADC1_Init+0x108>)
 8000c54:	2200      	movs	r2, #0
 8000c56:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000c58:	4b2a      	ldr	r3, [pc, #168]	@ (8000d04 <MX_ADC1_Init+0x108>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000c5e:	4b29      	ldr	r3, [pc, #164]	@ (8000d04 <MX_ADC1_Init+0x108>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8000c64:	4b27      	ldr	r3, [pc, #156]	@ (8000d04 <MX_ADC1_Init+0x108>)
 8000c66:	2203      	movs	r2, #3
 8000c68:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000c6a:	4b26      	ldr	r3, [pc, #152]	@ (8000d04 <MX_ADC1_Init+0x108>)
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000c70:	4b24      	ldr	r3, [pc, #144]	@ (8000d04 <MX_ADC1_Init+0x108>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000c76:	4b23      	ldr	r3, [pc, #140]	@ (8000d04 <MX_ADC1_Init+0x108>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = 1;
 8000c7e:	4b21      	ldr	r3, [pc, #132]	@ (8000d04 <MX_ADC1_Init+0x108>)
 8000c80:	2201      	movs	r2, #1
 8000c82:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000c84:	481f      	ldr	r0, [pc, #124]	@ (8000d04 <MX_ADC1_Init+0x108>)
 8000c86:	f001 f947 	bl	8001f18 <HAL_ADC_Init>
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d001      	beq.n	8000c94 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000c90:	f000 fa26 	bl	80010e0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000c94:	2300      	movs	r3, #0
 8000c96:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000c98:	f107 031c 	add.w	r3, r7, #28
 8000c9c:	4619      	mov	r1, r3
 8000c9e:	4819      	ldr	r0, [pc, #100]	@ (8000d04 <MX_ADC1_Init+0x108>)
 8000ca0:	f002 f9e2 	bl	8003068 <HAL_ADCEx_MultiModeConfigChannel>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d001      	beq.n	8000cae <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000caa:	f000 fa19 	bl	80010e0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000cae:	4b17      	ldr	r3, [pc, #92]	@ (8000d0c <MX_ADC1_Init+0x110>)
 8000cb0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000cb2:	2306      	movs	r3, #6
 8000cb4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_64CYCLES_5;
 8000cb6:	2305      	movs	r3, #5
 8000cb8:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000cba:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000cbe:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000cc0:	2304      	movs	r3, #4
 8000cc2:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000cc8:	2300      	movs	r3, #0
 8000cca:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ccc:	463b      	mov	r3, r7
 8000cce:	4619      	mov	r1, r3
 8000cd0:	480c      	ldr	r0, [pc, #48]	@ (8000d04 <MX_ADC1_Init+0x108>)
 8000cd2:	f001 fb91 	bl	80023f8 <HAL_ADC_ConfigChannel>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d001      	beq.n	8000ce0 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8000cdc:	f000 fa00 	bl	80010e0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_16;
 8000ce0:	4b0b      	ldr	r3, [pc, #44]	@ (8000d10 <MX_ADC1_Init+0x114>)
 8000ce2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000ce4:	230c      	movs	r3, #12
 8000ce6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ce8:	463b      	mov	r3, r7
 8000cea:	4619      	mov	r1, r3
 8000cec:	4805      	ldr	r0, [pc, #20]	@ (8000d04 <MX_ADC1_Init+0x108>)
 8000cee:	f001 fb83 	bl	80023f8 <HAL_ADC_ConfigChannel>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d001      	beq.n	8000cfc <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 8000cf8:	f000 f9f2 	bl	80010e0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000cfc:	bf00      	nop
 8000cfe:	3728      	adds	r7, #40	@ 0x28
 8000d00:	46bd      	mov	sp, r7
 8000d02:	bd80      	pop	{r7, pc}
 8000d04:	240000d0 	.word	0x240000d0
 8000d08:	40022000 	.word	0x40022000
 8000d0c:	2a000400 	.word	0x2a000400
 8000d10:	43210000 	.word	0x43210000

08000d14 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b082      	sub	sp, #8
 8000d18:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d1a:	4b0d      	ldr	r3, [pc, #52]	@ (8000d50 <MX_DMA_Init+0x3c>)
 8000d1c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000d20:	4a0b      	ldr	r2, [pc, #44]	@ (8000d50 <MX_DMA_Init+0x3c>)
 8000d22:	f043 0301 	orr.w	r3, r3, #1
 8000d26:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000d2a:	4b09      	ldr	r3, [pc, #36]	@ (8000d50 <MX_DMA_Init+0x3c>)
 8000d2c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000d30:	f003 0301 	and.w	r3, r3, #1
 8000d34:	607b      	str	r3, [r7, #4]
 8000d36:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000d38:	2200      	movs	r2, #0
 8000d3a:	2100      	movs	r1, #0
 8000d3c:	200b      	movs	r0, #11
 8000d3e:	f002 fb4c 	bl	80033da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000d42:	200b      	movs	r0, #11
 8000d44:	f002 fb63 	bl	800340e <HAL_NVIC_EnableIRQ>

}
 8000d48:	bf00      	nop
 8000d4a:	3708      	adds	r7, #8
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	bd80      	pop	{r7, pc}
 8000d50:	58024400 	.word	0x58024400

08000d54 <MX_MDMA_Init>:
  *   hmdma_mdma_channel0_dma1_stream0_tc_0
  *   node_mdma_channel0_dma1_stream0_tc_1
  *   node_mdma_channel0_dma1_stream0_tc_2
  */
static void MX_MDMA_Init(void)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b096      	sub	sp, #88	@ 0x58
 8000d58:	af00      	add	r7, sp, #0

  /* MDMA controller clock enable */
  __HAL_RCC_MDMA_CLK_ENABLE();
 8000d5a:	4b78      	ldr	r3, [pc, #480]	@ (8000f3c <MX_MDMA_Init+0x1e8>)
 8000d5c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000d60:	4a76      	ldr	r2, [pc, #472]	@ (8000f3c <MX_MDMA_Init+0x1e8>)
 8000d62:	f043 0301 	orr.w	r3, r3, #1
 8000d66:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 8000d6a:	4b74      	ldr	r3, [pc, #464]	@ (8000f3c <MX_MDMA_Init+0x1e8>)
 8000d6c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000d70:	f003 0301 	and.w	r3, r3, #1
 8000d74:	607b      	str	r3, [r7, #4]
 8000d76:	687b      	ldr	r3, [r7, #4]
  /* Local variables */
  MDMA_LinkNodeConfTypeDef nodeConfig;

  /* Configure MDMA channel MDMA_Channel0 */
  /* Configure MDMA request hmdma_mdma_channel0_dma1_stream0_tc_0 on MDMA_Channel0 */
  hmdma_mdma_channel0_dma1_stream0_tc_0.Instance = MDMA_Channel0;
 8000d78:	4b71      	ldr	r3, [pc, #452]	@ (8000f40 <MX_MDMA_Init+0x1ec>)
 8000d7a:	4a72      	ldr	r2, [pc, #456]	@ (8000f44 <MX_MDMA_Init+0x1f0>)
 8000d7c:	601a      	str	r2, [r3, #0]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.Request = MDMA_REQUEST_DMA1_Stream0_TC;
 8000d7e:	4b70      	ldr	r3, [pc, #448]	@ (8000f40 <MX_MDMA_Init+0x1ec>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	605a      	str	r2, [r3, #4]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.TransferTriggerMode = MDMA_FULL_TRANSFER;
 8000d84:	4b6e      	ldr	r3, [pc, #440]	@ (8000f40 <MX_MDMA_Init+0x1ec>)
 8000d86:	f04f 5240 	mov.w	r2, #805306368	@ 0x30000000
 8000d8a:	609a      	str	r2, [r3, #8]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.Priority = MDMA_PRIORITY_LOW;
 8000d8c:	4b6c      	ldr	r3, [pc, #432]	@ (8000f40 <MX_MDMA_Init+0x1ec>)
 8000d8e:	2200      	movs	r2, #0
 8000d90:	60da      	str	r2, [r3, #12]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.Endianness = MDMA_LITTLE_ENDIANNESS_PRESERVE;
 8000d92:	4b6b      	ldr	r3, [pc, #428]	@ (8000f40 <MX_MDMA_Init+0x1ec>)
 8000d94:	2200      	movs	r2, #0
 8000d96:	611a      	str	r2, [r3, #16]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.SourceInc = MDMA_SRC_INC_HALFWORD;
 8000d98:	4b69      	ldr	r3, [pc, #420]	@ (8000f40 <MX_MDMA_Init+0x1ec>)
 8000d9a:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8000d9e:	615a      	str	r2, [r3, #20]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.DestinationInc = MDMA_DEST_INC_HALFWORD;
 8000da0:	4b67      	ldr	r3, [pc, #412]	@ (8000f40 <MX_MDMA_Init+0x1ec>)
 8000da2:	f44f 6281 	mov.w	r2, #1032	@ 0x408
 8000da6:	619a      	str	r2, [r3, #24]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.SourceDataSize = MDMA_SRC_DATASIZE_HALFWORD;
 8000da8:	4b65      	ldr	r3, [pc, #404]	@ (8000f40 <MX_MDMA_Init+0x1ec>)
 8000daa:	2210      	movs	r2, #16
 8000dac:	61da      	str	r2, [r3, #28]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.DestDataSize = MDMA_DEST_DATASIZE_HALFWORD;
 8000dae:	4b64      	ldr	r3, [pc, #400]	@ (8000f40 <MX_MDMA_Init+0x1ec>)
 8000db0:	2240      	movs	r2, #64	@ 0x40
 8000db2:	621a      	str	r2, [r3, #32]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.DataAlignment = MDMA_DATAALIGN_RIGHT;
 8000db4:	4b62      	ldr	r3, [pc, #392]	@ (8000f40 <MX_MDMA_Init+0x1ec>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	625a      	str	r2, [r3, #36]	@ 0x24
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.BufferTransferLength = 512;
 8000dba:	4b61      	ldr	r3, [pc, #388]	@ (8000f40 <MX_MDMA_Init+0x1ec>)
 8000dbc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000dc0:	629a      	str	r2, [r3, #40]	@ 0x28
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.SourceBurst = MDMA_SOURCE_BURST_SINGLE;
 8000dc2:	4b5f      	ldr	r3, [pc, #380]	@ (8000f40 <MX_MDMA_Init+0x1ec>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.DestBurst = MDMA_DEST_BURST_SINGLE;
 8000dc8:	4b5d      	ldr	r3, [pc, #372]	@ (8000f40 <MX_MDMA_Init+0x1ec>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	631a      	str	r2, [r3, #48]	@ 0x30
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.SourceBlockAddressOffset = 2;
 8000dce:	4b5c      	ldr	r3, [pc, #368]	@ (8000f40 <MX_MDMA_Init+0x1ec>)
 8000dd0:	2202      	movs	r2, #2
 8000dd2:	635a      	str	r2, [r3, #52]	@ 0x34
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.DestBlockAddressOffset = 0;
 8000dd4:	4b5a      	ldr	r3, [pc, #360]	@ (8000f40 <MX_MDMA_Init+0x1ec>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	639a      	str	r2, [r3, #56]	@ 0x38


  hmdma_mdma_channel0_dma1_stream0_tc_0.XferBlockCpltCallback =  HAL_MDMA_BlockCpltCallback;
 8000dda:	4b59      	ldr	r3, [pc, #356]	@ (8000f40 <MX_MDMA_Init+0x1ec>)
 8000ddc:	4a5a      	ldr	r2, [pc, #360]	@ (8000f48 <MX_MDMA_Init+0x1f4>)
 8000dde:	64da      	str	r2, [r3, #76]	@ 0x4c
  hmdma_mdma_channel0_dma1_stream0_tc_0.XferBufferCpltCallback =  HAL_MDMA_BufferCpltCallback;
 8000de0:	4b57      	ldr	r3, [pc, #348]	@ (8000f40 <MX_MDMA_Init+0x1ec>)
 8000de2:	4a5a      	ldr	r2, [pc, #360]	@ (8000f4c <MX_MDMA_Init+0x1f8>)
 8000de4:	649a      	str	r2, [r3, #72]	@ 0x48

  if (HAL_MDMA_Init(&hmdma_mdma_channel0_dma1_stream0_tc_0) != HAL_OK)
 8000de6:	4856      	ldr	r0, [pc, #344]	@ (8000f40 <MX_MDMA_Init+0x1ec>)
 8000de8:	f004 fe4f 	bl	8005a8a <HAL_MDMA_Init>
 8000dec:	4603      	mov	r3, r0
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d001      	beq.n	8000df6 <MX_MDMA_Init+0xa2>
  {
    Error_Handler();
 8000df2:	f000 f975 	bl	80010e0 <Error_Handler>
  }

  /* Configure post request address and data masks */
  if (HAL_MDMA_ConfigPostRequestMask(&hmdma_mdma_channel0_dma1_stream0_tc_0, 0, 0) != HAL_OK)
 8000df6:	2200      	movs	r2, #0
 8000df8:	2100      	movs	r1, #0
 8000dfa:	4851      	ldr	r0, [pc, #324]	@ (8000f40 <MX_MDMA_Init+0x1ec>)
 8000dfc:	f004 fe91 	bl	8005b22 <HAL_MDMA_ConfigPostRequestMask>
 8000e00:	4603      	mov	r3, r0
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d001      	beq.n	8000e0a <MX_MDMA_Init+0xb6>
  {
    Error_Handler();
 8000e06:	f000 f96b 	bl	80010e0 <Error_Handler>
  }

  /* Initialize MDMA link node according to specified parameters */
  nodeConfig.Init.Request = MDMA_REQUEST_DMA1_Stream0_TC;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	60bb      	str	r3, [r7, #8]
  nodeConfig.Init.TransferTriggerMode = MDMA_FULL_TRANSFER;
 8000e0e:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 8000e12:	60fb      	str	r3, [r7, #12]
  nodeConfig.Init.Priority = MDMA_PRIORITY_LOW;
 8000e14:	2300      	movs	r3, #0
 8000e16:	613b      	str	r3, [r7, #16]
  nodeConfig.Init.Endianness = MDMA_LITTLE_ENDIANNESS_PRESERVE;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	617b      	str	r3, [r7, #20]
  nodeConfig.Init.SourceInc = MDMA_SRC_INC_HALFWORD;
 8000e1c:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8000e20:	61bb      	str	r3, [r7, #24]
  nodeConfig.Init.DestinationInc = MDMA_DEST_INC_HALFWORD;
 8000e22:	f44f 6381 	mov.w	r3, #1032	@ 0x408
 8000e26:	61fb      	str	r3, [r7, #28]
  nodeConfig.Init.SourceDataSize = MDMA_SRC_DATASIZE_HALFWORD;
 8000e28:	2310      	movs	r3, #16
 8000e2a:	623b      	str	r3, [r7, #32]
  nodeConfig.Init.DestDataSize = MDMA_DEST_DATASIZE_HALFWORD;
 8000e2c:	2340      	movs	r3, #64	@ 0x40
 8000e2e:	627b      	str	r3, [r7, #36]	@ 0x24
  nodeConfig.Init.DataAlignment = MDMA_DATAALIGN_RIGHT;
 8000e30:	2300      	movs	r3, #0
 8000e32:	62bb      	str	r3, [r7, #40]	@ 0x28
  nodeConfig.Init.BufferTransferLength = 512;
 8000e34:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000e38:	62fb      	str	r3, [r7, #44]	@ 0x2c
  nodeConfig.Init.SourceBurst = MDMA_SOURCE_BURST_SINGLE;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	633b      	str	r3, [r7, #48]	@ 0x30
  nodeConfig.Init.DestBurst = MDMA_DEST_BURST_SINGLE;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	637b      	str	r3, [r7, #52]	@ 0x34
  nodeConfig.Init.SourceBlockAddressOffset = 2;
 8000e42:	2302      	movs	r3, #2
 8000e44:	63bb      	str	r3, [r7, #56]	@ 0x38
  nodeConfig.Init.DestBlockAddressOffset = 0;
 8000e46:	2300      	movs	r3, #0
 8000e48:	63fb      	str	r3, [r7, #60]	@ 0x3c
  nodeConfig.PostRequestMaskAddress = 0;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	653b      	str	r3, [r7, #80]	@ 0x50
  nodeConfig.PostRequestMaskData = 0;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	657b      	str	r3, [r7, #84]	@ 0x54
  nodeConfig.SrcAddress = (uint32_t)&adc_buf[0];
 8000e52:	4b3f      	ldr	r3, [pc, #252]	@ (8000f50 <MX_MDMA_Init+0x1fc>)
 8000e54:	643b      	str	r3, [r7, #64]	@ 0x40
  nodeConfig.DstAddress = (uint32_t)&ch6_buf;
 8000e56:	4b3f      	ldr	r3, [pc, #252]	@ (8000f54 <MX_MDMA_Init+0x200>)
 8000e58:	647b      	str	r3, [r7, #68]	@ 0x44
  nodeConfig.BlockDataLength = 2;
 8000e5a:	2302      	movs	r3, #2
 8000e5c:	64bb      	str	r3, [r7, #72]	@ 0x48
  nodeConfig.BlockCount = 512;
 8000e5e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000e62:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_MDMA_LinkedList_CreateNode(&node_mdma_channel0_dma1_stream0_tc_1, &nodeConfig) != HAL_OK)
 8000e64:	f107 0308 	add.w	r3, r7, #8
 8000e68:	4619      	mov	r1, r3
 8000e6a:	483b      	ldr	r0, [pc, #236]	@ (8000f58 <MX_MDMA_Init+0x204>)
 8000e6c:	f004 feab 	bl	8005bc6 <HAL_MDMA_LinkedList_CreateNode>
 8000e70:	4603      	mov	r3, r0
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d001      	beq.n	8000e7a <MX_MDMA_Init+0x126>
  {
    Error_Handler();
 8000e76:	f000 f933 	bl	80010e0 <Error_Handler>
  /* USER CODE BEGIN mdma_channel0_dma1_stream0_tc_1 */

  /* USER CODE END mdma_channel0_dma1_stream0_tc_1 */

  /* Connect a node to the linked list */
  if (HAL_MDMA_LinkedList_AddNode(&hmdma_mdma_channel0_dma1_stream0_tc_0, &node_mdma_channel0_dma1_stream0_tc_1, 0) != HAL_OK)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	4936      	ldr	r1, [pc, #216]	@ (8000f58 <MX_MDMA_Init+0x204>)
 8000e7e:	4830      	ldr	r0, [pc, #192]	@ (8000f40 <MX_MDMA_Init+0x1ec>)
 8000e80:	f004 ff7d 	bl	8005d7e <HAL_MDMA_LinkedList_AddNode>
 8000e84:	4603      	mov	r3, r0
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d001      	beq.n	8000e8e <MX_MDMA_Init+0x13a>
  {
    Error_Handler();
 8000e8a:	f000 f929 	bl	80010e0 <Error_Handler>
  }

  /* Initialize MDMA link node according to specified parameters */
  nodeConfig.Init.Request = MDMA_REQUEST_DMA1_Stream0_TC;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	60bb      	str	r3, [r7, #8]
  nodeConfig.Init.TransferTriggerMode = MDMA_FULL_TRANSFER;
 8000e92:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 8000e96:	60fb      	str	r3, [r7, #12]
  nodeConfig.Init.Priority = MDMA_PRIORITY_LOW;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	613b      	str	r3, [r7, #16]
  nodeConfig.Init.Endianness = MDMA_LITTLE_ENDIANNESS_PRESERVE;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	617b      	str	r3, [r7, #20]
  nodeConfig.Init.SourceInc = MDMA_SRC_INC_HALFWORD;
 8000ea0:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8000ea4:	61bb      	str	r3, [r7, #24]
  nodeConfig.Init.DestinationInc = MDMA_DEST_INC_HALFWORD;
 8000ea6:	f44f 6381 	mov.w	r3, #1032	@ 0x408
 8000eaa:	61fb      	str	r3, [r7, #28]
  nodeConfig.Init.SourceDataSize = MDMA_SRC_DATASIZE_HALFWORD;
 8000eac:	2310      	movs	r3, #16
 8000eae:	623b      	str	r3, [r7, #32]
  nodeConfig.Init.DestDataSize = MDMA_DEST_DATASIZE_HALFWORD;
 8000eb0:	2340      	movs	r3, #64	@ 0x40
 8000eb2:	627b      	str	r3, [r7, #36]	@ 0x24
  nodeConfig.Init.DataAlignment = MDMA_DATAALIGN_RIGHT;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	62bb      	str	r3, [r7, #40]	@ 0x28
  nodeConfig.Init.BufferTransferLength = 512;
 8000eb8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000ebc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  nodeConfig.Init.SourceBurst = MDMA_SOURCE_BURST_SINGLE;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	633b      	str	r3, [r7, #48]	@ 0x30
  nodeConfig.Init.DestBurst = MDMA_DEST_BURST_SINGLE;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	637b      	str	r3, [r7, #52]	@ 0x34
  nodeConfig.Init.SourceBlockAddressOffset = 2;
 8000ec6:	2302      	movs	r3, #2
 8000ec8:	63bb      	str	r3, [r7, #56]	@ 0x38
  nodeConfig.Init.DestBlockAddressOffset = 0;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  nodeConfig.PostRequestMaskAddress = 0;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	653b      	str	r3, [r7, #80]	@ 0x50
  nodeConfig.PostRequestMaskData = 0;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	657b      	str	r3, [r7, #84]	@ 0x54
  nodeConfig.SrcAddress = (uint32_t)&adc_buf[1];
 8000ed6:	4b21      	ldr	r3, [pc, #132]	@ (8000f5c <MX_MDMA_Init+0x208>)
 8000ed8:	643b      	str	r3, [r7, #64]	@ 0x40
  nodeConfig.DstAddress = (uint32_t)&ch5_buf;
 8000eda:	4b21      	ldr	r3, [pc, #132]	@ (8000f60 <MX_MDMA_Init+0x20c>)
 8000edc:	647b      	str	r3, [r7, #68]	@ 0x44
  nodeConfig.BlockDataLength = 2;
 8000ede:	2302      	movs	r3, #2
 8000ee0:	64bb      	str	r3, [r7, #72]	@ 0x48
  nodeConfig.BlockCount = 512;
 8000ee2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000ee6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_MDMA_LinkedList_CreateNode(&node_mdma_channel0_dma1_stream0_tc_2, &nodeConfig) != HAL_OK)
 8000ee8:	f107 0308 	add.w	r3, r7, #8
 8000eec:	4619      	mov	r1, r3
 8000eee:	481d      	ldr	r0, [pc, #116]	@ (8000f64 <MX_MDMA_Init+0x210>)
 8000ef0:	f004 fe69 	bl	8005bc6 <HAL_MDMA_LinkedList_CreateNode>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d001      	beq.n	8000efe <MX_MDMA_Init+0x1aa>
  {
    Error_Handler();
 8000efa:	f000 f8f1 	bl	80010e0 <Error_Handler>
  /* USER CODE BEGIN mdma_channel0_dma1_stream0_tc_2 */

  /* USER CODE END mdma_channel0_dma1_stream0_tc_2 */

  /* Connect a node to the linked list */
  if (HAL_MDMA_LinkedList_AddNode(&hmdma_mdma_channel0_dma1_stream0_tc_0, &node_mdma_channel0_dma1_stream0_tc_2, 0) != HAL_OK)
 8000efe:	2200      	movs	r2, #0
 8000f00:	4918      	ldr	r1, [pc, #96]	@ (8000f64 <MX_MDMA_Init+0x210>)
 8000f02:	480f      	ldr	r0, [pc, #60]	@ (8000f40 <MX_MDMA_Init+0x1ec>)
 8000f04:	f004 ff3b 	bl	8005d7e <HAL_MDMA_LinkedList_AddNode>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d001      	beq.n	8000f12 <MX_MDMA_Init+0x1be>
  {
    Error_Handler();
 8000f0e:	f000 f8e7 	bl	80010e0 <Error_Handler>
  }

  /* Make the linked list circular by connecting the last node to the first */
  if (HAL_MDMA_LinkedList_EnableCircularMode(&hmdma_mdma_channel0_dma1_stream0_tc_0) != HAL_OK)
 8000f12:	480b      	ldr	r0, [pc, #44]	@ (8000f40 <MX_MDMA_Init+0x1ec>)
 8000f14:	f004 fff7 	bl	8005f06 <HAL_MDMA_LinkedList_EnableCircularMode>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d001      	beq.n	8000f22 <MX_MDMA_Init+0x1ce>
  {
    Error_Handler();
 8000f1e:	f000 f8df 	bl	80010e0 <Error_Handler>
  }

  /* MDMA interrupt initialization */
  /* MDMA_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MDMA_IRQn, 0, 0);
 8000f22:	2200      	movs	r2, #0
 8000f24:	2100      	movs	r1, #0
 8000f26:	207a      	movs	r0, #122	@ 0x7a
 8000f28:	f002 fa57 	bl	80033da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(MDMA_IRQn);
 8000f2c:	207a      	movs	r0, #122	@ 0x7a
 8000f2e:	f002 fa6e 	bl	800340e <HAL_NVIC_EnableIRQ>

}
 8000f32:	bf00      	nop
 8000f34:	3758      	adds	r7, #88	@ 0x58
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	bf00      	nop
 8000f3c:	58024400 	.word	0x58024400
 8000f40:	240001ac 	.word	0x240001ac
 8000f44:	52000040 	.word	0x52000040
 8000f48:	08000975 	.word	0x08000975
 8000f4c:	08000945 	.word	0x08000945
 8000f50:	24000aa0 	.word	0x24000aa0
 8000f54:	24000680 	.word	0x24000680
 8000f58:	24000218 	.word	0x24000218
 8000f5c:	24000aa2 	.word	0x24000aa2
 8000f60:	24000280 	.word	0x24000280
 8000f64:	24000240 	.word	0x24000240

08000f68 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b08a      	sub	sp, #40	@ 0x28
 8000f6c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f6e:	f107 0314 	add.w	r3, r7, #20
 8000f72:	2200      	movs	r2, #0
 8000f74:	601a      	str	r2, [r3, #0]
 8000f76:	605a      	str	r2, [r3, #4]
 8000f78:	609a      	str	r2, [r3, #8]
 8000f7a:	60da      	str	r2, [r3, #12]
 8000f7c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f7e:	4b49      	ldr	r3, [pc, #292]	@ (80010a4 <MX_GPIO_Init+0x13c>)
 8000f80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f84:	4a47      	ldr	r2, [pc, #284]	@ (80010a4 <MX_GPIO_Init+0x13c>)
 8000f86:	f043 0304 	orr.w	r3, r3, #4
 8000f8a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f8e:	4b45      	ldr	r3, [pc, #276]	@ (80010a4 <MX_GPIO_Init+0x13c>)
 8000f90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f94:	f003 0304 	and.w	r3, r3, #4
 8000f98:	613b      	str	r3, [r7, #16]
 8000f9a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f9c:	4b41      	ldr	r3, [pc, #260]	@ (80010a4 <MX_GPIO_Init+0x13c>)
 8000f9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fa2:	4a40      	ldr	r2, [pc, #256]	@ (80010a4 <MX_GPIO_Init+0x13c>)
 8000fa4:	f043 0301 	orr.w	r3, r3, #1
 8000fa8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000fac:	4b3d      	ldr	r3, [pc, #244]	@ (80010a4 <MX_GPIO_Init+0x13c>)
 8000fae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fb2:	f003 0301 	and.w	r3, r3, #1
 8000fb6:	60fb      	str	r3, [r7, #12]
 8000fb8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fba:	4b3a      	ldr	r3, [pc, #232]	@ (80010a4 <MX_GPIO_Init+0x13c>)
 8000fbc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fc0:	4a38      	ldr	r2, [pc, #224]	@ (80010a4 <MX_GPIO_Init+0x13c>)
 8000fc2:	f043 0302 	orr.w	r3, r3, #2
 8000fc6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000fca:	4b36      	ldr	r3, [pc, #216]	@ (80010a4 <MX_GPIO_Init+0x13c>)
 8000fcc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fd0:	f003 0302 	and.w	r3, r3, #2
 8000fd4:	60bb      	str	r3, [r7, #8]
 8000fd6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000fd8:	4b32      	ldr	r3, [pc, #200]	@ (80010a4 <MX_GPIO_Init+0x13c>)
 8000fda:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fde:	4a31      	ldr	r2, [pc, #196]	@ (80010a4 <MX_GPIO_Init+0x13c>)
 8000fe0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000fe4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000fe8:	4b2e      	ldr	r3, [pc, #184]	@ (80010a4 <MX_GPIO_Init+0x13c>)
 8000fea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000ff2:	607b      	str	r3, [r7, #4]
 8000ff4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : PC1 PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8000ff6:	2332      	movs	r3, #50	@ 0x32
 8000ff8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ffa:	2302      	movs	r3, #2
 8000ffc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ffe:	2300      	movs	r3, #0
 8001000:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001002:	2300      	movs	r3, #0
 8001004:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001006:	230b      	movs	r3, #11
 8001008:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800100a:	f107 0314 	add.w	r3, r7, #20
 800100e:	4619      	mov	r1, r3
 8001010:	4825      	ldr	r0, [pc, #148]	@ (80010a8 <MX_GPIO_Init+0x140>)
 8001012:	f004 fb71 	bl	80056f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8001016:	2386      	movs	r3, #134	@ 0x86
 8001018:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800101a:	2302      	movs	r3, #2
 800101c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800101e:	2300      	movs	r3, #0
 8001020:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001022:	2300      	movs	r3, #0
 8001024:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001026:	230b      	movs	r3, #11
 8001028:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800102a:	f107 0314 	add.w	r3, r7, #20
 800102e:	4619      	mov	r1, r3
 8001030:	481e      	ldr	r0, [pc, #120]	@ (80010ac <MX_GPIO_Init+0x144>)
 8001032:	f004 fb61 	bl	80056f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001036:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800103a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800103c:	2302      	movs	r3, #2
 800103e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001040:	2300      	movs	r3, #0
 8001042:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001044:	2300      	movs	r3, #0
 8001046:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001048:	230b      	movs	r3, #11
 800104a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800104c:	f107 0314 	add.w	r3, r7, #20
 8001050:	4619      	mov	r1, r3
 8001052:	4817      	ldr	r0, [pc, #92]	@ (80010b0 <MX_GPIO_Init+0x148>)
 8001054:	f004 fb50 	bl	80056f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8001058:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 800105c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800105e:	2302      	movs	r3, #2
 8001060:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001062:	2300      	movs	r3, #0
 8001064:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001066:	2300      	movs	r3, #0
 8001068:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 800106a:	230a      	movs	r3, #10
 800106c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800106e:	f107 0314 	add.w	r3, r7, #20
 8001072:	4619      	mov	r1, r3
 8001074:	480d      	ldr	r0, [pc, #52]	@ (80010ac <MX_GPIO_Init+0x144>)
 8001076:	f004 fb3f 	bl	80056f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG11 PG13 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 800107a:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800107e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001080:	2302      	movs	r3, #2
 8001082:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001084:	2300      	movs	r3, #0
 8001086:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001088:	2300      	movs	r3, #0
 800108a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800108c:	230b      	movs	r3, #11
 800108e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001090:	f107 0314 	add.w	r3, r7, #20
 8001094:	4619      	mov	r1, r3
 8001096:	4807      	ldr	r0, [pc, #28]	@ (80010b4 <MX_GPIO_Init+0x14c>)
 8001098:	f004 fb2e 	bl	80056f8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800109c:	bf00      	nop
 800109e:	3728      	adds	r7, #40	@ 0x28
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	58024400 	.word	0x58024400
 80010a8:	58020800 	.word	0x58020800
 80010ac:	58020000 	.word	0x58020000
 80010b0:	58020400 	.word	0x58020400
 80010b4:	58021800 	.word	0x58021800

080010b8 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pressed button
  * @retval None
  */
void BSP_PB_Callback(Button_TypeDef Button)
{
 80010b8:	b480      	push	{r7}
 80010ba:	b083      	sub	sp, #12
 80010bc:	af00      	add	r7, sp, #0
 80010be:	4603      	mov	r3, r0
 80010c0:	71fb      	strb	r3, [r7, #7]
  if (Button == BUTTON_USER)
 80010c2:	79fb      	ldrb	r3, [r7, #7]
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d102      	bne.n	80010ce <BSP_PB_Callback+0x16>
  {
    BspButtonState = BUTTON_PRESSED;
 80010c8:	4b04      	ldr	r3, [pc, #16]	@ (80010dc <BSP_PB_Callback+0x24>)
 80010ca:	2201      	movs	r2, #1
 80010cc:	601a      	str	r2, [r3, #0]
  }
}
 80010ce:	bf00      	nop
 80010d0:	370c      	adds	r7, #12
 80010d2:	46bd      	mov	sp, r7
 80010d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d8:	4770      	bx	lr
 80010da:	bf00      	nop
 80010dc:	240000cc 	.word	0x240000cc

080010e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010e0:	b480      	push	{r7}
 80010e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010e4:	b672      	cpsid	i
}
 80010e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010e8:	bf00      	nop
 80010ea:	e7fd      	b.n	80010e8 <Error_Handler+0x8>

080010ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010ec:	b480      	push	{r7}
 80010ee:	b083      	sub	sp, #12
 80010f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010f2:	4b0a      	ldr	r3, [pc, #40]	@ (800111c <HAL_MspInit+0x30>)
 80010f4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80010f8:	4a08      	ldr	r2, [pc, #32]	@ (800111c <HAL_MspInit+0x30>)
 80010fa:	f043 0302 	orr.w	r3, r3, #2
 80010fe:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001102:	4b06      	ldr	r3, [pc, #24]	@ (800111c <HAL_MspInit+0x30>)
 8001104:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001108:	f003 0302 	and.w	r3, r3, #2
 800110c:	607b      	str	r3, [r7, #4]
 800110e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001110:	bf00      	nop
 8001112:	370c      	adds	r7, #12
 8001114:	46bd      	mov	sp, r7
 8001116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111a:	4770      	bx	lr
 800111c:	58024400 	.word	0x58024400

08001120 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b0bc      	sub	sp, #240	@ 0xf0
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001128:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800112c:	2200      	movs	r2, #0
 800112e:	601a      	str	r2, [r3, #0]
 8001130:	605a      	str	r2, [r3, #4]
 8001132:	609a      	str	r2, [r3, #8]
 8001134:	60da      	str	r2, [r3, #12]
 8001136:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001138:	f107 0318 	add.w	r3, r7, #24
 800113c:	22c0      	movs	r2, #192	@ 0xc0
 800113e:	2100      	movs	r1, #0
 8001140:	4618      	mov	r0, r3
 8001142:	f00a f8f6 	bl	800b332 <memset>
  if(hadc->Instance==ADC1)
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	4a53      	ldr	r2, [pc, #332]	@ (8001298 <HAL_ADC_MspInit+0x178>)
 800114c:	4293      	cmp	r3, r2
 800114e:	f040 809e 	bne.w	800128e <HAL_ADC_MspInit+0x16e>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001152:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001156:	f04f 0300 	mov.w	r3, #0
 800115a:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2M = 4;
 800115e:	2304      	movs	r3, #4
 8001160:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2N = 10;
 8001162:	230a      	movs	r3, #10
 8001164:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8001166:	2302      	movs	r3, #2
 8001168:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 800116a:	2302      	movs	r3, #2
 800116c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 800116e:	2302      	movs	r3, #2
 8001170:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8001172:	23c0      	movs	r3, #192	@ 0xc0
 8001174:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8001176:	2320      	movs	r3, #32
 8001178:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 800117a:	2300      	movs	r3, #0
 800117c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 800117e:	2300      	movs	r3, #0
 8001180:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001184:	f107 0318 	add.w	r3, r7, #24
 8001188:	4618      	mov	r0, r3
 800118a:	f006 fa1d 	bl	80075c8 <HAL_RCCEx_PeriphCLKConfig>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d001      	beq.n	8001198 <HAL_ADC_MspInit+0x78>
    {
      Error_Handler();
 8001194:	f7ff ffa4 	bl	80010e0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001198:	4b40      	ldr	r3, [pc, #256]	@ (800129c <HAL_ADC_MspInit+0x17c>)
 800119a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800119e:	4a3f      	ldr	r2, [pc, #252]	@ (800129c <HAL_ADC_MspInit+0x17c>)
 80011a0:	f043 0320 	orr.w	r3, r3, #32
 80011a4:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80011a8:	4b3c      	ldr	r3, [pc, #240]	@ (800129c <HAL_ADC_MspInit+0x17c>)
 80011aa:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80011ae:	f003 0320 	and.w	r3, r3, #32
 80011b2:	617b      	str	r3, [r7, #20]
 80011b4:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80011b6:	4b39      	ldr	r3, [pc, #228]	@ (800129c <HAL_ADC_MspInit+0x17c>)
 80011b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011bc:	4a37      	ldr	r2, [pc, #220]	@ (800129c <HAL_ADC_MspInit+0x17c>)
 80011be:	f043 0304 	orr.w	r3, r3, #4
 80011c2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80011c6:	4b35      	ldr	r3, [pc, #212]	@ (800129c <HAL_ADC_MspInit+0x17c>)
 80011c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011cc:	f003 0304 	and.w	r3, r3, #4
 80011d0:	613b      	str	r3, [r7, #16]
 80011d2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011d4:	4b31      	ldr	r3, [pc, #196]	@ (800129c <HAL_ADC_MspInit+0x17c>)
 80011d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011da:	4a30      	ldr	r2, [pc, #192]	@ (800129c <HAL_ADC_MspInit+0x17c>)
 80011dc:	f043 0301 	orr.w	r3, r3, #1
 80011e0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80011e4:	4b2d      	ldr	r3, [pc, #180]	@ (800129c <HAL_ADC_MspInit+0x17c>)
 80011e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011ea:	f003 0301 	and.w	r3, r3, #1
 80011ee:	60fb      	str	r3, [r7, #12]
 80011f0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_INP10
    PA0     ------> ADC1_INP16
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80011f2:	2301      	movs	r3, #1
 80011f4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011f8:	2303      	movs	r3, #3
 80011fa:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fe:	2300      	movs	r3, #0
 8001200:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001204:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001208:	4619      	mov	r1, r3
 800120a:	4825      	ldr	r0, [pc, #148]	@ (80012a0 <HAL_ADC_MspInit+0x180>)
 800120c:	f004 fa74 	bl	80056f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001210:	2301      	movs	r3, #1
 8001212:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001216:	2303      	movs	r3, #3
 8001218:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800121c:	2300      	movs	r3, #0
 800121e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001222:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001226:	4619      	mov	r1, r3
 8001228:	481e      	ldr	r0, [pc, #120]	@ (80012a4 <HAL_ADC_MspInit+0x184>)
 800122a:	f004 fa65 	bl	80056f8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream0;
 800122e:	4b1e      	ldr	r3, [pc, #120]	@ (80012a8 <HAL_ADC_MspInit+0x188>)
 8001230:	4a1e      	ldr	r2, [pc, #120]	@ (80012ac <HAL_ADC_MspInit+0x18c>)
 8001232:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001234:	4b1c      	ldr	r3, [pc, #112]	@ (80012a8 <HAL_ADC_MspInit+0x188>)
 8001236:	2209      	movs	r2, #9
 8001238:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800123a:	4b1b      	ldr	r3, [pc, #108]	@ (80012a8 <HAL_ADC_MspInit+0x188>)
 800123c:	2200      	movs	r2, #0
 800123e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001240:	4b19      	ldr	r3, [pc, #100]	@ (80012a8 <HAL_ADC_MspInit+0x188>)
 8001242:	2200      	movs	r2, #0
 8001244:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001246:	4b18      	ldr	r3, [pc, #96]	@ (80012a8 <HAL_ADC_MspInit+0x188>)
 8001248:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800124c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800124e:	4b16      	ldr	r3, [pc, #88]	@ (80012a8 <HAL_ADC_MspInit+0x188>)
 8001250:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001254:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001256:	4b14      	ldr	r3, [pc, #80]	@ (80012a8 <HAL_ADC_MspInit+0x188>)
 8001258:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800125c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800125e:	4b12      	ldr	r3, [pc, #72]	@ (80012a8 <HAL_ADC_MspInit+0x188>)
 8001260:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001264:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001266:	4b10      	ldr	r3, [pc, #64]	@ (80012a8 <HAL_ADC_MspInit+0x188>)
 8001268:	2200      	movs	r2, #0
 800126a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800126c:	4b0e      	ldr	r3, [pc, #56]	@ (80012a8 <HAL_ADC_MspInit+0x188>)
 800126e:	2200      	movs	r2, #0
 8001270:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001272:	480d      	ldr	r0, [pc, #52]	@ (80012a8 <HAL_ADC_MspInit+0x188>)
 8001274:	f002 f8f8 	bl	8003468 <HAL_DMA_Init>
 8001278:	4603      	mov	r3, r0
 800127a:	2b00      	cmp	r3, #0
 800127c:	d001      	beq.n	8001282 <HAL_ADC_MspInit+0x162>
    {
      Error_Handler();
 800127e:	f7ff ff2f 	bl	80010e0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	4a08      	ldr	r2, [pc, #32]	@ (80012a8 <HAL_ADC_MspInit+0x188>)
 8001286:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001288:	4a07      	ldr	r2, [pc, #28]	@ (80012a8 <HAL_ADC_MspInit+0x188>)
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800128e:	bf00      	nop
 8001290:	37f0      	adds	r7, #240	@ 0xf0
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	40022000 	.word	0x40022000
 800129c:	58024400 	.word	0x58024400
 80012a0:	58020800 	.word	0x58020800
 80012a4:	58020000 	.word	0x58020000
 80012a8:	24000134 	.word	0x24000134
 80012ac:	40020010 	.word	0x40020010

080012b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012b0:	b480      	push	{r7}
 80012b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80012b4:	bf00      	nop
 80012b6:	e7fd      	b.n	80012b4 <NMI_Handler+0x4>

080012b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012b8:	b480      	push	{r7}
 80012ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012bc:	bf00      	nop
 80012be:	e7fd      	b.n	80012bc <HardFault_Handler+0x4>

080012c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012c0:	b480      	push	{r7}
 80012c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012c4:	bf00      	nop
 80012c6:	e7fd      	b.n	80012c4 <MemManage_Handler+0x4>

080012c8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012c8:	b480      	push	{r7}
 80012ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012cc:	bf00      	nop
 80012ce:	e7fd      	b.n	80012cc <BusFault_Handler+0x4>

080012d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012d0:	b480      	push	{r7}
 80012d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012d4:	bf00      	nop
 80012d6:	e7fd      	b.n	80012d4 <UsageFault_Handler+0x4>

080012d8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012d8:	b480      	push	{r7}
 80012da:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012dc:	bf00      	nop
 80012de:	46bd      	mov	sp, r7
 80012e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e4:	4770      	bx	lr

080012e6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012e6:	b480      	push	{r7}
 80012e8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012ea:	bf00      	nop
 80012ec:	46bd      	mov	sp, r7
 80012ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f2:	4770      	bx	lr

080012f4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012f4:	b480      	push	{r7}
 80012f6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012f8:	bf00      	nop
 80012fa:	46bd      	mov	sp, r7
 80012fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001300:	4770      	bx	lr

08001302 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001302:	b580      	push	{r7, lr}
 8001304:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001306:	f000 fb85 	bl	8001a14 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800130a:	bf00      	nop
 800130c:	bd80      	pop	{r7, pc}
	...

08001310 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001314:	4802      	ldr	r0, [pc, #8]	@ (8001320 <DMA1_Stream0_IRQHandler+0x10>)
 8001316:	f002 fe6d 	bl	8003ff4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800131a:	bf00      	nop
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	24000134 	.word	0x24000134

08001324 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8001328:	2000      	movs	r0, #0
 800132a:	f000 fa11 	bl	8001750 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800132e:	bf00      	nop
 8001330:	bd80      	pop	{r7, pc}
	...

08001334 <MDMA_IRQHandler>:

/**
  * @brief This function handles MDMA global interrupt.
  */
void MDMA_IRQHandler(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MDMA_IRQn 0 */

  /* USER CODE END MDMA_IRQn 0 */
  HAL_MDMA_IRQHandler(&hmdma_mdma_channel0_dma1_stream0_tc_0);
 8001338:	4802      	ldr	r0, [pc, #8]	@ (8001344 <MDMA_IRQHandler+0x10>)
 800133a:	f004 fea9 	bl	8006090 <HAL_MDMA_IRQHandler>
  /* USER CODE BEGIN MDMA_IRQn 1 */

  /* USER CODE END MDMA_IRQn 1 */
}
 800133e:	bf00      	nop
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	240001ac 	.word	0x240001ac

08001348 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001348:	b480      	push	{r7}
 800134a:	af00      	add	r7, sp, #0
  return 1;
 800134c:	2301      	movs	r3, #1
}
 800134e:	4618      	mov	r0, r3
 8001350:	46bd      	mov	sp, r7
 8001352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001356:	4770      	bx	lr

08001358 <_kill>:

int _kill(int pid, int sig)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b082      	sub	sp, #8
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
 8001360:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001362:	f00a f835 	bl	800b3d0 <__errno>
 8001366:	4603      	mov	r3, r0
 8001368:	2216      	movs	r2, #22
 800136a:	601a      	str	r2, [r3, #0]
  return -1;
 800136c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001370:	4618      	mov	r0, r3
 8001372:	3708      	adds	r7, #8
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}

08001378 <_exit>:

void _exit (int status)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b082      	sub	sp, #8
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001380:	f04f 31ff 	mov.w	r1, #4294967295
 8001384:	6878      	ldr	r0, [r7, #4]
 8001386:	f7ff ffe7 	bl	8001358 <_kill>
  while (1) {}    /* Make sure we hang here */
 800138a:	bf00      	nop
 800138c:	e7fd      	b.n	800138a <_exit+0x12>

0800138e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800138e:	b580      	push	{r7, lr}
 8001390:	b086      	sub	sp, #24
 8001392:	af00      	add	r7, sp, #0
 8001394:	60f8      	str	r0, [r7, #12]
 8001396:	60b9      	str	r1, [r7, #8]
 8001398:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800139a:	2300      	movs	r3, #0
 800139c:	617b      	str	r3, [r7, #20]
 800139e:	e00a      	b.n	80013b6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80013a0:	f3af 8000 	nop.w
 80013a4:	4601      	mov	r1, r0
 80013a6:	68bb      	ldr	r3, [r7, #8]
 80013a8:	1c5a      	adds	r2, r3, #1
 80013aa:	60ba      	str	r2, [r7, #8]
 80013ac:	b2ca      	uxtb	r2, r1
 80013ae:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013b0:	697b      	ldr	r3, [r7, #20]
 80013b2:	3301      	adds	r3, #1
 80013b4:	617b      	str	r3, [r7, #20]
 80013b6:	697a      	ldr	r2, [r7, #20]
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	429a      	cmp	r2, r3
 80013bc:	dbf0      	blt.n	80013a0 <_read+0x12>
  }

  return len;
 80013be:	687b      	ldr	r3, [r7, #4]
}
 80013c0:	4618      	mov	r0, r3
 80013c2:	3718      	adds	r7, #24
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd80      	pop	{r7, pc}

080013c8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b086      	sub	sp, #24
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	60f8      	str	r0, [r7, #12]
 80013d0:	60b9      	str	r1, [r7, #8]
 80013d2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013d4:	2300      	movs	r3, #0
 80013d6:	617b      	str	r3, [r7, #20]
 80013d8:	e009      	b.n	80013ee <_write+0x26>
  {
    __io_putchar(*ptr++);
 80013da:	68bb      	ldr	r3, [r7, #8]
 80013dc:	1c5a      	adds	r2, r3, #1
 80013de:	60ba      	str	r2, [r7, #8]
 80013e0:	781b      	ldrb	r3, [r3, #0]
 80013e2:	4618      	mov	r0, r3
 80013e4:	f000 fa28 	bl	8001838 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013e8:	697b      	ldr	r3, [r7, #20]
 80013ea:	3301      	adds	r3, #1
 80013ec:	617b      	str	r3, [r7, #20]
 80013ee:	697a      	ldr	r2, [r7, #20]
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	429a      	cmp	r2, r3
 80013f4:	dbf1      	blt.n	80013da <_write+0x12>
  }
  return len;
 80013f6:	687b      	ldr	r3, [r7, #4]
}
 80013f8:	4618      	mov	r0, r3
 80013fa:	3718      	adds	r7, #24
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bd80      	pop	{r7, pc}

08001400 <_close>:

int _close(int file)
{
 8001400:	b480      	push	{r7}
 8001402:	b083      	sub	sp, #12
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001408:	f04f 33ff 	mov.w	r3, #4294967295
}
 800140c:	4618      	mov	r0, r3
 800140e:	370c      	adds	r7, #12
 8001410:	46bd      	mov	sp, r7
 8001412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001416:	4770      	bx	lr

08001418 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001418:	b480      	push	{r7}
 800141a:	b083      	sub	sp, #12
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
 8001420:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001428:	605a      	str	r2, [r3, #4]
  return 0;
 800142a:	2300      	movs	r3, #0
}
 800142c:	4618      	mov	r0, r3
 800142e:	370c      	adds	r7, #12
 8001430:	46bd      	mov	sp, r7
 8001432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001436:	4770      	bx	lr

08001438 <_isatty>:

int _isatty(int file)
{
 8001438:	b480      	push	{r7}
 800143a:	b083      	sub	sp, #12
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001440:	2301      	movs	r3, #1
}
 8001442:	4618      	mov	r0, r3
 8001444:	370c      	adds	r7, #12
 8001446:	46bd      	mov	sp, r7
 8001448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144c:	4770      	bx	lr

0800144e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800144e:	b480      	push	{r7}
 8001450:	b085      	sub	sp, #20
 8001452:	af00      	add	r7, sp, #0
 8001454:	60f8      	str	r0, [r7, #12]
 8001456:	60b9      	str	r1, [r7, #8]
 8001458:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800145a:	2300      	movs	r3, #0
}
 800145c:	4618      	mov	r0, r3
 800145e:	3714      	adds	r7, #20
 8001460:	46bd      	mov	sp, r7
 8001462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001466:	4770      	bx	lr

08001468 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b086      	sub	sp, #24
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001470:	4a14      	ldr	r2, [pc, #80]	@ (80014c4 <_sbrk+0x5c>)
 8001472:	4b15      	ldr	r3, [pc, #84]	@ (80014c8 <_sbrk+0x60>)
 8001474:	1ad3      	subs	r3, r2, r3
 8001476:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001478:	697b      	ldr	r3, [r7, #20]
 800147a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800147c:	4b13      	ldr	r3, [pc, #76]	@ (80014cc <_sbrk+0x64>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	2b00      	cmp	r3, #0
 8001482:	d102      	bne.n	800148a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001484:	4b11      	ldr	r3, [pc, #68]	@ (80014cc <_sbrk+0x64>)
 8001486:	4a12      	ldr	r2, [pc, #72]	@ (80014d0 <_sbrk+0x68>)
 8001488:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800148a:	4b10      	ldr	r3, [pc, #64]	@ (80014cc <_sbrk+0x64>)
 800148c:	681a      	ldr	r2, [r3, #0]
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	4413      	add	r3, r2
 8001492:	693a      	ldr	r2, [r7, #16]
 8001494:	429a      	cmp	r2, r3
 8001496:	d207      	bcs.n	80014a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001498:	f009 ff9a 	bl	800b3d0 <__errno>
 800149c:	4603      	mov	r3, r0
 800149e:	220c      	movs	r2, #12
 80014a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80014a2:	f04f 33ff 	mov.w	r3, #4294967295
 80014a6:	e009      	b.n	80014bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80014a8:	4b08      	ldr	r3, [pc, #32]	@ (80014cc <_sbrk+0x64>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80014ae:	4b07      	ldr	r3, [pc, #28]	@ (80014cc <_sbrk+0x64>)
 80014b0:	681a      	ldr	r2, [r3, #0]
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	4413      	add	r3, r2
 80014b6:	4a05      	ldr	r2, [pc, #20]	@ (80014cc <_sbrk+0x64>)
 80014b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80014ba:	68fb      	ldr	r3, [r7, #12]
}
 80014bc:	4618      	mov	r0, r3
 80014be:	3718      	adds	r7, #24
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bd80      	pop	{r7, pc}
 80014c4:	24080000 	.word	0x24080000
 80014c8:	00000400 	.word	0x00000400
 80014cc:	240012bc 	.word	0x240012bc
 80014d0:	240014b0 	.word	0x240014b0

080014d4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80014d4:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001510 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80014d8:	f7ff f996 	bl	8000808 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80014dc:	f7ff f8e6 	bl	80006ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80014e0:	480c      	ldr	r0, [pc, #48]	@ (8001514 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80014e2:	490d      	ldr	r1, [pc, #52]	@ (8001518 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80014e4:	4a0d      	ldr	r2, [pc, #52]	@ (800151c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80014e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014e8:	e002      	b.n	80014f0 <LoopCopyDataInit>

080014ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014ee:	3304      	adds	r3, #4

080014f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014f4:	d3f9      	bcc.n	80014ea <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014f6:	4a0a      	ldr	r2, [pc, #40]	@ (8001520 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80014f8:	4c0a      	ldr	r4, [pc, #40]	@ (8001524 <LoopFillZerobss+0x22>)
  movs r3, #0
 80014fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014fc:	e001      	b.n	8001502 <LoopFillZerobss>

080014fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001500:	3204      	adds	r2, #4

08001502 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001502:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001504:	d3fb      	bcc.n	80014fe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001506:	f009 ff69 	bl	800b3dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800150a:	f7ff fa4b 	bl	80009a4 <main>
  bx  lr
 800150e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001510:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001514:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001518:	24000088 	.word	0x24000088
  ldr r2, =_sidata
 800151c:	0800c124 	.word	0x0800c124
  ldr r2, =_sbss
 8001520:	240000a0 	.word	0x240000a0
  ldr r4, =_ebss
 8001524:	240014b0 	.word	0x240014b0

08001528 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001528:	e7fe      	b.n	8001528 <ADC3_IRQHandler>
	...

0800152c <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b08c      	sub	sp, #48	@ 0x30
 8001530:	af00      	add	r7, sp, #0
 8001532:	4603      	mov	r3, r0
 8001534:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001536:	2300      	movs	r3, #0
 8001538:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 800153a:	79fb      	ldrb	r3, [r7, #7]
 800153c:	2b00      	cmp	r3, #0
 800153e:	d009      	beq.n	8001554 <BSP_LED_Init+0x28>
 8001540:	79fb      	ldrb	r3, [r7, #7]
 8001542:	2b01      	cmp	r3, #1
 8001544:	d006      	beq.n	8001554 <BSP_LED_Init+0x28>
 8001546:	79fb      	ldrb	r3, [r7, #7]
 8001548:	2b02      	cmp	r3, #2
 800154a:	d003      	beq.n	8001554 <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800154c:	f06f 0301 	mvn.w	r3, #1
 8001550:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001552:	e055      	b.n	8001600 <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 8001554:	79fb      	ldrb	r3, [r7, #7]
 8001556:	2b00      	cmp	r3, #0
 8001558:	d10f      	bne.n	800157a <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 800155a:	4b2c      	ldr	r3, [pc, #176]	@ (800160c <BSP_LED_Init+0xe0>)
 800155c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001560:	4a2a      	ldr	r2, [pc, #168]	@ (800160c <BSP_LED_Init+0xe0>)
 8001562:	f043 0302 	orr.w	r3, r3, #2
 8001566:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800156a:	4b28      	ldr	r3, [pc, #160]	@ (800160c <BSP_LED_Init+0xe0>)
 800156c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001570:	f003 0302 	and.w	r3, r3, #2
 8001574:	617b      	str	r3, [r7, #20]
 8001576:	697b      	ldr	r3, [r7, #20]
 8001578:	e021      	b.n	80015be <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 800157a:	79fb      	ldrb	r3, [r7, #7]
 800157c:	2b01      	cmp	r3, #1
 800157e:	d10f      	bne.n	80015a0 <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 8001580:	4b22      	ldr	r3, [pc, #136]	@ (800160c <BSP_LED_Init+0xe0>)
 8001582:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001586:	4a21      	ldr	r2, [pc, #132]	@ (800160c <BSP_LED_Init+0xe0>)
 8001588:	f043 0310 	orr.w	r3, r3, #16
 800158c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001590:	4b1e      	ldr	r3, [pc, #120]	@ (800160c <BSP_LED_Init+0xe0>)
 8001592:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001596:	f003 0310 	and.w	r3, r3, #16
 800159a:	613b      	str	r3, [r7, #16]
 800159c:	693b      	ldr	r3, [r7, #16]
 800159e:	e00e      	b.n	80015be <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 80015a0:	4b1a      	ldr	r3, [pc, #104]	@ (800160c <BSP_LED_Init+0xe0>)
 80015a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015a6:	4a19      	ldr	r2, [pc, #100]	@ (800160c <BSP_LED_Init+0xe0>)
 80015a8:	f043 0302 	orr.w	r3, r3, #2
 80015ac:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80015b0:	4b16      	ldr	r3, [pc, #88]	@ (800160c <BSP_LED_Init+0xe0>)
 80015b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015b6:	f003 0302 	and.w	r3, r3, #2
 80015ba:	60fb      	str	r3, [r7, #12]
 80015bc:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 80015be:	79fb      	ldrb	r3, [r7, #7]
 80015c0:	4a13      	ldr	r2, [pc, #76]	@ (8001610 <BSP_LED_Init+0xe4>)
 80015c2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80015c6:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 80015c8:	2301      	movs	r3, #1
 80015ca:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 80015cc:	2300      	movs	r3, #0
 80015ce:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015d0:	2303      	movs	r3, #3
 80015d2:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 80015d4:	79fb      	ldrb	r3, [r7, #7]
 80015d6:	4a0f      	ldr	r2, [pc, #60]	@ (8001614 <BSP_LED_Init+0xe8>)
 80015d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015dc:	f107 0218 	add.w	r2, r7, #24
 80015e0:	4611      	mov	r1, r2
 80015e2:	4618      	mov	r0, r3
 80015e4:	f004 f888 	bl	80056f8 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 80015e8:	79fb      	ldrb	r3, [r7, #7]
 80015ea:	4a0a      	ldr	r2, [pc, #40]	@ (8001614 <BSP_LED_Init+0xe8>)
 80015ec:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80015f0:	79fb      	ldrb	r3, [r7, #7]
 80015f2:	4a07      	ldr	r2, [pc, #28]	@ (8001610 <BSP_LED_Init+0xe4>)
 80015f4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80015f8:	2200      	movs	r2, #0
 80015fa:	4619      	mov	r1, r3
 80015fc:	f004 fa2c 	bl	8005a58 <HAL_GPIO_WritePin>
  }

  return ret;
 8001600:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8001602:	4618      	mov	r0, r3
 8001604:	3730      	adds	r7, #48	@ 0x30
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}
 800160a:	bf00      	nop
 800160c:	58024400 	.word	0x58024400
 8001610:	0800c078 	.word	0x0800c078
 8001614:	2400000c 	.word	0x2400000c

08001618 <BSP_LED_On>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b084      	sub	sp, #16
 800161c:	af00      	add	r7, sp, #0
 800161e:	4603      	mov	r3, r0
 8001620:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001622:	2300      	movs	r3, #0
 8001624:	60fb      	str	r3, [r7, #12]

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8001626:	79fb      	ldrb	r3, [r7, #7]
 8001628:	2b00      	cmp	r3, #0
 800162a:	d009      	beq.n	8001640 <BSP_LED_On+0x28>
 800162c:	79fb      	ldrb	r3, [r7, #7]
 800162e:	2b01      	cmp	r3, #1
 8001630:	d006      	beq.n	8001640 <BSP_LED_On+0x28>
 8001632:	79fb      	ldrb	r3, [r7, #7]
 8001634:	2b02      	cmp	r3, #2
 8001636:	d003      	beq.n	8001640 <BSP_LED_On+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001638:	f06f 0301 	mvn.w	r3, #1
 800163c:	60fb      	str	r3, [r7, #12]
 800163e:	e00b      	b.n	8001658 <BSP_LED_On+0x40>
  }
  else
  {
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 8001640:	79fb      	ldrb	r3, [r7, #7]
 8001642:	4a08      	ldr	r2, [pc, #32]	@ (8001664 <BSP_LED_On+0x4c>)
 8001644:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001648:	79fb      	ldrb	r3, [r7, #7]
 800164a:	4a07      	ldr	r2, [pc, #28]	@ (8001668 <BSP_LED_On+0x50>)
 800164c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001650:	2201      	movs	r2, #1
 8001652:	4619      	mov	r1, r3
 8001654:	f004 fa00 	bl	8005a58 <HAL_GPIO_WritePin>
  }

  return ret;
 8001658:	68fb      	ldr	r3, [r7, #12]
}
 800165a:	4618      	mov	r0, r3
 800165c:	3710      	adds	r7, #16
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	2400000c 	.word	0x2400000c
 8001668:	0800c078 	.word	0x0800c078

0800166c <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b088      	sub	sp, #32
 8001670:	af00      	add	r7, sp, #0
 8001672:	4603      	mov	r3, r0
 8001674:	460a      	mov	r2, r1
 8001676:	71fb      	strb	r3, [r7, #7]
 8001678:	4613      	mov	r3, r2
 800167a:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 800167c:	4b2e      	ldr	r3, [pc, #184]	@ (8001738 <BSP_PB_Init+0xcc>)
 800167e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001682:	4a2d      	ldr	r2, [pc, #180]	@ (8001738 <BSP_PB_Init+0xcc>)
 8001684:	f043 0304 	orr.w	r3, r3, #4
 8001688:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800168c:	4b2a      	ldr	r3, [pc, #168]	@ (8001738 <BSP_PB_Init+0xcc>)
 800168e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001692:	f003 0304 	and.w	r3, r3, #4
 8001696:	60bb      	str	r3, [r7, #8]
 8001698:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 800169a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800169e:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 80016a0:	2302      	movs	r3, #2
 80016a2:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80016a4:	2302      	movs	r3, #2
 80016a6:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 80016a8:	79bb      	ldrb	r3, [r7, #6]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d10c      	bne.n	80016c8 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 80016ae:	2300      	movs	r3, #0
 80016b0:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 80016b2:	79fb      	ldrb	r3, [r7, #7]
 80016b4:	4a21      	ldr	r2, [pc, #132]	@ (800173c <BSP_PB_Init+0xd0>)
 80016b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016ba:	f107 020c 	add.w	r2, r7, #12
 80016be:	4611      	mov	r1, r2
 80016c0:	4618      	mov	r0, r3
 80016c2:	f004 f819 	bl	80056f8 <HAL_GPIO_Init>
 80016c6:	e031      	b.n	800172c <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 80016c8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80016cc:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 80016ce:	79fb      	ldrb	r3, [r7, #7]
 80016d0:	4a1a      	ldr	r2, [pc, #104]	@ (800173c <BSP_PB_Init+0xd0>)
 80016d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016d6:	f107 020c 	add.w	r2, r7, #12
 80016da:	4611      	mov	r1, r2
 80016dc:	4618      	mov	r0, r3
 80016de:	f004 f80b 	bl	80056f8 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 80016e2:	79fb      	ldrb	r3, [r7, #7]
 80016e4:	00db      	lsls	r3, r3, #3
 80016e6:	4a16      	ldr	r2, [pc, #88]	@ (8001740 <BSP_PB_Init+0xd4>)
 80016e8:	441a      	add	r2, r3
 80016ea:	79fb      	ldrb	r3, [r7, #7]
 80016ec:	4915      	ldr	r1, [pc, #84]	@ (8001744 <BSP_PB_Init+0xd8>)
 80016ee:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80016f2:	4619      	mov	r1, r3
 80016f4:	4610      	mov	r0, r2
 80016f6:	f003 ffae 	bl	8005656 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 80016fa:	79fb      	ldrb	r3, [r7, #7]
 80016fc:	00db      	lsls	r3, r3, #3
 80016fe:	4a10      	ldr	r2, [pc, #64]	@ (8001740 <BSP_PB_Init+0xd4>)
 8001700:	1898      	adds	r0, r3, r2
 8001702:	79fb      	ldrb	r3, [r7, #7]
 8001704:	4a10      	ldr	r2, [pc, #64]	@ (8001748 <BSP_PB_Init+0xdc>)
 8001706:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800170a:	461a      	mov	r2, r3
 800170c:	2100      	movs	r1, #0
 800170e:	f003 ff83 	bl	8005618 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8001712:	2028      	movs	r0, #40	@ 0x28
 8001714:	79fb      	ldrb	r3, [r7, #7]
 8001716:	4a0d      	ldr	r2, [pc, #52]	@ (800174c <BSP_PB_Init+0xe0>)
 8001718:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800171c:	2200      	movs	r2, #0
 800171e:	4619      	mov	r1, r3
 8001720:	f001 fe5b 	bl	80033da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8001724:	2328      	movs	r3, #40	@ 0x28
 8001726:	4618      	mov	r0, r3
 8001728:	f001 fe71 	bl	800340e <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 800172c:	2300      	movs	r3, #0
}
 800172e:	4618      	mov	r0, r3
 8001730:	3720      	adds	r7, #32
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	58024400 	.word	0x58024400
 800173c:	24000018 	.word	0x24000018
 8001740:	240012c0 	.word	0x240012c0
 8001744:	0800c080 	.word	0x0800c080
 8001748:	2400001c 	.word	0x2400001c
 800174c:	24000020 	.word	0x24000020

08001750 <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b082      	sub	sp, #8
 8001754:	af00      	add	r7, sp, #0
 8001756:	4603      	mov	r3, r0
 8001758:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 800175a:	79fb      	ldrb	r3, [r7, #7]
 800175c:	00db      	lsls	r3, r3, #3
 800175e:	4a04      	ldr	r2, [pc, #16]	@ (8001770 <BSP_PB_IRQHandler+0x20>)
 8001760:	4413      	add	r3, r2
 8001762:	4618      	mov	r0, r3
 8001764:	f003 ff8c 	bl	8005680 <HAL_EXTI_IRQHandler>
}
 8001768:	bf00      	nop
 800176a:	3708      	adds	r7, #8
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}
 8001770:	240012c0 	.word	0x240012c0

08001774 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b084      	sub	sp, #16
 8001778:	af00      	add	r7, sp, #0
 800177a:	4603      	mov	r3, r0
 800177c:	6039      	str	r1, [r7, #0]
 800177e:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001780:	2300      	movs	r3, #0
 8001782:	60fb      	str	r3, [r7, #12]

  if(COM >= COMn)
 8001784:	79fb      	ldrb	r3, [r7, #7]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d003      	beq.n	8001792 <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800178a:	f06f 0301 	mvn.w	r3, #1
 800178e:	60fb      	str	r3, [r7, #12]
 8001790:	e018      	b.n	80017c4 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8001792:	79fb      	ldrb	r3, [r7, #7]
 8001794:	2294      	movs	r2, #148	@ 0x94
 8001796:	fb02 f303 	mul.w	r3, r2, r3
 800179a:	4a0d      	ldr	r2, [pc, #52]	@ (80017d0 <BSP_COM_Init+0x5c>)
 800179c:	4413      	add	r3, r2
 800179e:	4618      	mov	r0, r3
 80017a0:	f000 f86e 	bl	8001880 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 80017a4:	79fb      	ldrb	r3, [r7, #7]
 80017a6:	2294      	movs	r2, #148	@ 0x94
 80017a8:	fb02 f303 	mul.w	r3, r2, r3
 80017ac:	4a08      	ldr	r2, [pc, #32]	@ (80017d0 <BSP_COM_Init+0x5c>)
 80017ae:	4413      	add	r3, r2
 80017b0:	6839      	ldr	r1, [r7, #0]
 80017b2:	4618      	mov	r0, r3
 80017b4:	f000 f80e 	bl	80017d4 <MX_USART3_Init>
 80017b8:	4603      	mov	r3, r0
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d002      	beq.n	80017c4 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 80017be:	f06f 0303 	mvn.w	r3, #3
 80017c2:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 80017c4:	68fb      	ldr	r3, [r7, #12]
}
 80017c6:	4618      	mov	r0, r3
 80017c8:	3710      	adds	r7, #16
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	240012c8 	.word	0x240012c8

080017d4 <MX_USART3_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b082      	sub	sp, #8
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
 80017dc:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 80017de:	4b15      	ldr	r3, [pc, #84]	@ (8001834 <MX_USART3_Init+0x60>)
 80017e0:	681a      	ldr	r2, [r3, #0]
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	681a      	ldr	r2, [r3, #0]
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	220c      	movs	r2, #12
 80017f2:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	895b      	ldrh	r3, [r3, #10]
 80017f8:	461a      	mov	r2, r3
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	685a      	ldr	r2, [r3, #4]
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	891b      	ldrh	r3, [r3, #8]
 800180a:	461a      	mov	r2, r3
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	899b      	ldrh	r3, [r3, #12]
 8001814:	461a      	mov	r2, r3
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001820:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 8001822:	6878      	ldr	r0, [r7, #4]
 8001824:	f008 fbce 	bl	8009fc4 <HAL_UART_Init>
 8001828:	4603      	mov	r3, r0
}
 800182a:	4618      	mov	r0, r3
 800182c:	3708      	adds	r7, #8
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	24000008 	.word	0x24000008

08001838 <__io_putchar>:
 #ifdef __GNUC__
 int __io_putchar (int ch)
 #else
 int fputc (int ch, FILE *f)
 #endif /* __GNUC__ */
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b082      	sub	sp, #8
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit (&hcom_uart [COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 8001840:	4b09      	ldr	r3, [pc, #36]	@ (8001868 <__io_putchar+0x30>)
 8001842:	781b      	ldrb	r3, [r3, #0]
 8001844:	461a      	mov	r2, r3
 8001846:	2394      	movs	r3, #148	@ 0x94
 8001848:	fb02 f303 	mul.w	r3, r2, r3
 800184c:	4a07      	ldr	r2, [pc, #28]	@ (800186c <__io_putchar+0x34>)
 800184e:	1898      	adds	r0, r3, r2
 8001850:	1d39      	adds	r1, r7, #4
 8001852:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001856:	2201      	movs	r2, #1
 8001858:	f008 fc0e 	bl	800a078 <HAL_UART_Transmit>
  return ch;
 800185c:	687b      	ldr	r3, [r7, #4]
}
 800185e:	4618      	mov	r0, r3
 8001860:	3708      	adds	r7, #8
 8001862:	46bd      	mov	sp, r7
 8001864:	bd80      	pop	{r7, pc}
 8001866:	bf00      	nop
 8001868:	2400135c 	.word	0x2400135c
 800186c:	240012c8 	.word	0x240012c8

08001870 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8001874:	2000      	movs	r0, #0
 8001876:	f7ff fc1f 	bl	80010b8 <BSP_PB_Callback>
}
 800187a:	bf00      	nop
 800187c:	bd80      	pop	{r7, pc}
	...

08001880 <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b08a      	sub	sp, #40	@ 0x28
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8001888:	4b27      	ldr	r3, [pc, #156]	@ (8001928 <COM1_MspInit+0xa8>)
 800188a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800188e:	4a26      	ldr	r2, [pc, #152]	@ (8001928 <COM1_MspInit+0xa8>)
 8001890:	f043 0308 	orr.w	r3, r3, #8
 8001894:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001898:	4b23      	ldr	r3, [pc, #140]	@ (8001928 <COM1_MspInit+0xa8>)
 800189a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800189e:	f003 0308 	and.w	r3, r3, #8
 80018a2:	613b      	str	r3, [r7, #16]
 80018a4:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 80018a6:	4b20      	ldr	r3, [pc, #128]	@ (8001928 <COM1_MspInit+0xa8>)
 80018a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018ac:	4a1e      	ldr	r2, [pc, #120]	@ (8001928 <COM1_MspInit+0xa8>)
 80018ae:	f043 0308 	orr.w	r3, r3, #8
 80018b2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80018b6:	4b1c      	ldr	r3, [pc, #112]	@ (8001928 <COM1_MspInit+0xa8>)
 80018b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018bc:	f003 0308 	and.w	r3, r3, #8
 80018c0:	60fb      	str	r3, [r7, #12]
 80018c2:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 80018c4:	4b18      	ldr	r3, [pc, #96]	@ (8001928 <COM1_MspInit+0xa8>)
 80018c6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80018ca:	4a17      	ldr	r2, [pc, #92]	@ (8001928 <COM1_MspInit+0xa8>)
 80018cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80018d0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80018d4:	4b14      	ldr	r3, [pc, #80]	@ (8001928 <COM1_MspInit+0xa8>)
 80018d6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80018da:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80018de:	60bb      	str	r3, [r7, #8]
 80018e0:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM1_TX_PIN;
 80018e2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80018e6:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80018e8:	2302      	movs	r3, #2
 80018ea:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80018ec:	2302      	movs	r3, #2
 80018ee:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_PULLUP;
 80018f0:	2301      	movs	r3, #1
 80018f2:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 80018f4:	2307      	movs	r3, #7
 80018f6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 80018f8:	f107 0314 	add.w	r3, r7, #20
 80018fc:	4619      	mov	r1, r3
 80018fe:	480b      	ldr	r0, [pc, #44]	@ (800192c <COM1_MspInit+0xac>)
 8001900:	f003 fefa 	bl	80056f8 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 8001904:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001908:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 800190a:	2302      	movs	r3, #2
 800190c:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 800190e:	2307      	movs	r3, #7
 8001910:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8001912:	f107 0314 	add.w	r3, r7, #20
 8001916:	4619      	mov	r1, r3
 8001918:	4804      	ldr	r0, [pc, #16]	@ (800192c <COM1_MspInit+0xac>)
 800191a:	f003 feed 	bl	80056f8 <HAL_GPIO_Init>
}
 800191e:	bf00      	nop
 8001920:	3728      	adds	r7, #40	@ 0x28
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	58024400 	.word	0x58024400
 800192c:	58020c00 	.word	0x58020c00

08001930 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b082      	sub	sp, #8
 8001934:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001936:	2003      	movs	r0, #3
 8001938:	f001 fd44 	bl	80033c4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800193c:	f005 fc6e 	bl	800721c <HAL_RCC_GetSysClockFreq>
 8001940:	4602      	mov	r2, r0
 8001942:	4b15      	ldr	r3, [pc, #84]	@ (8001998 <HAL_Init+0x68>)
 8001944:	699b      	ldr	r3, [r3, #24]
 8001946:	0a1b      	lsrs	r3, r3, #8
 8001948:	f003 030f 	and.w	r3, r3, #15
 800194c:	4913      	ldr	r1, [pc, #76]	@ (800199c <HAL_Init+0x6c>)
 800194e:	5ccb      	ldrb	r3, [r1, r3]
 8001950:	f003 031f 	and.w	r3, r3, #31
 8001954:	fa22 f303 	lsr.w	r3, r2, r3
 8001958:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800195a:	4b0f      	ldr	r3, [pc, #60]	@ (8001998 <HAL_Init+0x68>)
 800195c:	699b      	ldr	r3, [r3, #24]
 800195e:	f003 030f 	and.w	r3, r3, #15
 8001962:	4a0e      	ldr	r2, [pc, #56]	@ (800199c <HAL_Init+0x6c>)
 8001964:	5cd3      	ldrb	r3, [r2, r3]
 8001966:	f003 031f 	and.w	r3, r3, #31
 800196a:	687a      	ldr	r2, [r7, #4]
 800196c:	fa22 f303 	lsr.w	r3, r2, r3
 8001970:	4a0b      	ldr	r2, [pc, #44]	@ (80019a0 <HAL_Init+0x70>)
 8001972:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001974:	4a0b      	ldr	r2, [pc, #44]	@ (80019a4 <HAL_Init+0x74>)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800197a:	2000      	movs	r0, #0
 800197c:	f000 f814 	bl	80019a8 <HAL_InitTick>
 8001980:	4603      	mov	r3, r0
 8001982:	2b00      	cmp	r3, #0
 8001984:	d001      	beq.n	800198a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001986:	2301      	movs	r3, #1
 8001988:	e002      	b.n	8001990 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800198a:	f7ff fbaf 	bl	80010ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800198e:	2300      	movs	r3, #0
}
 8001990:	4618      	mov	r0, r3
 8001992:	3708      	adds	r7, #8
 8001994:	46bd      	mov	sp, r7
 8001996:	bd80      	pop	{r7, pc}
 8001998:	58024400 	.word	0x58024400
 800199c:	0800c060 	.word	0x0800c060
 80019a0:	24000004 	.word	0x24000004
 80019a4:	24000000 	.word	0x24000000

080019a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b082      	sub	sp, #8
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80019b0:	4b15      	ldr	r3, [pc, #84]	@ (8001a08 <HAL_InitTick+0x60>)
 80019b2:	781b      	ldrb	r3, [r3, #0]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d101      	bne.n	80019bc <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80019b8:	2301      	movs	r3, #1
 80019ba:	e021      	b.n	8001a00 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80019bc:	4b13      	ldr	r3, [pc, #76]	@ (8001a0c <HAL_InitTick+0x64>)
 80019be:	681a      	ldr	r2, [r3, #0]
 80019c0:	4b11      	ldr	r3, [pc, #68]	@ (8001a08 <HAL_InitTick+0x60>)
 80019c2:	781b      	ldrb	r3, [r3, #0]
 80019c4:	4619      	mov	r1, r3
 80019c6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80019ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80019ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80019d2:	4618      	mov	r0, r3
 80019d4:	f001 fd29 	bl	800342a <HAL_SYSTICK_Config>
 80019d8:	4603      	mov	r3, r0
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d001      	beq.n	80019e2 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80019de:	2301      	movs	r3, #1
 80019e0:	e00e      	b.n	8001a00 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	2b0f      	cmp	r3, #15
 80019e6:	d80a      	bhi.n	80019fe <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019e8:	2200      	movs	r2, #0
 80019ea:	6879      	ldr	r1, [r7, #4]
 80019ec:	f04f 30ff 	mov.w	r0, #4294967295
 80019f0:	f001 fcf3 	bl	80033da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80019f4:	4a06      	ldr	r2, [pc, #24]	@ (8001a10 <HAL_InitTick+0x68>)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80019fa:	2300      	movs	r3, #0
 80019fc:	e000      	b.n	8001a00 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80019fe:	2301      	movs	r3, #1
}
 8001a00:	4618      	mov	r0, r3
 8001a02:	3708      	adds	r7, #8
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bd80      	pop	{r7, pc}
 8001a08:	24000028 	.word	0x24000028
 8001a0c:	24000000 	.word	0x24000000
 8001a10:	24000024 	.word	0x24000024

08001a14 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a14:	b480      	push	{r7}
 8001a16:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001a18:	4b06      	ldr	r3, [pc, #24]	@ (8001a34 <HAL_IncTick+0x20>)
 8001a1a:	781b      	ldrb	r3, [r3, #0]
 8001a1c:	461a      	mov	r2, r3
 8001a1e:	4b06      	ldr	r3, [pc, #24]	@ (8001a38 <HAL_IncTick+0x24>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	4413      	add	r3, r2
 8001a24:	4a04      	ldr	r2, [pc, #16]	@ (8001a38 <HAL_IncTick+0x24>)
 8001a26:	6013      	str	r3, [r2, #0]
}
 8001a28:	bf00      	nop
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a30:	4770      	bx	lr
 8001a32:	bf00      	nop
 8001a34:	24000028 	.word	0x24000028
 8001a38:	24001360 	.word	0x24001360

08001a3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	af00      	add	r7, sp, #0
  return uwTick;
 8001a40:	4b03      	ldr	r3, [pc, #12]	@ (8001a50 <HAL_GetTick+0x14>)
 8001a42:	681b      	ldr	r3, [r3, #0]
}
 8001a44:	4618      	mov	r0, r3
 8001a46:	46bd      	mov	sp, r7
 8001a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4c:	4770      	bx	lr
 8001a4e:	bf00      	nop
 8001a50:	24001360 	.word	0x24001360

08001a54 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001a54:	b480      	push	{r7}
 8001a56:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001a58:	4b03      	ldr	r3, [pc, #12]	@ (8001a68 <HAL_GetREVID+0x14>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	0c1b      	lsrs	r3, r3, #16
}
 8001a5e:	4618      	mov	r0, r3
 8001a60:	46bd      	mov	sp, r7
 8001a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a66:	4770      	bx	lr
 8001a68:	5c001000 	.word	0x5c001000

08001a6c <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b083      	sub	sp, #12
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
 8001a74:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 8001a76:	4b07      	ldr	r3, [pc, #28]	@ (8001a94 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8001a78:	685a      	ldr	r2, [r3, #4]
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	43db      	mvns	r3, r3
 8001a7e:	401a      	ands	r2, r3
 8001a80:	4904      	ldr	r1, [pc, #16]	@ (8001a94 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8001a82:	683b      	ldr	r3, [r7, #0]
 8001a84:	4313      	orrs	r3, r2
 8001a86:	604b      	str	r3, [r1, #4]
}
 8001a88:	bf00      	nop
 8001a8a:	370c      	adds	r7, #12
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a92:	4770      	bx	lr
 8001a94:	58000400 	.word	0x58000400

08001a98 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	b083      	sub	sp, #12
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
 8001aa0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	689b      	ldr	r3, [r3, #8]
 8001aa6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	431a      	orrs	r2, r3
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	609a      	str	r2, [r3, #8]
}
 8001ab2:	bf00      	nop
 8001ab4:	370c      	adds	r7, #12
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abc:	4770      	bx	lr

08001abe <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001abe:	b480      	push	{r7}
 8001ac0:	b083      	sub	sp, #12
 8001ac2:	af00      	add	r7, sp, #0
 8001ac4:	6078      	str	r0, [r7, #4]
 8001ac6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	689b      	ldr	r3, [r3, #8]
 8001acc:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	431a      	orrs	r2, r3
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	609a      	str	r2, [r3, #8]
}
 8001ad8:	bf00      	nop
 8001ada:	370c      	adds	r7, #12
 8001adc:	46bd      	mov	sp, r7
 8001ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae2:	4770      	bx	lr

08001ae4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	b083      	sub	sp, #12
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	689b      	ldr	r3, [r3, #8]
 8001af0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001af4:	4618      	mov	r0, r3
 8001af6:	370c      	adds	r7, #12
 8001af8:	46bd      	mov	sp, r7
 8001afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afe:	4770      	bx	lr

08001b00 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001b00:	b480      	push	{r7}
 8001b02:	b087      	sub	sp, #28
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
 8001b08:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d107      	bne.n	8001b24 <LL_ADC_SetChannelPreselection+0x24>
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	0e9b      	lsrs	r3, r3, #26
 8001b18:	f003 031f 	and.w	r3, r3, #31
 8001b1c:	2201      	movs	r2, #1
 8001b1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b22:	e015      	b.n	8001b50 <LL_ADC_SetChannelPreselection+0x50>
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b28:	693b      	ldr	r3, [r7, #16]
 8001b2a:	fa93 f3a3 	rbit	r3, r3
 8001b2e:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001b34:	697b      	ldr	r3, [r7, #20]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d101      	bne.n	8001b3e <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 8001b3a:	2320      	movs	r3, #32
 8001b3c:	e003      	b.n	8001b46 <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 8001b3e:	697b      	ldr	r3, [r7, #20]
 8001b40:	fab3 f383 	clz	r3, r3
 8001b44:	b2db      	uxtb	r3, r3
 8001b46:	f003 031f 	and.w	r3, r3, #31
 8001b4a:	2201      	movs	r2, #1
 8001b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b50:	687a      	ldr	r2, [r7, #4]
 8001b52:	69d2      	ldr	r2, [r2, #28]
 8001b54:	431a      	orrs	r2, r3
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 8001b5a:	bf00      	nop
 8001b5c:	371c      	adds	r7, #28
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b64:	4770      	bx	lr

08001b66 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001b66:	b480      	push	{r7}
 8001b68:	b087      	sub	sp, #28
 8001b6a:	af00      	add	r7, sp, #0
 8001b6c:	60f8      	str	r0, [r7, #12]
 8001b6e:	60b9      	str	r1, [r7, #8]
 8001b70:	607a      	str	r2, [r7, #4]
 8001b72:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	3360      	adds	r3, #96	@ 0x60
 8001b78:	461a      	mov	r2, r3
 8001b7a:	68bb      	ldr	r3, [r7, #8]
 8001b7c:	009b      	lsls	r3, r3, #2
 8001b7e:	4413      	add	r3, r2
 8001b80:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8001b82:	697b      	ldr	r3, [r7, #20]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	430b      	orrs	r3, r1
 8001b94:	431a      	orrs	r2, r3
 8001b96:	697b      	ldr	r3, [r7, #20]
 8001b98:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8001b9a:	bf00      	nop
 8001b9c:	371c      	adds	r7, #28
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba4:	4770      	bx	lr

08001ba6 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8001ba6:	b480      	push	{r7}
 8001ba8:	b085      	sub	sp, #20
 8001baa:	af00      	add	r7, sp, #0
 8001bac:	60f8      	str	r0, [r7, #12]
 8001bae:	60b9      	str	r1, [r7, #8]
 8001bb0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	691b      	ldr	r3, [r3, #16]
 8001bb6:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8001bba:	68bb      	ldr	r3, [r7, #8]
 8001bbc:	f003 031f 	and.w	r3, r3, #31
 8001bc0:	6879      	ldr	r1, [r7, #4]
 8001bc2:	fa01 f303 	lsl.w	r3, r1, r3
 8001bc6:	431a      	orrs	r2, r3
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	611a      	str	r2, [r3, #16]
}
 8001bcc:	bf00      	nop
 8001bce:	3714      	adds	r7, #20
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd6:	4770      	bx	lr

08001bd8 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b087      	sub	sp, #28
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	60f8      	str	r0, [r7, #12]
 8001be0:	60b9      	str	r1, [r7, #8]
 8001be2:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	3360      	adds	r3, #96	@ 0x60
 8001be8:	461a      	mov	r2, r3
 8001bea:	68bb      	ldr	r3, [r7, #8]
 8001bec:	009b      	lsls	r3, r3, #2
 8001bee:	4413      	add	r3, r2
 8001bf0:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8001bf2:	697b      	ldr	r3, [r7, #20]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	431a      	orrs	r2, r3
 8001bfe:	697b      	ldr	r3, [r7, #20]
 8001c00:	601a      	str	r2, [r3, #0]
  }
}
 8001c02:	bf00      	nop
 8001c04:	371c      	adds	r7, #28
 8001c06:	46bd      	mov	sp, r7
 8001c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0c:	4770      	bx	lr

08001c0e <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001c0e:	b480      	push	{r7}
 8001c10:	b083      	sub	sp, #12
 8001c12:	af00      	add	r7, sp, #0
 8001c14:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	68db      	ldr	r3, [r3, #12]
 8001c1a:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d101      	bne.n	8001c26 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001c22:	2301      	movs	r3, #1
 8001c24:	e000      	b.n	8001c28 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001c26:	2300      	movs	r3, #0
}
 8001c28:	4618      	mov	r0, r3
 8001c2a:	370c      	adds	r7, #12
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c32:	4770      	bx	lr

08001c34 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001c34:	b480      	push	{r7}
 8001c36:	b087      	sub	sp, #28
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	60f8      	str	r0, [r7, #12]
 8001c3c:	60b9      	str	r1, [r7, #8]
 8001c3e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	3330      	adds	r3, #48	@ 0x30
 8001c44:	461a      	mov	r2, r3
 8001c46:	68bb      	ldr	r3, [r7, #8]
 8001c48:	0a1b      	lsrs	r3, r3, #8
 8001c4a:	009b      	lsls	r3, r3, #2
 8001c4c:	f003 030c 	and.w	r3, r3, #12
 8001c50:	4413      	add	r3, r2
 8001c52:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001c54:	697b      	ldr	r3, [r7, #20]
 8001c56:	681a      	ldr	r2, [r3, #0]
 8001c58:	68bb      	ldr	r3, [r7, #8]
 8001c5a:	f003 031f 	and.w	r3, r3, #31
 8001c5e:	211f      	movs	r1, #31
 8001c60:	fa01 f303 	lsl.w	r3, r1, r3
 8001c64:	43db      	mvns	r3, r3
 8001c66:	401a      	ands	r2, r3
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	0e9b      	lsrs	r3, r3, #26
 8001c6c:	f003 011f 	and.w	r1, r3, #31
 8001c70:	68bb      	ldr	r3, [r7, #8]
 8001c72:	f003 031f 	and.w	r3, r3, #31
 8001c76:	fa01 f303 	lsl.w	r3, r1, r3
 8001c7a:	431a      	orrs	r2, r3
 8001c7c:	697b      	ldr	r3, [r7, #20]
 8001c7e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001c80:	bf00      	nop
 8001c82:	371c      	adds	r7, #28
 8001c84:	46bd      	mov	sp, r7
 8001c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8a:	4770      	bx	lr

08001c8c <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b083      	sub	sp, #12
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
 8001c94:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	68db      	ldr	r3, [r3, #12]
 8001c9a:	f023 0203 	bic.w	r2, r3, #3
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	431a      	orrs	r2, r3
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	60da      	str	r2, [r3, #12]
}
 8001ca6:	bf00      	nop
 8001ca8:	370c      	adds	r7, #12
 8001caa:	46bd      	mov	sp, r7
 8001cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb0:	4770      	bx	lr

08001cb2 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001cb2:	b480      	push	{r7}
 8001cb4:	b087      	sub	sp, #28
 8001cb6:	af00      	add	r7, sp, #0
 8001cb8:	60f8      	str	r0, [r7, #12]
 8001cba:	60b9      	str	r1, [r7, #8]
 8001cbc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	3314      	adds	r3, #20
 8001cc2:	461a      	mov	r2, r3
 8001cc4:	68bb      	ldr	r3, [r7, #8]
 8001cc6:	0e5b      	lsrs	r3, r3, #25
 8001cc8:	009b      	lsls	r3, r3, #2
 8001cca:	f003 0304 	and.w	r3, r3, #4
 8001cce:	4413      	add	r3, r2
 8001cd0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001cd2:	697b      	ldr	r3, [r7, #20]
 8001cd4:	681a      	ldr	r2, [r3, #0]
 8001cd6:	68bb      	ldr	r3, [r7, #8]
 8001cd8:	0d1b      	lsrs	r3, r3, #20
 8001cda:	f003 031f 	and.w	r3, r3, #31
 8001cde:	2107      	movs	r1, #7
 8001ce0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ce4:	43db      	mvns	r3, r3
 8001ce6:	401a      	ands	r2, r3
 8001ce8:	68bb      	ldr	r3, [r7, #8]
 8001cea:	0d1b      	lsrs	r3, r3, #20
 8001cec:	f003 031f 	and.w	r3, r3, #31
 8001cf0:	6879      	ldr	r1, [r7, #4]
 8001cf2:	fa01 f303 	lsl.w	r3, r1, r3
 8001cf6:	431a      	orrs	r2, r3
 8001cf8:	697b      	ldr	r3, [r7, #20]
 8001cfa:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001cfc:	bf00      	nop
 8001cfe:	371c      	adds	r7, #28
 8001d00:	46bd      	mov	sp, r7
 8001d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d06:	4770      	bx	lr

08001d08 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	b085      	sub	sp, #20
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	60f8      	str	r0, [r7, #12]
 8001d10:	60b9      	str	r1, [r7, #8]
 8001d12:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8001d1a:	68bb      	ldr	r3, [r7, #8]
 8001d1c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001d20:	43db      	mvns	r3, r3
 8001d22:	401a      	ands	r2, r3
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	f003 0318 	and.w	r3, r3, #24
 8001d2a:	4908      	ldr	r1, [pc, #32]	@ (8001d4c <LL_ADC_SetChannelSingleDiff+0x44>)
 8001d2c:	40d9      	lsrs	r1, r3
 8001d2e:	68bb      	ldr	r3, [r7, #8]
 8001d30:	400b      	ands	r3, r1
 8001d32:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001d36:	431a      	orrs	r2, r3
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8001d3e:	bf00      	nop
 8001d40:	3714      	adds	r7, #20
 8001d42:	46bd      	mov	sp, r7
 8001d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d48:	4770      	bx	lr
 8001d4a:	bf00      	nop
 8001d4c:	000fffff 	.word	0x000fffff

08001d50 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001d50:	b480      	push	{r7}
 8001d52:	b083      	sub	sp, #12
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	689b      	ldr	r3, [r3, #8]
 8001d5c:	f003 031f 	and.w	r3, r3, #31
}
 8001d60:	4618      	mov	r0, r3
 8001d62:	370c      	adds	r7, #12
 8001d64:	46bd      	mov	sp, r7
 8001d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6a:	4770      	bx	lr

08001d6c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	b083      	sub	sp, #12
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	689a      	ldr	r2, [r3, #8]
 8001d78:	4b04      	ldr	r3, [pc, #16]	@ (8001d8c <LL_ADC_DisableDeepPowerDown+0x20>)
 8001d7a:	4013      	ands	r3, r2
 8001d7c:	687a      	ldr	r2, [r7, #4]
 8001d7e:	6093      	str	r3, [r2, #8]
}
 8001d80:	bf00      	nop
 8001d82:	370c      	adds	r7, #12
 8001d84:	46bd      	mov	sp, r7
 8001d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8a:	4770      	bx	lr
 8001d8c:	5fffffc0 	.word	0x5fffffc0

08001d90 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001d90:	b480      	push	{r7}
 8001d92:	b083      	sub	sp, #12
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	689b      	ldr	r3, [r3, #8]
 8001d9c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001da0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001da4:	d101      	bne.n	8001daa <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001da6:	2301      	movs	r3, #1
 8001da8:	e000      	b.n	8001dac <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001daa:	2300      	movs	r3, #0
}
 8001dac:	4618      	mov	r0, r3
 8001dae:	370c      	adds	r7, #12
 8001db0:	46bd      	mov	sp, r7
 8001db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db6:	4770      	bx	lr

08001db8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001db8:	b480      	push	{r7}
 8001dba:	b083      	sub	sp, #12
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	689a      	ldr	r2, [r3, #8]
 8001dc4:	4b05      	ldr	r3, [pc, #20]	@ (8001ddc <LL_ADC_EnableInternalRegulator+0x24>)
 8001dc6:	4013      	ands	r3, r2
 8001dc8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001dd0:	bf00      	nop
 8001dd2:	370c      	adds	r7, #12
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dda:	4770      	bx	lr
 8001ddc:	6fffffc0 	.word	0x6fffffc0

08001de0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001de0:	b480      	push	{r7}
 8001de2:	b083      	sub	sp, #12
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	689b      	ldr	r3, [r3, #8]
 8001dec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001df0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001df4:	d101      	bne.n	8001dfa <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001df6:	2301      	movs	r3, #1
 8001df8:	e000      	b.n	8001dfc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001dfa:	2300      	movs	r3, #0
}
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	370c      	adds	r7, #12
 8001e00:	46bd      	mov	sp, r7
 8001e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e06:	4770      	bx	lr

08001e08 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	b083      	sub	sp, #12
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	689a      	ldr	r2, [r3, #8]
 8001e14:	4b05      	ldr	r3, [pc, #20]	@ (8001e2c <LL_ADC_Enable+0x24>)
 8001e16:	4013      	ands	r3, r2
 8001e18:	f043 0201 	orr.w	r2, r3, #1
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001e20:	bf00      	nop
 8001e22:	370c      	adds	r7, #12
 8001e24:	46bd      	mov	sp, r7
 8001e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2a:	4770      	bx	lr
 8001e2c:	7fffffc0 	.word	0x7fffffc0

08001e30 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001e30:	b480      	push	{r7}
 8001e32:	b083      	sub	sp, #12
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	689a      	ldr	r2, [r3, #8]
 8001e3c:	4b05      	ldr	r3, [pc, #20]	@ (8001e54 <LL_ADC_Disable+0x24>)
 8001e3e:	4013      	ands	r3, r2
 8001e40:	f043 0202 	orr.w	r2, r3, #2
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001e48:	bf00      	nop
 8001e4a:	370c      	adds	r7, #12
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e52:	4770      	bx	lr
 8001e54:	7fffffc0 	.word	0x7fffffc0

08001e58 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	b083      	sub	sp, #12
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	689b      	ldr	r3, [r3, #8]
 8001e64:	f003 0301 	and.w	r3, r3, #1
 8001e68:	2b01      	cmp	r3, #1
 8001e6a:	d101      	bne.n	8001e70 <LL_ADC_IsEnabled+0x18>
 8001e6c:	2301      	movs	r3, #1
 8001e6e:	e000      	b.n	8001e72 <LL_ADC_IsEnabled+0x1a>
 8001e70:	2300      	movs	r3, #0
}
 8001e72:	4618      	mov	r0, r3
 8001e74:	370c      	adds	r7, #12
 8001e76:	46bd      	mov	sp, r7
 8001e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7c:	4770      	bx	lr

08001e7e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8001e7e:	b480      	push	{r7}
 8001e80:	b083      	sub	sp, #12
 8001e82:	af00      	add	r7, sp, #0
 8001e84:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	689b      	ldr	r3, [r3, #8]
 8001e8a:	f003 0302 	and.w	r3, r3, #2
 8001e8e:	2b02      	cmp	r3, #2
 8001e90:	d101      	bne.n	8001e96 <LL_ADC_IsDisableOngoing+0x18>
 8001e92:	2301      	movs	r3, #1
 8001e94:	e000      	b.n	8001e98 <LL_ADC_IsDisableOngoing+0x1a>
 8001e96:	2300      	movs	r3, #0
}
 8001e98:	4618      	mov	r0, r3
 8001e9a:	370c      	adds	r7, #12
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea2:	4770      	bx	lr

08001ea4 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	b083      	sub	sp, #12
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	689a      	ldr	r2, [r3, #8]
 8001eb0:	4b05      	ldr	r3, [pc, #20]	@ (8001ec8 <LL_ADC_REG_StartConversion+0x24>)
 8001eb2:	4013      	ands	r3, r2
 8001eb4:	f043 0204 	orr.w	r2, r3, #4
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001ebc:	bf00      	nop
 8001ebe:	370c      	adds	r7, #12
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec6:	4770      	bx	lr
 8001ec8:	7fffffc0 	.word	0x7fffffc0

08001ecc <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	b083      	sub	sp, #12
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	689b      	ldr	r3, [r3, #8]
 8001ed8:	f003 0304 	and.w	r3, r3, #4
 8001edc:	2b04      	cmp	r3, #4
 8001ede:	d101      	bne.n	8001ee4 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001ee0:	2301      	movs	r3, #1
 8001ee2:	e000      	b.n	8001ee6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001ee4:	2300      	movs	r3, #0
}
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	370c      	adds	r7, #12
 8001eea:	46bd      	mov	sp, r7
 8001eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef0:	4770      	bx	lr

08001ef2 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001ef2:	b480      	push	{r7}
 8001ef4:	b083      	sub	sp, #12
 8001ef6:	af00      	add	r7, sp, #0
 8001ef8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	689b      	ldr	r3, [r3, #8]
 8001efe:	f003 0308 	and.w	r3, r3, #8
 8001f02:	2b08      	cmp	r3, #8
 8001f04:	d101      	bne.n	8001f0a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001f06:	2301      	movs	r3, #1
 8001f08:	e000      	b.n	8001f0c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001f0a:	2300      	movs	r3, #0
}
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	370c      	adds	r7, #12
 8001f10:	46bd      	mov	sp, r7
 8001f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f16:	4770      	bx	lr

08001f18 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001f18:	b590      	push	{r4, r7, lr}
 8001f1a:	b089      	sub	sp, #36	@ 0x24
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f20:	2300      	movs	r3, #0
 8001f22:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001f24:	2300      	movs	r3, #0
 8001f26:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d101      	bne.n	8001f32 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001f2e:	2301      	movs	r3, #1
 8001f30:	e18f      	b.n	8002252 <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	68db      	ldr	r3, [r3, #12]
 8001f36:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d109      	bne.n	8001f54 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001f40:	6878      	ldr	r0, [r7, #4]
 8001f42:	f7ff f8ed 	bl	8001120 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2200      	movs	r2, #0
 8001f4a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2200      	movs	r2, #0
 8001f50:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4618      	mov	r0, r3
 8001f5a:	f7ff ff19 	bl	8001d90 <LL_ADC_IsDeepPowerDownEnabled>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d004      	beq.n	8001f6e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f7ff feff 	bl	8001d6c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4618      	mov	r0, r3
 8001f74:	f7ff ff34 	bl	8001de0 <LL_ADC_IsInternalRegulatorEnabled>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d114      	bne.n	8001fa8 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4618      	mov	r0, r3
 8001f84:	f7ff ff18 	bl	8001db8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001f88:	4b87      	ldr	r3, [pc, #540]	@ (80021a8 <HAL_ADC_Init+0x290>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	099b      	lsrs	r3, r3, #6
 8001f8e:	4a87      	ldr	r2, [pc, #540]	@ (80021ac <HAL_ADC_Init+0x294>)
 8001f90:	fba2 2303 	umull	r2, r3, r2, r3
 8001f94:	099b      	lsrs	r3, r3, #6
 8001f96:	3301      	adds	r3, #1
 8001f98:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001f9a:	e002      	b.n	8001fa2 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8001f9c:	68bb      	ldr	r3, [r7, #8]
 8001f9e:	3b01      	subs	r3, #1
 8001fa0:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001fa2:	68bb      	ldr	r3, [r7, #8]
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d1f9      	bne.n	8001f9c <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	4618      	mov	r0, r3
 8001fae:	f7ff ff17 	bl	8001de0 <LL_ADC_IsInternalRegulatorEnabled>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d10d      	bne.n	8001fd4 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fbc:	f043 0210 	orr.w	r2, r3, #16
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fc8:	f043 0201 	orr.w	r2, r3, #1
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001fd0:	2301      	movs	r3, #1
 8001fd2:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	4618      	mov	r0, r3
 8001fda:	f7ff ff77 	bl	8001ecc <LL_ADC_REG_IsConversionOngoing>
 8001fde:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fe4:	f003 0310 	and.w	r3, r3, #16
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	f040 8129 	bne.w	8002240 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001fee:	697b      	ldr	r3, [r7, #20]
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	f040 8125 	bne.w	8002240 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ffa:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001ffe:	f043 0202 	orr.w	r2, r3, #2
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4618      	mov	r0, r3
 800200c:	f7ff ff24 	bl	8001e58 <LL_ADC_IsEnabled>
 8002010:	4603      	mov	r3, r0
 8002012:	2b00      	cmp	r3, #0
 8002014:	d136      	bne.n	8002084 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	4a65      	ldr	r2, [pc, #404]	@ (80021b0 <HAL_ADC_Init+0x298>)
 800201c:	4293      	cmp	r3, r2
 800201e:	d004      	beq.n	800202a <HAL_ADC_Init+0x112>
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4a63      	ldr	r2, [pc, #396]	@ (80021b4 <HAL_ADC_Init+0x29c>)
 8002026:	4293      	cmp	r3, r2
 8002028:	d10e      	bne.n	8002048 <HAL_ADC_Init+0x130>
 800202a:	4861      	ldr	r0, [pc, #388]	@ (80021b0 <HAL_ADC_Init+0x298>)
 800202c:	f7ff ff14 	bl	8001e58 <LL_ADC_IsEnabled>
 8002030:	4604      	mov	r4, r0
 8002032:	4860      	ldr	r0, [pc, #384]	@ (80021b4 <HAL_ADC_Init+0x29c>)
 8002034:	f7ff ff10 	bl	8001e58 <LL_ADC_IsEnabled>
 8002038:	4603      	mov	r3, r0
 800203a:	4323      	orrs	r3, r4
 800203c:	2b00      	cmp	r3, #0
 800203e:	bf0c      	ite	eq
 8002040:	2301      	moveq	r3, #1
 8002042:	2300      	movne	r3, #0
 8002044:	b2db      	uxtb	r3, r3
 8002046:	e008      	b.n	800205a <HAL_ADC_Init+0x142>
 8002048:	485b      	ldr	r0, [pc, #364]	@ (80021b8 <HAL_ADC_Init+0x2a0>)
 800204a:	f7ff ff05 	bl	8001e58 <LL_ADC_IsEnabled>
 800204e:	4603      	mov	r3, r0
 8002050:	2b00      	cmp	r3, #0
 8002052:	bf0c      	ite	eq
 8002054:	2301      	moveq	r3, #1
 8002056:	2300      	movne	r3, #0
 8002058:	b2db      	uxtb	r3, r3
 800205a:	2b00      	cmp	r3, #0
 800205c:	d012      	beq.n	8002084 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	4a53      	ldr	r2, [pc, #332]	@ (80021b0 <HAL_ADC_Init+0x298>)
 8002064:	4293      	cmp	r3, r2
 8002066:	d004      	beq.n	8002072 <HAL_ADC_Init+0x15a>
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	4a51      	ldr	r2, [pc, #324]	@ (80021b4 <HAL_ADC_Init+0x29c>)
 800206e:	4293      	cmp	r3, r2
 8002070:	d101      	bne.n	8002076 <HAL_ADC_Init+0x15e>
 8002072:	4a52      	ldr	r2, [pc, #328]	@ (80021bc <HAL_ADC_Init+0x2a4>)
 8002074:	e000      	b.n	8002078 <HAL_ADC_Init+0x160>
 8002076:	4a52      	ldr	r2, [pc, #328]	@ (80021c0 <HAL_ADC_Init+0x2a8>)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	4619      	mov	r1, r3
 800207e:	4610      	mov	r0, r2
 8002080:	f7ff fd0a 	bl	8001a98 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8002084:	f7ff fce6 	bl	8001a54 <HAL_GetREVID>
 8002088:	4603      	mov	r3, r0
 800208a:	f241 0203 	movw	r2, #4099	@ 0x1003
 800208e:	4293      	cmp	r3, r2
 8002090:	d914      	bls.n	80020bc <HAL_ADC_Init+0x1a4>
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	689b      	ldr	r3, [r3, #8]
 8002096:	2b10      	cmp	r3, #16
 8002098:	d110      	bne.n	80020bc <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	7d5b      	ldrb	r3, [r3, #21]
 800209e:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80020a4:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80020aa:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	7f1b      	ldrb	r3, [r3, #28]
 80020b0:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 80020b2:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80020b4:	f043 030c 	orr.w	r3, r3, #12
 80020b8:	61bb      	str	r3, [r7, #24]
 80020ba:	e00d      	b.n	80020d8 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	7d5b      	ldrb	r3, [r3, #21]
 80020c0:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80020c6:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80020cc:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	7f1b      	ldrb	r3, [r3, #28]
 80020d2:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80020d4:	4313      	orrs	r3, r2
 80020d6:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	7f1b      	ldrb	r3, [r3, #28]
 80020dc:	2b01      	cmp	r3, #1
 80020de:	d106      	bne.n	80020ee <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	6a1b      	ldr	r3, [r3, #32]
 80020e4:	3b01      	subs	r3, #1
 80020e6:	045b      	lsls	r3, r3, #17
 80020e8:	69ba      	ldr	r2, [r7, #24]
 80020ea:	4313      	orrs	r3, r2
 80020ec:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d009      	beq.n	800210a <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020fa:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002102:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002104:	69ba      	ldr	r2, [r7, #24]
 8002106:	4313      	orrs	r3, r2
 8002108:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	68da      	ldr	r2, [r3, #12]
 8002110:	4b2c      	ldr	r3, [pc, #176]	@ (80021c4 <HAL_ADC_Init+0x2ac>)
 8002112:	4013      	ands	r3, r2
 8002114:	687a      	ldr	r2, [r7, #4]
 8002116:	6812      	ldr	r2, [r2, #0]
 8002118:	69b9      	ldr	r1, [r7, #24]
 800211a:	430b      	orrs	r3, r1
 800211c:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	4618      	mov	r0, r3
 8002124:	f7ff fed2 	bl	8001ecc <LL_ADC_REG_IsConversionOngoing>
 8002128:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	4618      	mov	r0, r3
 8002130:	f7ff fedf 	bl	8001ef2 <LL_ADC_INJ_IsConversionOngoing>
 8002134:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002136:	693b      	ldr	r3, [r7, #16]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d15f      	bne.n	80021fc <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	2b00      	cmp	r3, #0
 8002140:	d15c      	bne.n	80021fc <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	7d1b      	ldrb	r3, [r3, #20]
 8002146:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 800214c:	4313      	orrs	r3, r2
 800214e:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	68da      	ldr	r2, [r3, #12]
 8002156:	4b1c      	ldr	r3, [pc, #112]	@ (80021c8 <HAL_ADC_Init+0x2b0>)
 8002158:	4013      	ands	r3, r2
 800215a:	687a      	ldr	r2, [r7, #4]
 800215c:	6812      	ldr	r2, [r2, #0]
 800215e:	69b9      	ldr	r1, [r7, #24]
 8002160:	430b      	orrs	r3, r1
 8002162:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800216a:	2b01      	cmp	r3, #1
 800216c:	d130      	bne.n	80021d0 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002172:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	691a      	ldr	r2, [r3, #16]
 800217a:	4b14      	ldr	r3, [pc, #80]	@ (80021cc <HAL_ADC_Init+0x2b4>)
 800217c:	4013      	ands	r3, r2
 800217e:	687a      	ldr	r2, [r7, #4]
 8002180:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002182:	3a01      	subs	r2, #1
 8002184:	0411      	lsls	r1, r2, #16
 8002186:	687a      	ldr	r2, [r7, #4]
 8002188:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800218a:	4311      	orrs	r1, r2
 800218c:	687a      	ldr	r2, [r7, #4]
 800218e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002190:	4311      	orrs	r1, r2
 8002192:	687a      	ldr	r2, [r7, #4]
 8002194:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002196:	430a      	orrs	r2, r1
 8002198:	431a      	orrs	r2, r3
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f042 0201 	orr.w	r2, r2, #1
 80021a2:	611a      	str	r2, [r3, #16]
 80021a4:	e01c      	b.n	80021e0 <HAL_ADC_Init+0x2c8>
 80021a6:	bf00      	nop
 80021a8:	24000000 	.word	0x24000000
 80021ac:	053e2d63 	.word	0x053e2d63
 80021b0:	40022000 	.word	0x40022000
 80021b4:	40022100 	.word	0x40022100
 80021b8:	58026000 	.word	0x58026000
 80021bc:	40022300 	.word	0x40022300
 80021c0:	58026300 	.word	0x58026300
 80021c4:	fff0c003 	.word	0xfff0c003
 80021c8:	ffffbffc 	.word	0xffffbffc
 80021cc:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	691a      	ldr	r2, [r3, #16]
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f022 0201 	bic.w	r2, r2, #1
 80021de:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	691b      	ldr	r3, [r3, #16]
 80021e6:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	430a      	orrs	r2, r1
 80021f4:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 80021f6:	6878      	ldr	r0, [r7, #4]
 80021f8:	f000 fd6c 	bl	8002cd4 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	68db      	ldr	r3, [r3, #12]
 8002200:	2b01      	cmp	r3, #1
 8002202:	d10c      	bne.n	800221e <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800220a:	f023 010f 	bic.w	r1, r3, #15
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	699b      	ldr	r3, [r3, #24]
 8002212:	1e5a      	subs	r2, r3, #1
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	430a      	orrs	r2, r1
 800221a:	631a      	str	r2, [r3, #48]	@ 0x30
 800221c:	e007      	b.n	800222e <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f022 020f 	bic.w	r2, r2, #15
 800222c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002232:	f023 0303 	bic.w	r3, r3, #3
 8002236:	f043 0201 	orr.w	r2, r3, #1
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	655a      	str	r2, [r3, #84]	@ 0x54
 800223e:	e007      	b.n	8002250 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002244:	f043 0210 	orr.w	r2, r3, #16
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800224c:	2301      	movs	r3, #1
 800224e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002250:	7ffb      	ldrb	r3, [r7, #31]
}
 8002252:	4618      	mov	r0, r3
 8002254:	3724      	adds	r7, #36	@ 0x24
 8002256:	46bd      	mov	sp, r7
 8002258:	bd90      	pop	{r4, r7, pc}
 800225a:	bf00      	nop

0800225c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b086      	sub	sp, #24
 8002260:	af00      	add	r7, sp, #0
 8002262:	60f8      	str	r0, [r7, #12]
 8002264:	60b9      	str	r1, [r7, #8]
 8002266:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4a55      	ldr	r2, [pc, #340]	@ (80023c4 <HAL_ADC_Start_DMA+0x168>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d004      	beq.n	800227c <HAL_ADC_Start_DMA+0x20>
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	4a54      	ldr	r2, [pc, #336]	@ (80023c8 <HAL_ADC_Start_DMA+0x16c>)
 8002278:	4293      	cmp	r3, r2
 800227a:	d101      	bne.n	8002280 <HAL_ADC_Start_DMA+0x24>
 800227c:	4b53      	ldr	r3, [pc, #332]	@ (80023cc <HAL_ADC_Start_DMA+0x170>)
 800227e:	e000      	b.n	8002282 <HAL_ADC_Start_DMA+0x26>
 8002280:	4b53      	ldr	r3, [pc, #332]	@ (80023d0 <HAL_ADC_Start_DMA+0x174>)
 8002282:	4618      	mov	r0, r3
 8002284:	f7ff fd64 	bl	8001d50 <LL_ADC_GetMultimode>
 8002288:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	4618      	mov	r0, r3
 8002290:	f7ff fe1c 	bl	8001ecc <LL_ADC_REG_IsConversionOngoing>
 8002294:	4603      	mov	r3, r0
 8002296:	2b00      	cmp	r3, #0
 8002298:	f040 808c 	bne.w	80023b4 <HAL_ADC_Start_DMA+0x158>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80022a2:	2b01      	cmp	r3, #1
 80022a4:	d101      	bne.n	80022aa <HAL_ADC_Start_DMA+0x4e>
 80022a6:	2302      	movs	r3, #2
 80022a8:	e087      	b.n	80023ba <HAL_ADC_Start_DMA+0x15e>
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	2201      	movs	r2, #1
 80022ae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80022b2:	693b      	ldr	r3, [r7, #16]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d005      	beq.n	80022c4 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80022b8:	693b      	ldr	r3, [r7, #16]
 80022ba:	2b05      	cmp	r3, #5
 80022bc:	d002      	beq.n	80022c4 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80022be:	693b      	ldr	r3, [r7, #16]
 80022c0:	2b09      	cmp	r3, #9
 80022c2:	d170      	bne.n	80023a6 <HAL_ADC_Start_DMA+0x14a>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80022c4:	68f8      	ldr	r0, [r7, #12]
 80022c6:	f000 fb87 	bl	80029d8 <ADC_Enable>
 80022ca:	4603      	mov	r3, r0
 80022cc:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80022ce:	7dfb      	ldrb	r3, [r7, #23]
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d163      	bne.n	800239c <HAL_ADC_Start_DMA+0x140>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80022d8:	4b3e      	ldr	r3, [pc, #248]	@ (80023d4 <HAL_ADC_Start_DMA+0x178>)
 80022da:	4013      	ands	r3, r2
 80022dc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	4a37      	ldr	r2, [pc, #220]	@ (80023c8 <HAL_ADC_Start_DMA+0x16c>)
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d002      	beq.n	80022f4 <HAL_ADC_Start_DMA+0x98>
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	e000      	b.n	80022f6 <HAL_ADC_Start_DMA+0x9a>
 80022f4:	4b33      	ldr	r3, [pc, #204]	@ (80023c4 <HAL_ADC_Start_DMA+0x168>)
 80022f6:	68fa      	ldr	r2, [r7, #12]
 80022f8:	6812      	ldr	r2, [r2, #0]
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d002      	beq.n	8002304 <HAL_ADC_Start_DMA+0xa8>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80022fe:	693b      	ldr	r3, [r7, #16]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d105      	bne.n	8002310 <HAL_ADC_Start_DMA+0xb4>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002308:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002314:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002318:	2b00      	cmp	r3, #0
 800231a:	d006      	beq.n	800232a <HAL_ADC_Start_DMA+0xce>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002320:	f023 0206 	bic.w	r2, r3, #6
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	659a      	str	r2, [r3, #88]	@ 0x58
 8002328:	e002      	b.n	8002330 <HAL_ADC_Start_DMA+0xd4>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	2200      	movs	r2, #0
 800232e:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002334:	4a28      	ldr	r2, [pc, #160]	@ (80023d8 <HAL_ADC_Start_DMA+0x17c>)
 8002336:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800233c:	4a27      	ldr	r2, [pc, #156]	@ (80023dc <HAL_ADC_Start_DMA+0x180>)
 800233e:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002344:	4a26      	ldr	r2, [pc, #152]	@ (80023e0 <HAL_ADC_Start_DMA+0x184>)
 8002346:	64da      	str	r2, [r3, #76]	@ 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	221c      	movs	r2, #28
 800234e:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	2200      	movs	r2, #0
 8002354:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	685a      	ldr	r2, [r3, #4]
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f042 0210 	orr.w	r2, r2, #16
 8002366:	605a      	str	r2, [r3, #4]
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
        }

#else
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	681a      	ldr	r2, [r3, #0]
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002370:	4619      	mov	r1, r3
 8002372:	4610      	mov	r0, r2
 8002374:	f7ff fc8a 	bl	8001c8c <LL_ADC_REG_SetDataTransferMode>
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	3340      	adds	r3, #64	@ 0x40
 8002382:	4619      	mov	r1, r3
 8002384:	68ba      	ldr	r2, [r7, #8]
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	f001 fbca 	bl	8003b20 <HAL_DMA_Start_IT>
 800238c:	4603      	mov	r3, r0
 800238e:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4618      	mov	r0, r3
 8002396:	f7ff fd85 	bl	8001ea4 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800239a:	e00d      	b.n	80023b8 <HAL_ADC_Start_DMA+0x15c>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	2200      	movs	r2, #0
 80023a0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      if (tmp_hal_status == HAL_OK)
 80023a4:	e008      	b.n	80023b8 <HAL_ADC_Start_DMA+0x15c>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 80023a6:	2301      	movs	r3, #1
 80023a8:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	2200      	movs	r2, #0
 80023ae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 80023b2:	e001      	b.n	80023b8 <HAL_ADC_Start_DMA+0x15c>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80023b4:	2302      	movs	r3, #2
 80023b6:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80023b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80023ba:	4618      	mov	r0, r3
 80023bc:	3718      	adds	r7, #24
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}
 80023c2:	bf00      	nop
 80023c4:	40022000 	.word	0x40022000
 80023c8:	40022100 	.word	0x40022100
 80023cc:	40022300 	.word	0x40022300
 80023d0:	58026300 	.word	0x58026300
 80023d4:	fffff0fe 	.word	0xfffff0fe
 80023d8:	08002bab 	.word	0x08002bab
 80023dc:	08002c83 	.word	0x08002c83
 80023e0:	08002c9f 	.word	0x08002c9f

080023e4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80023e4:	b480      	push	{r7}
 80023e6:	b083      	sub	sp, #12
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80023ec:	bf00      	nop
 80023ee:	370c      	adds	r7, #12
 80023f0:	46bd      	mov	sp, r7
 80023f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f6:	4770      	bx	lr

080023f8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80023f8:	b590      	push	{r4, r7, lr}
 80023fa:	b08d      	sub	sp, #52	@ 0x34
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
 8002400:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002402:	2300      	movs	r3, #0
 8002404:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8002408:	2300      	movs	r3, #0
 800240a:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	68db      	ldr	r3, [r3, #12]
 8002410:	4a65      	ldr	r2, [pc, #404]	@ (80025a8 <HAL_ADC_ConfigChannel+0x1b0>)
 8002412:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800241a:	2b01      	cmp	r3, #1
 800241c:	d101      	bne.n	8002422 <HAL_ADC_ConfigChannel+0x2a>
 800241e:	2302      	movs	r3, #2
 8002420:	e2c7      	b.n	80029b2 <HAL_ADC_ConfigChannel+0x5ba>
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	2201      	movs	r2, #1
 8002426:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	4618      	mov	r0, r3
 8002430:	f7ff fd4c 	bl	8001ecc <LL_ADC_REG_IsConversionOngoing>
 8002434:	4603      	mov	r3, r0
 8002436:	2b00      	cmp	r3, #0
 8002438:	f040 82ac 	bne.w	8002994 <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	2b00      	cmp	r3, #0
 8002442:	db2c      	blt.n	800249e <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800244c:	2b00      	cmp	r3, #0
 800244e:	d108      	bne.n	8002462 <HAL_ADC_ConfigChannel+0x6a>
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	0e9b      	lsrs	r3, r3, #26
 8002456:	f003 031f 	and.w	r3, r3, #31
 800245a:	2201      	movs	r2, #1
 800245c:	fa02 f303 	lsl.w	r3, r2, r3
 8002460:	e016      	b.n	8002490 <HAL_ADC_ConfigChannel+0x98>
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002468:	697b      	ldr	r3, [r7, #20]
 800246a:	fa93 f3a3 	rbit	r3, r3
 800246e:	613b      	str	r3, [r7, #16]
  return result;
 8002470:	693b      	ldr	r3, [r7, #16]
 8002472:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002474:	69bb      	ldr	r3, [r7, #24]
 8002476:	2b00      	cmp	r3, #0
 8002478:	d101      	bne.n	800247e <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 800247a:	2320      	movs	r3, #32
 800247c:	e003      	b.n	8002486 <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 800247e:	69bb      	ldr	r3, [r7, #24]
 8002480:	fab3 f383 	clz	r3, r3
 8002484:	b2db      	uxtb	r3, r3
 8002486:	f003 031f 	and.w	r3, r3, #31
 800248a:	2201      	movs	r2, #1
 800248c:	fa02 f303 	lsl.w	r3, r2, r3
 8002490:	687a      	ldr	r2, [r7, #4]
 8002492:	6812      	ldr	r2, [r2, #0]
 8002494:	69d1      	ldr	r1, [r2, #28]
 8002496:	687a      	ldr	r2, [r7, #4]
 8002498:	6812      	ldr	r2, [r2, #0]
 800249a:	430b      	orrs	r3, r1
 800249c:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6818      	ldr	r0, [r3, #0]
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	6859      	ldr	r1, [r3, #4]
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	461a      	mov	r2, r3
 80024ac:	f7ff fbc2 	bl	8001c34 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4618      	mov	r0, r3
 80024b6:	f7ff fd09 	bl	8001ecc <LL_ADC_REG_IsConversionOngoing>
 80024ba:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4618      	mov	r0, r3
 80024c2:	f7ff fd16 	bl	8001ef2 <LL_ADC_INJ_IsConversionOngoing>
 80024c6:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80024c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	f040 80b8 	bne.w	8002640 <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80024d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	f040 80b4 	bne.w	8002640 <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6818      	ldr	r0, [r3, #0]
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	6819      	ldr	r1, [r3, #0]
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	689b      	ldr	r3, [r3, #8]
 80024e4:	461a      	mov	r2, r3
 80024e6:	f7ff fbe4 	bl	8001cb2 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80024ea:	4b30      	ldr	r3, [pc, #192]	@ (80025ac <HAL_ADC_ConfigChannel+0x1b4>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80024f2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80024f6:	d10b      	bne.n	8002510 <HAL_ADC_ConfigChannel+0x118>
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	695a      	ldr	r2, [r3, #20]
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	68db      	ldr	r3, [r3, #12]
 8002502:	089b      	lsrs	r3, r3, #2
 8002504:	f003 0307 	and.w	r3, r3, #7
 8002508:	005b      	lsls	r3, r3, #1
 800250a:	fa02 f303 	lsl.w	r3, r2, r3
 800250e:	e01d      	b.n	800254c <HAL_ADC_ConfigChannel+0x154>
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	68db      	ldr	r3, [r3, #12]
 8002516:	f003 0310 	and.w	r3, r3, #16
 800251a:	2b00      	cmp	r3, #0
 800251c:	d10b      	bne.n	8002536 <HAL_ADC_ConfigChannel+0x13e>
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	695a      	ldr	r2, [r3, #20]
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	68db      	ldr	r3, [r3, #12]
 8002528:	089b      	lsrs	r3, r3, #2
 800252a:	f003 0307 	and.w	r3, r3, #7
 800252e:	005b      	lsls	r3, r3, #1
 8002530:	fa02 f303 	lsl.w	r3, r2, r3
 8002534:	e00a      	b.n	800254c <HAL_ADC_ConfigChannel+0x154>
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	695a      	ldr	r2, [r3, #20]
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	68db      	ldr	r3, [r3, #12]
 8002540:	089b      	lsrs	r3, r3, #2
 8002542:	f003 0304 	and.w	r3, r3, #4
 8002546:	005b      	lsls	r3, r3, #1
 8002548:	fa02 f303 	lsl.w	r3, r2, r3
 800254c:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	691b      	ldr	r3, [r3, #16]
 8002552:	2b04      	cmp	r3, #4
 8002554:	d02c      	beq.n	80025b0 <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6818      	ldr	r0, [r3, #0]
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	6919      	ldr	r1, [r3, #16]
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	681a      	ldr	r2, [r3, #0]
 8002562:	6a3b      	ldr	r3, [r7, #32]
 8002564:	f7ff faff 	bl	8001b66 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6818      	ldr	r0, [r3, #0]
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	6919      	ldr	r1, [r3, #16]
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	7e5b      	ldrb	r3, [r3, #25]
 8002574:	2b01      	cmp	r3, #1
 8002576:	d102      	bne.n	800257e <HAL_ADC_ConfigChannel+0x186>
 8002578:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800257c:	e000      	b.n	8002580 <HAL_ADC_ConfigChannel+0x188>
 800257e:	2300      	movs	r3, #0
 8002580:	461a      	mov	r2, r3
 8002582:	f7ff fb29 	bl	8001bd8 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6818      	ldr	r0, [r3, #0]
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	6919      	ldr	r1, [r3, #16]
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	7e1b      	ldrb	r3, [r3, #24]
 8002592:	2b01      	cmp	r3, #1
 8002594:	d102      	bne.n	800259c <HAL_ADC_ConfigChannel+0x1a4>
 8002596:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800259a:	e000      	b.n	800259e <HAL_ADC_ConfigChannel+0x1a6>
 800259c:	2300      	movs	r3, #0
 800259e:	461a      	mov	r2, r3
 80025a0:	f7ff fb01 	bl	8001ba6 <LL_ADC_SetDataRightShift>
 80025a4:	e04c      	b.n	8002640 <HAL_ADC_ConfigChannel+0x248>
 80025a6:	bf00      	nop
 80025a8:	47ff0000 	.word	0x47ff0000
 80025ac:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025b6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	069b      	lsls	r3, r3, #26
 80025c0:	429a      	cmp	r2, r3
 80025c2:	d107      	bne.n	80025d4 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80025d2:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80025da:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	069b      	lsls	r3, r3, #26
 80025e4:	429a      	cmp	r2, r3
 80025e6:	d107      	bne.n	80025f8 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80025f6:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80025fe:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	069b      	lsls	r3, r3, #26
 8002608:	429a      	cmp	r2, r3
 800260a:	d107      	bne.n	800261c <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800261a:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002622:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	069b      	lsls	r3, r3, #26
 800262c:	429a      	cmp	r2, r3
 800262e:	d107      	bne.n	8002640 <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800263e:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	4618      	mov	r0, r3
 8002646:	f7ff fc07 	bl	8001e58 <LL_ADC_IsEnabled>
 800264a:	4603      	mov	r3, r0
 800264c:	2b00      	cmp	r3, #0
 800264e:	f040 81aa 	bne.w	80029a6 <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6818      	ldr	r0, [r3, #0]
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	6819      	ldr	r1, [r3, #0]
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	68db      	ldr	r3, [r3, #12]
 800265e:	461a      	mov	r2, r3
 8002660:	f7ff fb52 	bl	8001d08 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	68db      	ldr	r3, [r3, #12]
 8002668:	4a87      	ldr	r2, [pc, #540]	@ (8002888 <HAL_ADC_ConfigChannel+0x490>)
 800266a:	4293      	cmp	r3, r2
 800266c:	f040 809a 	bne.w	80027a4 <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681a      	ldr	r2, [r3, #0]
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4984      	ldr	r1, [pc, #528]	@ (800288c <HAL_ADC_ConfigChannel+0x494>)
 800267a:	428b      	cmp	r3, r1
 800267c:	d147      	bne.n	800270e <HAL_ADC_ConfigChannel+0x316>
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	4983      	ldr	r1, [pc, #524]	@ (8002890 <HAL_ADC_ConfigChannel+0x498>)
 8002684:	428b      	cmp	r3, r1
 8002686:	d040      	beq.n	800270a <HAL_ADC_ConfigChannel+0x312>
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4981      	ldr	r1, [pc, #516]	@ (8002894 <HAL_ADC_ConfigChannel+0x49c>)
 800268e:	428b      	cmp	r3, r1
 8002690:	d039      	beq.n	8002706 <HAL_ADC_ConfigChannel+0x30e>
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	4980      	ldr	r1, [pc, #512]	@ (8002898 <HAL_ADC_ConfigChannel+0x4a0>)
 8002698:	428b      	cmp	r3, r1
 800269a:	d032      	beq.n	8002702 <HAL_ADC_ConfigChannel+0x30a>
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	497e      	ldr	r1, [pc, #504]	@ (800289c <HAL_ADC_ConfigChannel+0x4a4>)
 80026a2:	428b      	cmp	r3, r1
 80026a4:	d02b      	beq.n	80026fe <HAL_ADC_ConfigChannel+0x306>
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	497d      	ldr	r1, [pc, #500]	@ (80028a0 <HAL_ADC_ConfigChannel+0x4a8>)
 80026ac:	428b      	cmp	r3, r1
 80026ae:	d024      	beq.n	80026fa <HAL_ADC_ConfigChannel+0x302>
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	497b      	ldr	r1, [pc, #492]	@ (80028a4 <HAL_ADC_ConfigChannel+0x4ac>)
 80026b6:	428b      	cmp	r3, r1
 80026b8:	d01d      	beq.n	80026f6 <HAL_ADC_ConfigChannel+0x2fe>
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	497a      	ldr	r1, [pc, #488]	@ (80028a8 <HAL_ADC_ConfigChannel+0x4b0>)
 80026c0:	428b      	cmp	r3, r1
 80026c2:	d016      	beq.n	80026f2 <HAL_ADC_ConfigChannel+0x2fa>
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4978      	ldr	r1, [pc, #480]	@ (80028ac <HAL_ADC_ConfigChannel+0x4b4>)
 80026ca:	428b      	cmp	r3, r1
 80026cc:	d00f      	beq.n	80026ee <HAL_ADC_ConfigChannel+0x2f6>
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	4977      	ldr	r1, [pc, #476]	@ (80028b0 <HAL_ADC_ConfigChannel+0x4b8>)
 80026d4:	428b      	cmp	r3, r1
 80026d6:	d008      	beq.n	80026ea <HAL_ADC_ConfigChannel+0x2f2>
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4975      	ldr	r1, [pc, #468]	@ (80028b4 <HAL_ADC_ConfigChannel+0x4bc>)
 80026de:	428b      	cmp	r3, r1
 80026e0:	d101      	bne.n	80026e6 <HAL_ADC_ConfigChannel+0x2ee>
 80026e2:	4b75      	ldr	r3, [pc, #468]	@ (80028b8 <HAL_ADC_ConfigChannel+0x4c0>)
 80026e4:	e05a      	b.n	800279c <HAL_ADC_ConfigChannel+0x3a4>
 80026e6:	2300      	movs	r3, #0
 80026e8:	e058      	b.n	800279c <HAL_ADC_ConfigChannel+0x3a4>
 80026ea:	4b74      	ldr	r3, [pc, #464]	@ (80028bc <HAL_ADC_ConfigChannel+0x4c4>)
 80026ec:	e056      	b.n	800279c <HAL_ADC_ConfigChannel+0x3a4>
 80026ee:	4b74      	ldr	r3, [pc, #464]	@ (80028c0 <HAL_ADC_ConfigChannel+0x4c8>)
 80026f0:	e054      	b.n	800279c <HAL_ADC_ConfigChannel+0x3a4>
 80026f2:	4b6e      	ldr	r3, [pc, #440]	@ (80028ac <HAL_ADC_ConfigChannel+0x4b4>)
 80026f4:	e052      	b.n	800279c <HAL_ADC_ConfigChannel+0x3a4>
 80026f6:	4b6c      	ldr	r3, [pc, #432]	@ (80028a8 <HAL_ADC_ConfigChannel+0x4b0>)
 80026f8:	e050      	b.n	800279c <HAL_ADC_ConfigChannel+0x3a4>
 80026fa:	4b72      	ldr	r3, [pc, #456]	@ (80028c4 <HAL_ADC_ConfigChannel+0x4cc>)
 80026fc:	e04e      	b.n	800279c <HAL_ADC_ConfigChannel+0x3a4>
 80026fe:	4b72      	ldr	r3, [pc, #456]	@ (80028c8 <HAL_ADC_ConfigChannel+0x4d0>)
 8002700:	e04c      	b.n	800279c <HAL_ADC_ConfigChannel+0x3a4>
 8002702:	4b72      	ldr	r3, [pc, #456]	@ (80028cc <HAL_ADC_ConfigChannel+0x4d4>)
 8002704:	e04a      	b.n	800279c <HAL_ADC_ConfigChannel+0x3a4>
 8002706:	4b72      	ldr	r3, [pc, #456]	@ (80028d0 <HAL_ADC_ConfigChannel+0x4d8>)
 8002708:	e048      	b.n	800279c <HAL_ADC_ConfigChannel+0x3a4>
 800270a:	2301      	movs	r3, #1
 800270c:	e046      	b.n	800279c <HAL_ADC_ConfigChannel+0x3a4>
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4970      	ldr	r1, [pc, #448]	@ (80028d4 <HAL_ADC_ConfigChannel+0x4dc>)
 8002714:	428b      	cmp	r3, r1
 8002716:	d140      	bne.n	800279a <HAL_ADC_ConfigChannel+0x3a2>
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	495c      	ldr	r1, [pc, #368]	@ (8002890 <HAL_ADC_ConfigChannel+0x498>)
 800271e:	428b      	cmp	r3, r1
 8002720:	d039      	beq.n	8002796 <HAL_ADC_ConfigChannel+0x39e>
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	495b      	ldr	r1, [pc, #364]	@ (8002894 <HAL_ADC_ConfigChannel+0x49c>)
 8002728:	428b      	cmp	r3, r1
 800272a:	d032      	beq.n	8002792 <HAL_ADC_ConfigChannel+0x39a>
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4959      	ldr	r1, [pc, #356]	@ (8002898 <HAL_ADC_ConfigChannel+0x4a0>)
 8002732:	428b      	cmp	r3, r1
 8002734:	d02b      	beq.n	800278e <HAL_ADC_ConfigChannel+0x396>
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	4958      	ldr	r1, [pc, #352]	@ (800289c <HAL_ADC_ConfigChannel+0x4a4>)
 800273c:	428b      	cmp	r3, r1
 800273e:	d024      	beq.n	800278a <HAL_ADC_ConfigChannel+0x392>
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	4956      	ldr	r1, [pc, #344]	@ (80028a0 <HAL_ADC_ConfigChannel+0x4a8>)
 8002746:	428b      	cmp	r3, r1
 8002748:	d01d      	beq.n	8002786 <HAL_ADC_ConfigChannel+0x38e>
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	4955      	ldr	r1, [pc, #340]	@ (80028a4 <HAL_ADC_ConfigChannel+0x4ac>)
 8002750:	428b      	cmp	r3, r1
 8002752:	d016      	beq.n	8002782 <HAL_ADC_ConfigChannel+0x38a>
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4953      	ldr	r1, [pc, #332]	@ (80028a8 <HAL_ADC_ConfigChannel+0x4b0>)
 800275a:	428b      	cmp	r3, r1
 800275c:	d00f      	beq.n	800277e <HAL_ADC_ConfigChannel+0x386>
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4952      	ldr	r1, [pc, #328]	@ (80028ac <HAL_ADC_ConfigChannel+0x4b4>)
 8002764:	428b      	cmp	r3, r1
 8002766:	d008      	beq.n	800277a <HAL_ADC_ConfigChannel+0x382>
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4951      	ldr	r1, [pc, #324]	@ (80028b4 <HAL_ADC_ConfigChannel+0x4bc>)
 800276e:	428b      	cmp	r3, r1
 8002770:	d101      	bne.n	8002776 <HAL_ADC_ConfigChannel+0x37e>
 8002772:	4b51      	ldr	r3, [pc, #324]	@ (80028b8 <HAL_ADC_ConfigChannel+0x4c0>)
 8002774:	e012      	b.n	800279c <HAL_ADC_ConfigChannel+0x3a4>
 8002776:	2300      	movs	r3, #0
 8002778:	e010      	b.n	800279c <HAL_ADC_ConfigChannel+0x3a4>
 800277a:	4b51      	ldr	r3, [pc, #324]	@ (80028c0 <HAL_ADC_ConfigChannel+0x4c8>)
 800277c:	e00e      	b.n	800279c <HAL_ADC_ConfigChannel+0x3a4>
 800277e:	4b4b      	ldr	r3, [pc, #300]	@ (80028ac <HAL_ADC_ConfigChannel+0x4b4>)
 8002780:	e00c      	b.n	800279c <HAL_ADC_ConfigChannel+0x3a4>
 8002782:	4b49      	ldr	r3, [pc, #292]	@ (80028a8 <HAL_ADC_ConfigChannel+0x4b0>)
 8002784:	e00a      	b.n	800279c <HAL_ADC_ConfigChannel+0x3a4>
 8002786:	4b4f      	ldr	r3, [pc, #316]	@ (80028c4 <HAL_ADC_ConfigChannel+0x4cc>)
 8002788:	e008      	b.n	800279c <HAL_ADC_ConfigChannel+0x3a4>
 800278a:	4b4f      	ldr	r3, [pc, #316]	@ (80028c8 <HAL_ADC_ConfigChannel+0x4d0>)
 800278c:	e006      	b.n	800279c <HAL_ADC_ConfigChannel+0x3a4>
 800278e:	4b4f      	ldr	r3, [pc, #316]	@ (80028cc <HAL_ADC_ConfigChannel+0x4d4>)
 8002790:	e004      	b.n	800279c <HAL_ADC_ConfigChannel+0x3a4>
 8002792:	4b4f      	ldr	r3, [pc, #316]	@ (80028d0 <HAL_ADC_ConfigChannel+0x4d8>)
 8002794:	e002      	b.n	800279c <HAL_ADC_ConfigChannel+0x3a4>
 8002796:	2301      	movs	r3, #1
 8002798:	e000      	b.n	800279c <HAL_ADC_ConfigChannel+0x3a4>
 800279a:	2300      	movs	r3, #0
 800279c:	4619      	mov	r1, r3
 800279e:	4610      	mov	r0, r2
 80027a0:	f7ff f9ae 	bl	8001b00 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	f280 80fc 	bge.w	80029a6 <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4a36      	ldr	r2, [pc, #216]	@ (800288c <HAL_ADC_ConfigChannel+0x494>)
 80027b4:	4293      	cmp	r3, r2
 80027b6:	d004      	beq.n	80027c2 <HAL_ADC_ConfigChannel+0x3ca>
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	4a45      	ldr	r2, [pc, #276]	@ (80028d4 <HAL_ADC_ConfigChannel+0x4dc>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	d101      	bne.n	80027c6 <HAL_ADC_ConfigChannel+0x3ce>
 80027c2:	4b45      	ldr	r3, [pc, #276]	@ (80028d8 <HAL_ADC_ConfigChannel+0x4e0>)
 80027c4:	e000      	b.n	80027c8 <HAL_ADC_ConfigChannel+0x3d0>
 80027c6:	4b45      	ldr	r3, [pc, #276]	@ (80028dc <HAL_ADC_ConfigChannel+0x4e4>)
 80027c8:	4618      	mov	r0, r3
 80027ca:	f7ff f98b 	bl	8001ae4 <LL_ADC_GetCommonPathInternalCh>
 80027ce:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	4a2d      	ldr	r2, [pc, #180]	@ (800288c <HAL_ADC_ConfigChannel+0x494>)
 80027d6:	4293      	cmp	r3, r2
 80027d8:	d004      	beq.n	80027e4 <HAL_ADC_ConfigChannel+0x3ec>
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	4a3d      	ldr	r2, [pc, #244]	@ (80028d4 <HAL_ADC_ConfigChannel+0x4dc>)
 80027e0:	4293      	cmp	r3, r2
 80027e2:	d10e      	bne.n	8002802 <HAL_ADC_ConfigChannel+0x40a>
 80027e4:	4829      	ldr	r0, [pc, #164]	@ (800288c <HAL_ADC_ConfigChannel+0x494>)
 80027e6:	f7ff fb37 	bl	8001e58 <LL_ADC_IsEnabled>
 80027ea:	4604      	mov	r4, r0
 80027ec:	4839      	ldr	r0, [pc, #228]	@ (80028d4 <HAL_ADC_ConfigChannel+0x4dc>)
 80027ee:	f7ff fb33 	bl	8001e58 <LL_ADC_IsEnabled>
 80027f2:	4603      	mov	r3, r0
 80027f4:	4323      	orrs	r3, r4
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	bf0c      	ite	eq
 80027fa:	2301      	moveq	r3, #1
 80027fc:	2300      	movne	r3, #0
 80027fe:	b2db      	uxtb	r3, r3
 8002800:	e008      	b.n	8002814 <HAL_ADC_ConfigChannel+0x41c>
 8002802:	4837      	ldr	r0, [pc, #220]	@ (80028e0 <HAL_ADC_ConfigChannel+0x4e8>)
 8002804:	f7ff fb28 	bl	8001e58 <LL_ADC_IsEnabled>
 8002808:	4603      	mov	r3, r0
 800280a:	2b00      	cmp	r3, #0
 800280c:	bf0c      	ite	eq
 800280e:	2301      	moveq	r3, #1
 8002810:	2300      	movne	r3, #0
 8002812:	b2db      	uxtb	r3, r3
 8002814:	2b00      	cmp	r3, #0
 8002816:	f000 80b3 	beq.w	8002980 <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	4a31      	ldr	r2, [pc, #196]	@ (80028e4 <HAL_ADC_ConfigChannel+0x4ec>)
 8002820:	4293      	cmp	r3, r2
 8002822:	d165      	bne.n	80028f0 <HAL_ADC_ConfigChannel+0x4f8>
 8002824:	69fb      	ldr	r3, [r7, #28]
 8002826:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800282a:	2b00      	cmp	r3, #0
 800282c:	d160      	bne.n	80028f0 <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	4a2b      	ldr	r2, [pc, #172]	@ (80028e0 <HAL_ADC_ConfigChannel+0x4e8>)
 8002834:	4293      	cmp	r3, r2
 8002836:	f040 80b6 	bne.w	80029a6 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4a13      	ldr	r2, [pc, #76]	@ (800288c <HAL_ADC_ConfigChannel+0x494>)
 8002840:	4293      	cmp	r3, r2
 8002842:	d004      	beq.n	800284e <HAL_ADC_ConfigChannel+0x456>
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4a22      	ldr	r2, [pc, #136]	@ (80028d4 <HAL_ADC_ConfigChannel+0x4dc>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d101      	bne.n	8002852 <HAL_ADC_ConfigChannel+0x45a>
 800284e:	4a22      	ldr	r2, [pc, #136]	@ (80028d8 <HAL_ADC_ConfigChannel+0x4e0>)
 8002850:	e000      	b.n	8002854 <HAL_ADC_ConfigChannel+0x45c>
 8002852:	4a22      	ldr	r2, [pc, #136]	@ (80028dc <HAL_ADC_ConfigChannel+0x4e4>)
 8002854:	69fb      	ldr	r3, [r7, #28]
 8002856:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800285a:	4619      	mov	r1, r3
 800285c:	4610      	mov	r0, r2
 800285e:	f7ff f92e 	bl	8001abe <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002862:	4b21      	ldr	r3, [pc, #132]	@ (80028e8 <HAL_ADC_ConfigChannel+0x4f0>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	099b      	lsrs	r3, r3, #6
 8002868:	4a20      	ldr	r2, [pc, #128]	@ (80028ec <HAL_ADC_ConfigChannel+0x4f4>)
 800286a:	fba2 2303 	umull	r2, r3, r2, r3
 800286e:	099b      	lsrs	r3, r3, #6
 8002870:	3301      	adds	r3, #1
 8002872:	005b      	lsls	r3, r3, #1
 8002874:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8002876:	e002      	b.n	800287e <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	3b01      	subs	r3, #1
 800287c:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d1f9      	bne.n	8002878 <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002884:	e08f      	b.n	80029a6 <HAL_ADC_ConfigChannel+0x5ae>
 8002886:	bf00      	nop
 8002888:	47ff0000 	.word	0x47ff0000
 800288c:	40022000 	.word	0x40022000
 8002890:	04300002 	.word	0x04300002
 8002894:	08600004 	.word	0x08600004
 8002898:	0c900008 	.word	0x0c900008
 800289c:	10c00010 	.word	0x10c00010
 80028a0:	14f00020 	.word	0x14f00020
 80028a4:	2a000400 	.word	0x2a000400
 80028a8:	2e300800 	.word	0x2e300800
 80028ac:	32601000 	.word	0x32601000
 80028b0:	43210000 	.word	0x43210000
 80028b4:	4b840000 	.word	0x4b840000
 80028b8:	4fb80000 	.word	0x4fb80000
 80028bc:	47520000 	.word	0x47520000
 80028c0:	36902000 	.word	0x36902000
 80028c4:	25b00200 	.word	0x25b00200
 80028c8:	21800100 	.word	0x21800100
 80028cc:	1d500080 	.word	0x1d500080
 80028d0:	19200040 	.word	0x19200040
 80028d4:	40022100 	.word	0x40022100
 80028d8:	40022300 	.word	0x40022300
 80028dc:	58026300 	.word	0x58026300
 80028e0:	58026000 	.word	0x58026000
 80028e4:	cb840000 	.word	0xcb840000
 80028e8:	24000000 	.word	0x24000000
 80028ec:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4a31      	ldr	r2, [pc, #196]	@ (80029bc <HAL_ADC_ConfigChannel+0x5c4>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d11e      	bne.n	8002938 <HAL_ADC_ConfigChannel+0x540>
 80028fa:	69fb      	ldr	r3, [r7, #28]
 80028fc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002900:	2b00      	cmp	r3, #0
 8002902:	d119      	bne.n	8002938 <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	4a2d      	ldr	r2, [pc, #180]	@ (80029c0 <HAL_ADC_ConfigChannel+0x5c8>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d14b      	bne.n	80029a6 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	4a2c      	ldr	r2, [pc, #176]	@ (80029c4 <HAL_ADC_ConfigChannel+0x5cc>)
 8002914:	4293      	cmp	r3, r2
 8002916:	d004      	beq.n	8002922 <HAL_ADC_ConfigChannel+0x52a>
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4a2a      	ldr	r2, [pc, #168]	@ (80029c8 <HAL_ADC_ConfigChannel+0x5d0>)
 800291e:	4293      	cmp	r3, r2
 8002920:	d101      	bne.n	8002926 <HAL_ADC_ConfigChannel+0x52e>
 8002922:	4a2a      	ldr	r2, [pc, #168]	@ (80029cc <HAL_ADC_ConfigChannel+0x5d4>)
 8002924:	e000      	b.n	8002928 <HAL_ADC_ConfigChannel+0x530>
 8002926:	4a2a      	ldr	r2, [pc, #168]	@ (80029d0 <HAL_ADC_ConfigChannel+0x5d8>)
 8002928:	69fb      	ldr	r3, [r7, #28]
 800292a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800292e:	4619      	mov	r1, r3
 8002930:	4610      	mov	r0, r2
 8002932:	f7ff f8c4 	bl	8001abe <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002936:	e036      	b.n	80029a6 <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	4a25      	ldr	r2, [pc, #148]	@ (80029d4 <HAL_ADC_ConfigChannel+0x5dc>)
 800293e:	4293      	cmp	r3, r2
 8002940:	d131      	bne.n	80029a6 <HAL_ADC_ConfigChannel+0x5ae>
 8002942:	69fb      	ldr	r3, [r7, #28]
 8002944:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002948:	2b00      	cmp	r3, #0
 800294a:	d12c      	bne.n	80029a6 <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a1b      	ldr	r2, [pc, #108]	@ (80029c0 <HAL_ADC_ConfigChannel+0x5c8>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d127      	bne.n	80029a6 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	4a1a      	ldr	r2, [pc, #104]	@ (80029c4 <HAL_ADC_ConfigChannel+0x5cc>)
 800295c:	4293      	cmp	r3, r2
 800295e:	d004      	beq.n	800296a <HAL_ADC_ConfigChannel+0x572>
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4a18      	ldr	r2, [pc, #96]	@ (80029c8 <HAL_ADC_ConfigChannel+0x5d0>)
 8002966:	4293      	cmp	r3, r2
 8002968:	d101      	bne.n	800296e <HAL_ADC_ConfigChannel+0x576>
 800296a:	4a18      	ldr	r2, [pc, #96]	@ (80029cc <HAL_ADC_ConfigChannel+0x5d4>)
 800296c:	e000      	b.n	8002970 <HAL_ADC_ConfigChannel+0x578>
 800296e:	4a18      	ldr	r2, [pc, #96]	@ (80029d0 <HAL_ADC_ConfigChannel+0x5d8>)
 8002970:	69fb      	ldr	r3, [r7, #28]
 8002972:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002976:	4619      	mov	r1, r3
 8002978:	4610      	mov	r0, r2
 800297a:	f7ff f8a0 	bl	8001abe <LL_ADC_SetCommonPathInternalCh>
 800297e:	e012      	b.n	80029a6 <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002984:	f043 0220 	orr.w	r2, r3, #32
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 800298c:	2301      	movs	r3, #1
 800298e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8002992:	e008      	b.n	80029a6 <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002998:	f043 0220 	orr.w	r2, r3, #32
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80029a0:	2301      	movs	r3, #1
 80029a2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2200      	movs	r2, #0
 80029aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80029ae:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80029b2:	4618      	mov	r0, r3
 80029b4:	3734      	adds	r7, #52	@ 0x34
 80029b6:	46bd      	mov	sp, r7
 80029b8:	bd90      	pop	{r4, r7, pc}
 80029ba:	bf00      	nop
 80029bc:	c7520000 	.word	0xc7520000
 80029c0:	58026000 	.word	0x58026000
 80029c4:	40022000 	.word	0x40022000
 80029c8:	40022100 	.word	0x40022100
 80029cc:	40022300 	.word	0x40022300
 80029d0:	58026300 	.word	0x58026300
 80029d4:	cfb80000 	.word	0xcfb80000

080029d8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b084      	sub	sp, #16
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	4618      	mov	r0, r3
 80029e6:	f7ff fa37 	bl	8001e58 <LL_ADC_IsEnabled>
 80029ea:	4603      	mov	r3, r0
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d16e      	bne.n	8002ace <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	689a      	ldr	r2, [r3, #8]
 80029f6:	4b38      	ldr	r3, [pc, #224]	@ (8002ad8 <ADC_Enable+0x100>)
 80029f8:	4013      	ands	r3, r2
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d00d      	beq.n	8002a1a <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a02:	f043 0210 	orr.w	r2, r3, #16
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a0e:	f043 0201 	orr.w	r2, r3, #1
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8002a16:	2301      	movs	r3, #1
 8002a18:	e05a      	b.n	8002ad0 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	4618      	mov	r0, r3
 8002a20:	f7ff f9f2 	bl	8001e08 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002a24:	f7ff f80a 	bl	8001a3c <HAL_GetTick>
 8002a28:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4a2b      	ldr	r2, [pc, #172]	@ (8002adc <ADC_Enable+0x104>)
 8002a30:	4293      	cmp	r3, r2
 8002a32:	d004      	beq.n	8002a3e <ADC_Enable+0x66>
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4a29      	ldr	r2, [pc, #164]	@ (8002ae0 <ADC_Enable+0x108>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d101      	bne.n	8002a42 <ADC_Enable+0x6a>
 8002a3e:	4b29      	ldr	r3, [pc, #164]	@ (8002ae4 <ADC_Enable+0x10c>)
 8002a40:	e000      	b.n	8002a44 <ADC_Enable+0x6c>
 8002a42:	4b29      	ldr	r3, [pc, #164]	@ (8002ae8 <ADC_Enable+0x110>)
 8002a44:	4618      	mov	r0, r3
 8002a46:	f7ff f983 	bl	8001d50 <LL_ADC_GetMultimode>
 8002a4a:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4a23      	ldr	r2, [pc, #140]	@ (8002ae0 <ADC_Enable+0x108>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d002      	beq.n	8002a5c <ADC_Enable+0x84>
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	e000      	b.n	8002a5e <ADC_Enable+0x86>
 8002a5c:	4b1f      	ldr	r3, [pc, #124]	@ (8002adc <ADC_Enable+0x104>)
 8002a5e:	687a      	ldr	r2, [r7, #4]
 8002a60:	6812      	ldr	r2, [r2, #0]
 8002a62:	4293      	cmp	r3, r2
 8002a64:	d02c      	beq.n	8002ac0 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002a66:	68bb      	ldr	r3, [r7, #8]
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d130      	bne.n	8002ace <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002a6c:	e028      	b.n	8002ac0 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4618      	mov	r0, r3
 8002a74:	f7ff f9f0 	bl	8001e58 <LL_ADC_IsEnabled>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d104      	bne.n	8002a88 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	4618      	mov	r0, r3
 8002a84:	f7ff f9c0 	bl	8001e08 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002a88:	f7fe ffd8 	bl	8001a3c <HAL_GetTick>
 8002a8c:	4602      	mov	r2, r0
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	1ad3      	subs	r3, r2, r3
 8002a92:	2b02      	cmp	r3, #2
 8002a94:	d914      	bls.n	8002ac0 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f003 0301 	and.w	r3, r3, #1
 8002aa0:	2b01      	cmp	r3, #1
 8002aa2:	d00d      	beq.n	8002ac0 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002aa8:	f043 0210 	orr.w	r2, r3, #16
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ab4:	f043 0201 	orr.w	r2, r3, #1
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	659a      	str	r2, [r3, #88]	@ 0x58

            return HAL_ERROR;
 8002abc:	2301      	movs	r3, #1
 8002abe:	e007      	b.n	8002ad0 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f003 0301 	and.w	r3, r3, #1
 8002aca:	2b01      	cmp	r3, #1
 8002acc:	d1cf      	bne.n	8002a6e <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002ace:	2300      	movs	r3, #0
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	3710      	adds	r7, #16
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bd80      	pop	{r7, pc}
 8002ad8:	8000003f 	.word	0x8000003f
 8002adc:	40022000 	.word	0x40022000
 8002ae0:	40022100 	.word	0x40022100
 8002ae4:	40022300 	.word	0x40022300
 8002ae8:	58026300 	.word	0x58026300

08002aec <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b084      	sub	sp, #16
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4618      	mov	r0, r3
 8002afa:	f7ff f9c0 	bl	8001e7e <LL_ADC_IsDisableOngoing>
 8002afe:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4618      	mov	r0, r3
 8002b06:	f7ff f9a7 	bl	8001e58 <LL_ADC_IsEnabled>
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d047      	beq.n	8002ba0 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d144      	bne.n	8002ba0 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	689b      	ldr	r3, [r3, #8]
 8002b1c:	f003 030d 	and.w	r3, r3, #13
 8002b20:	2b01      	cmp	r3, #1
 8002b22:	d10c      	bne.n	8002b3e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	4618      	mov	r0, r3
 8002b2a:	f7ff f981 	bl	8001e30 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	2203      	movs	r2, #3
 8002b34:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002b36:	f7fe ff81 	bl	8001a3c <HAL_GetTick>
 8002b3a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002b3c:	e029      	b.n	8002b92 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b42:	f043 0210 	orr.w	r2, r3, #16
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b4e:	f043 0201 	orr.w	r2, r3, #1
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8002b56:	2301      	movs	r3, #1
 8002b58:	e023      	b.n	8002ba2 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002b5a:	f7fe ff6f 	bl	8001a3c <HAL_GetTick>
 8002b5e:	4602      	mov	r2, r0
 8002b60:	68bb      	ldr	r3, [r7, #8]
 8002b62:	1ad3      	subs	r3, r2, r3
 8002b64:	2b02      	cmp	r3, #2
 8002b66:	d914      	bls.n	8002b92 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	689b      	ldr	r3, [r3, #8]
 8002b6e:	f003 0301 	and.w	r3, r3, #1
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d00d      	beq.n	8002b92 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b7a:	f043 0210 	orr.w	r2, r3, #16
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b86:	f043 0201 	orr.w	r2, r3, #1
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8002b8e:	2301      	movs	r3, #1
 8002b90:	e007      	b.n	8002ba2 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	689b      	ldr	r3, [r3, #8]
 8002b98:	f003 0301 	and.w	r3, r3, #1
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d1dc      	bne.n	8002b5a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002ba0:	2300      	movs	r3, #0
}
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	3710      	adds	r7, #16
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bd80      	pop	{r7, pc}

08002baa <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002baa:	b580      	push	{r7, lr}
 8002bac:	b084      	sub	sp, #16
 8002bae:	af00      	add	r7, sp, #0
 8002bb0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bb6:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bbc:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d14b      	bne.n	8002c5c <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bc8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f003 0308 	and.w	r3, r3, #8
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d021      	beq.n	8002c22 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	4618      	mov	r0, r3
 8002be4:	f7ff f813 	bl	8001c0e <LL_ADC_REG_IsTriggerSourceSWStart>
 8002be8:	4603      	mov	r3, r0
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d032      	beq.n	8002c54 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	68db      	ldr	r3, [r3, #12]
 8002bf4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d12b      	bne.n	8002c54 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c00:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	655a      	str	r2, [r3, #84]	@ 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c0c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d11f      	bne.n	8002c54 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c18:	f043 0201 	orr.w	r2, r3, #1
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	655a      	str	r2, [r3, #84]	@ 0x54
 8002c20:	e018      	b.n	8002c54 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	68db      	ldr	r3, [r3, #12]
 8002c28:	f003 0303 	and.w	r3, r3, #3
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d111      	bne.n	8002c54 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c34:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c40:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d105      	bne.n	8002c54 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c4c:	f043 0201 	orr.w	r2, r3, #1
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002c54:	68f8      	ldr	r0, [r7, #12]
 8002c56:	f7fd fe31 	bl	80008bc <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002c5a:	e00e      	b.n	8002c7a <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c60:	f003 0310 	and.w	r3, r3, #16
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d003      	beq.n	8002c70 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8002c68:	68f8      	ldr	r0, [r7, #12]
 8002c6a:	f7ff fbbb 	bl	80023e4 <HAL_ADC_ErrorCallback>
}
 8002c6e:	e004      	b.n	8002c7a <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c76:	6878      	ldr	r0, [r7, #4]
 8002c78:	4798      	blx	r3
}
 8002c7a:	bf00      	nop
 8002c7c:	3710      	adds	r7, #16
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bd80      	pop	{r7, pc}

08002c82 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002c82:	b580      	push	{r7, lr}
 8002c84:	b084      	sub	sp, #16
 8002c86:	af00      	add	r7, sp, #0
 8002c88:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c8e:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002c90:	68f8      	ldr	r0, [r7, #12]
 8002c92:	f7fd fe35 	bl	8000900 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002c96:	bf00      	nop
 8002c98:	3710      	adds	r7, #16
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bd80      	pop	{r7, pc}

08002c9e <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002c9e:	b580      	push	{r7, lr}
 8002ca0:	b084      	sub	sp, #16
 8002ca2:	af00      	add	r7, sp, #0
 8002ca4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002caa:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cb0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cbc:	f043 0204 	orr.w	r2, r3, #4
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002cc4:	68f8      	ldr	r0, [r7, #12]
 8002cc6:	f7ff fb8d 	bl	80023e4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002cca:	bf00      	nop
 8002ccc:	3710      	adds	r7, #16
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bd80      	pop	{r7, pc}
	...

08002cd4 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b084      	sub	sp, #16
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4a7a      	ldr	r2, [pc, #488]	@ (8002ecc <ADC_ConfigureBoostMode+0x1f8>)
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d004      	beq.n	8002cf0 <ADC_ConfigureBoostMode+0x1c>
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	4a79      	ldr	r2, [pc, #484]	@ (8002ed0 <ADC_ConfigureBoostMode+0x1fc>)
 8002cec:	4293      	cmp	r3, r2
 8002cee:	d109      	bne.n	8002d04 <ADC_ConfigureBoostMode+0x30>
 8002cf0:	4b78      	ldr	r3, [pc, #480]	@ (8002ed4 <ADC_ConfigureBoostMode+0x200>)
 8002cf2:	689b      	ldr	r3, [r3, #8]
 8002cf4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	bf14      	ite	ne
 8002cfc:	2301      	movne	r3, #1
 8002cfe:	2300      	moveq	r3, #0
 8002d00:	b2db      	uxtb	r3, r3
 8002d02:	e008      	b.n	8002d16 <ADC_ConfigureBoostMode+0x42>
 8002d04:	4b74      	ldr	r3, [pc, #464]	@ (8002ed8 <ADC_ConfigureBoostMode+0x204>)
 8002d06:	689b      	ldr	r3, [r3, #8]
 8002d08:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	bf14      	ite	ne
 8002d10:	2301      	movne	r3, #1
 8002d12:	2300      	moveq	r3, #0
 8002d14:	b2db      	uxtb	r3, r3
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d01c      	beq.n	8002d54 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8002d1a:	f004 fbf9 	bl	8007510 <HAL_RCC_GetHCLKFreq>
 8002d1e:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	685b      	ldr	r3, [r3, #4]
 8002d24:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002d28:	d010      	beq.n	8002d4c <ADC_ConfigureBoostMode+0x78>
 8002d2a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002d2e:	d873      	bhi.n	8002e18 <ADC_ConfigureBoostMode+0x144>
 8002d30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d34:	d002      	beq.n	8002d3c <ADC_ConfigureBoostMode+0x68>
 8002d36:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002d3a:	d16d      	bne.n	8002e18 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	0c1b      	lsrs	r3, r3, #16
 8002d42:	68fa      	ldr	r2, [r7, #12]
 8002d44:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d48:	60fb      	str	r3, [r7, #12]
        break;
 8002d4a:	e068      	b.n	8002e1e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	089b      	lsrs	r3, r3, #2
 8002d50:	60fb      	str	r3, [r7, #12]
        break;
 8002d52:	e064      	b.n	8002e1e <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8002d54:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8002d58:	f04f 0100 	mov.w	r1, #0
 8002d5c:	f005 fe3e 	bl	80089dc <HAL_RCCEx_GetPeriphCLKFreq>
 8002d60:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	685b      	ldr	r3, [r3, #4]
 8002d66:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8002d6a:	d051      	beq.n	8002e10 <ADC_ConfigureBoostMode+0x13c>
 8002d6c:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8002d70:	d854      	bhi.n	8002e1c <ADC_ConfigureBoostMode+0x148>
 8002d72:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8002d76:	d047      	beq.n	8002e08 <ADC_ConfigureBoostMode+0x134>
 8002d78:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8002d7c:	d84e      	bhi.n	8002e1c <ADC_ConfigureBoostMode+0x148>
 8002d7e:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8002d82:	d03d      	beq.n	8002e00 <ADC_ConfigureBoostMode+0x12c>
 8002d84:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8002d88:	d848      	bhi.n	8002e1c <ADC_ConfigureBoostMode+0x148>
 8002d8a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002d8e:	d033      	beq.n	8002df8 <ADC_ConfigureBoostMode+0x124>
 8002d90:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002d94:	d842      	bhi.n	8002e1c <ADC_ConfigureBoostMode+0x148>
 8002d96:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8002d9a:	d029      	beq.n	8002df0 <ADC_ConfigureBoostMode+0x11c>
 8002d9c:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8002da0:	d83c      	bhi.n	8002e1c <ADC_ConfigureBoostMode+0x148>
 8002da2:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8002da6:	d01a      	beq.n	8002dde <ADC_ConfigureBoostMode+0x10a>
 8002da8:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8002dac:	d836      	bhi.n	8002e1c <ADC_ConfigureBoostMode+0x148>
 8002dae:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8002db2:	d014      	beq.n	8002dde <ADC_ConfigureBoostMode+0x10a>
 8002db4:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8002db8:	d830      	bhi.n	8002e1c <ADC_ConfigureBoostMode+0x148>
 8002dba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002dbe:	d00e      	beq.n	8002dde <ADC_ConfigureBoostMode+0x10a>
 8002dc0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002dc4:	d82a      	bhi.n	8002e1c <ADC_ConfigureBoostMode+0x148>
 8002dc6:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002dca:	d008      	beq.n	8002dde <ADC_ConfigureBoostMode+0x10a>
 8002dcc:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002dd0:	d824      	bhi.n	8002e1c <ADC_ConfigureBoostMode+0x148>
 8002dd2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002dd6:	d002      	beq.n	8002dde <ADC_ConfigureBoostMode+0x10a>
 8002dd8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002ddc:	d11e      	bne.n	8002e1c <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	685b      	ldr	r3, [r3, #4]
 8002de2:	0c9b      	lsrs	r3, r3, #18
 8002de4:	005b      	lsls	r3, r3, #1
 8002de6:	68fa      	ldr	r2, [r7, #12]
 8002de8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dec:	60fb      	str	r3, [r7, #12]
        break;
 8002dee:	e016      	b.n	8002e1e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	091b      	lsrs	r3, r3, #4
 8002df4:	60fb      	str	r3, [r7, #12]
        break;
 8002df6:	e012      	b.n	8002e1e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	095b      	lsrs	r3, r3, #5
 8002dfc:	60fb      	str	r3, [r7, #12]
        break;
 8002dfe:	e00e      	b.n	8002e1e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	099b      	lsrs	r3, r3, #6
 8002e04:	60fb      	str	r3, [r7, #12]
        break;
 8002e06:	e00a      	b.n	8002e1e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	09db      	lsrs	r3, r3, #7
 8002e0c:	60fb      	str	r3, [r7, #12]
        break;
 8002e0e:	e006      	b.n	8002e1e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	0a1b      	lsrs	r3, r3, #8
 8002e14:	60fb      	str	r3, [r7, #12]
        break;
 8002e16:	e002      	b.n	8002e1e <ADC_ConfigureBoostMode+0x14a>
        break;
 8002e18:	bf00      	nop
 8002e1a:	e000      	b.n	8002e1e <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8002e1c:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8002e1e:	f7fe fe19 	bl	8001a54 <HAL_GetREVID>
 8002e22:	4603      	mov	r3, r0
 8002e24:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d815      	bhi.n	8002e58 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	4a2b      	ldr	r2, [pc, #172]	@ (8002edc <ADC_ConfigureBoostMode+0x208>)
 8002e30:	4293      	cmp	r3, r2
 8002e32:	d908      	bls.n	8002e46 <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	689a      	ldr	r2, [r3, #8]
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002e42:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8002e44:	e03e      	b.n	8002ec4 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	689a      	ldr	r2, [r3, #8]
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002e54:	609a      	str	r2, [r3, #8]
}
 8002e56:	e035      	b.n	8002ec4 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	085b      	lsrs	r3, r3, #1
 8002e5c:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	4a1f      	ldr	r2, [pc, #124]	@ (8002ee0 <ADC_ConfigureBoostMode+0x20c>)
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d808      	bhi.n	8002e78 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	689a      	ldr	r2, [r3, #8]
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8002e74:	609a      	str	r2, [r3, #8]
}
 8002e76:	e025      	b.n	8002ec4 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	4a1a      	ldr	r2, [pc, #104]	@ (8002ee4 <ADC_ConfigureBoostMode+0x210>)
 8002e7c:	4293      	cmp	r3, r2
 8002e7e:	d80a      	bhi.n	8002e96 <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	689b      	ldr	r3, [r3, #8]
 8002e86:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002e92:	609a      	str	r2, [r3, #8]
}
 8002e94:	e016      	b.n	8002ec4 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	4a13      	ldr	r2, [pc, #76]	@ (8002ee8 <ADC_ConfigureBoostMode+0x214>)
 8002e9a:	4293      	cmp	r3, r2
 8002e9c:	d80a      	bhi.n	8002eb4 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	689b      	ldr	r3, [r3, #8]
 8002ea4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002eb0:	609a      	str	r2, [r3, #8]
}
 8002eb2:	e007      	b.n	8002ec4 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	689a      	ldr	r2, [r3, #8]
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8002ec2:	609a      	str	r2, [r3, #8]
}
 8002ec4:	bf00      	nop
 8002ec6:	3710      	adds	r7, #16
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	bd80      	pop	{r7, pc}
 8002ecc:	40022000 	.word	0x40022000
 8002ed0:	40022100 	.word	0x40022100
 8002ed4:	40022300 	.word	0x40022300
 8002ed8:	58026300 	.word	0x58026300
 8002edc:	01312d00 	.word	0x01312d00
 8002ee0:	005f5e10 	.word	0x005f5e10
 8002ee4:	00bebc20 	.word	0x00bebc20
 8002ee8:	017d7840 	.word	0x017d7840

08002eec <LL_ADC_IsEnabled>:
{
 8002eec:	b480      	push	{r7}
 8002eee:	b083      	sub	sp, #12
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	689b      	ldr	r3, [r3, #8]
 8002ef8:	f003 0301 	and.w	r3, r3, #1
 8002efc:	2b01      	cmp	r3, #1
 8002efe:	d101      	bne.n	8002f04 <LL_ADC_IsEnabled+0x18>
 8002f00:	2301      	movs	r3, #1
 8002f02:	e000      	b.n	8002f06 <LL_ADC_IsEnabled+0x1a>
 8002f04:	2300      	movs	r3, #0
}
 8002f06:	4618      	mov	r0, r3
 8002f08:	370c      	adds	r7, #12
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f10:	4770      	bx	lr
	...

08002f14 <LL_ADC_StartCalibration>:
{
 8002f14:	b480      	push	{r7}
 8002f16:	b085      	sub	sp, #20
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	60f8      	str	r0, [r7, #12]
 8002f1c:	60b9      	str	r1, [r7, #8]
 8002f1e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	689a      	ldr	r2, [r3, #8]
 8002f24:	4b09      	ldr	r3, [pc, #36]	@ (8002f4c <LL_ADC_StartCalibration+0x38>)
 8002f26:	4013      	ands	r3, r2
 8002f28:	68ba      	ldr	r2, [r7, #8]
 8002f2a:	f402 3180 	and.w	r1, r2, #65536	@ 0x10000
 8002f2e:	687a      	ldr	r2, [r7, #4]
 8002f30:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002f34:	430a      	orrs	r2, r1
 8002f36:	4313      	orrs	r3, r2
 8002f38:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	609a      	str	r2, [r3, #8]
}
 8002f40:	bf00      	nop
 8002f42:	3714      	adds	r7, #20
 8002f44:	46bd      	mov	sp, r7
 8002f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4a:	4770      	bx	lr
 8002f4c:	3ffeffc0 	.word	0x3ffeffc0

08002f50 <LL_ADC_IsCalibrationOnGoing>:
{
 8002f50:	b480      	push	{r7}
 8002f52:	b083      	sub	sp, #12
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	689b      	ldr	r3, [r3, #8]
 8002f5c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002f60:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002f64:	d101      	bne.n	8002f6a <LL_ADC_IsCalibrationOnGoing+0x1a>
 8002f66:	2301      	movs	r3, #1
 8002f68:	e000      	b.n	8002f6c <LL_ADC_IsCalibrationOnGoing+0x1c>
 8002f6a:	2300      	movs	r3, #0
}
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	370c      	adds	r7, #12
 8002f70:	46bd      	mov	sp, r7
 8002f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f76:	4770      	bx	lr

08002f78 <LL_ADC_REG_IsConversionOngoing>:
{
 8002f78:	b480      	push	{r7}
 8002f7a:	b083      	sub	sp, #12
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	689b      	ldr	r3, [r3, #8]
 8002f84:	f003 0304 	and.w	r3, r3, #4
 8002f88:	2b04      	cmp	r3, #4
 8002f8a:	d101      	bne.n	8002f90 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002f8c:	2301      	movs	r3, #1
 8002f8e:	e000      	b.n	8002f92 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002f90:	2300      	movs	r3, #0
}
 8002f92:	4618      	mov	r0, r3
 8002f94:	370c      	adds	r7, #12
 8002f96:	46bd      	mov	sp, r7
 8002f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9c:	4770      	bx	lr
	...

08002fa0 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b086      	sub	sp, #24
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	60f8      	str	r0, [r7, #12]
 8002fa8:	60b9      	str	r1, [r7, #8]
 8002faa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8002fac:	2300      	movs	r3, #0
 8002fae:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002fb6:	2b01      	cmp	r3, #1
 8002fb8:	d101      	bne.n	8002fbe <HAL_ADCEx_Calibration_Start+0x1e>
 8002fba:	2302      	movs	r3, #2
 8002fbc:	e04c      	b.n	8003058 <HAL_ADCEx_Calibration_Start+0xb8>
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	2201      	movs	r2, #1
 8002fc2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002fc6:	68f8      	ldr	r0, [r7, #12]
 8002fc8:	f7ff fd90 	bl	8002aec <ADC_Disable>
 8002fcc:	4603      	mov	r3, r0
 8002fce:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002fd0:	7dfb      	ldrb	r3, [r7, #23]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d135      	bne.n	8003042 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002fda:	4b21      	ldr	r3, [pc, #132]	@ (8003060 <HAL_ADCEx_Calibration_Start+0xc0>)
 8002fdc:	4013      	ands	r3, r2
 8002fde:	f043 0202 	orr.w	r2, r3, #2
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	687a      	ldr	r2, [r7, #4]
 8002fec:	68b9      	ldr	r1, [r7, #8]
 8002fee:	4618      	mov	r0, r3
 8002ff0:	f7ff ff90 	bl	8002f14 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002ff4:	e014      	b.n	8003020 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8002ff6:	693b      	ldr	r3, [r7, #16]
 8002ff8:	3301      	adds	r3, #1
 8002ffa:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8002ffc:	693b      	ldr	r3, [r7, #16]
 8002ffe:	4a19      	ldr	r2, [pc, #100]	@ (8003064 <HAL_ADCEx_Calibration_Start+0xc4>)
 8003000:	4293      	cmp	r3, r2
 8003002:	d30d      	bcc.n	8003020 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003008:	f023 0312 	bic.w	r3, r3, #18
 800300c:	f043 0210 	orr.w	r2, r3, #16
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	2200      	movs	r2, #0
 8003018:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 800301c:	2301      	movs	r3, #1
 800301e:	e01b      	b.n	8003058 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4618      	mov	r0, r3
 8003026:	f7ff ff93 	bl	8002f50 <LL_ADC_IsCalibrationOnGoing>
 800302a:	4603      	mov	r3, r0
 800302c:	2b00      	cmp	r3, #0
 800302e:	d1e2      	bne.n	8002ff6 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003034:	f023 0303 	bic.w	r3, r3, #3
 8003038:	f043 0201 	orr.w	r2, r3, #1
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	655a      	str	r2, [r3, #84]	@ 0x54
 8003040:	e005      	b.n	800304e <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003046:	f043 0210 	orr.w	r2, r3, #16
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	2200      	movs	r2, #0
 8003052:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003056:	7dfb      	ldrb	r3, [r7, #23]
}
 8003058:	4618      	mov	r0, r3
 800305a:	3718      	adds	r7, #24
 800305c:	46bd      	mov	sp, r7
 800305e:	bd80      	pop	{r7, pc}
 8003060:	ffffeefd 	.word	0xffffeefd
 8003064:	25c3f800 	.word	0x25c3f800

08003068 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8003068:	b590      	push	{r4, r7, lr}
 800306a:	b09f      	sub	sp, #124	@ 0x7c
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
 8003070:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003072:	2300      	movs	r3, #0
 8003074:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800307e:	2b01      	cmp	r3, #1
 8003080:	d101      	bne.n	8003086 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003082:	2302      	movs	r3, #2
 8003084:	e0be      	b.n	8003204 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	2201      	movs	r2, #1
 800308a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 800308e:	2300      	movs	r3, #0
 8003090:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8003092:	2300      	movs	r3, #0
 8003094:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4a5c      	ldr	r2, [pc, #368]	@ (800320c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800309c:	4293      	cmp	r3, r2
 800309e:	d102      	bne.n	80030a6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80030a0:	4b5b      	ldr	r3, [pc, #364]	@ (8003210 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80030a2:	60bb      	str	r3, [r7, #8]
 80030a4:	e001      	b.n	80030aa <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80030a6:	2300      	movs	r3, #0
 80030a8:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80030aa:	68bb      	ldr	r3, [r7, #8]
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d10b      	bne.n	80030c8 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030b4:	f043 0220 	orr.w	r2, r3, #32
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2200      	movs	r2, #0
 80030c0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 80030c4:	2301      	movs	r3, #1
 80030c6:	e09d      	b.n	8003204 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80030c8:	68bb      	ldr	r3, [r7, #8]
 80030ca:	4618      	mov	r0, r3
 80030cc:	f7ff ff54 	bl	8002f78 <LL_ADC_REG_IsConversionOngoing>
 80030d0:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4618      	mov	r0, r3
 80030d8:	f7ff ff4e 	bl	8002f78 <LL_ADC_REG_IsConversionOngoing>
 80030dc:	4603      	mov	r3, r0
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d17f      	bne.n	80031e2 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80030e2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d17c      	bne.n	80031e2 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4a47      	ldr	r2, [pc, #284]	@ (800320c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d004      	beq.n	80030fc <HAL_ADCEx_MultiModeConfigChannel+0x94>
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4a46      	ldr	r2, [pc, #280]	@ (8003210 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80030f8:	4293      	cmp	r3, r2
 80030fa:	d101      	bne.n	8003100 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 80030fc:	4b45      	ldr	r3, [pc, #276]	@ (8003214 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80030fe:	e000      	b.n	8003102 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8003100:	4b45      	ldr	r3, [pc, #276]	@ (8003218 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003102:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d039      	beq.n	8003180 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 800310c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800310e:	689b      	ldr	r3, [r3, #8]
 8003110:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	431a      	orrs	r2, r3
 800311a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800311c:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	4a3a      	ldr	r2, [pc, #232]	@ (800320c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003124:	4293      	cmp	r3, r2
 8003126:	d004      	beq.n	8003132 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	4a38      	ldr	r2, [pc, #224]	@ (8003210 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800312e:	4293      	cmp	r3, r2
 8003130:	d10e      	bne.n	8003150 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8003132:	4836      	ldr	r0, [pc, #216]	@ (800320c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003134:	f7ff feda 	bl	8002eec <LL_ADC_IsEnabled>
 8003138:	4604      	mov	r4, r0
 800313a:	4835      	ldr	r0, [pc, #212]	@ (8003210 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800313c:	f7ff fed6 	bl	8002eec <LL_ADC_IsEnabled>
 8003140:	4603      	mov	r3, r0
 8003142:	4323      	orrs	r3, r4
 8003144:	2b00      	cmp	r3, #0
 8003146:	bf0c      	ite	eq
 8003148:	2301      	moveq	r3, #1
 800314a:	2300      	movne	r3, #0
 800314c:	b2db      	uxtb	r3, r3
 800314e:	e008      	b.n	8003162 <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 8003150:	4832      	ldr	r0, [pc, #200]	@ (800321c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8003152:	f7ff fecb 	bl	8002eec <LL_ADC_IsEnabled>
 8003156:	4603      	mov	r3, r0
 8003158:	2b00      	cmp	r3, #0
 800315a:	bf0c      	ite	eq
 800315c:	2301      	moveq	r3, #1
 800315e:	2300      	movne	r3, #0
 8003160:	b2db      	uxtb	r3, r3
 8003162:	2b00      	cmp	r3, #0
 8003164:	d047      	beq.n	80031f6 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003166:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003168:	689a      	ldr	r2, [r3, #8]
 800316a:	4b2d      	ldr	r3, [pc, #180]	@ (8003220 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 800316c:	4013      	ands	r3, r2
 800316e:	683a      	ldr	r2, [r7, #0]
 8003170:	6811      	ldr	r1, [r2, #0]
 8003172:	683a      	ldr	r2, [r7, #0]
 8003174:	6892      	ldr	r2, [r2, #8]
 8003176:	430a      	orrs	r2, r1
 8003178:	431a      	orrs	r2, r3
 800317a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800317c:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800317e:	e03a      	b.n	80031f6 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8003180:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003182:	689b      	ldr	r3, [r3, #8]
 8003184:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003188:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800318a:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4a1e      	ldr	r2, [pc, #120]	@ (800320c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d004      	beq.n	80031a0 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4a1d      	ldr	r2, [pc, #116]	@ (8003210 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800319c:	4293      	cmp	r3, r2
 800319e:	d10e      	bne.n	80031be <HAL_ADCEx_MultiModeConfigChannel+0x156>
 80031a0:	481a      	ldr	r0, [pc, #104]	@ (800320c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80031a2:	f7ff fea3 	bl	8002eec <LL_ADC_IsEnabled>
 80031a6:	4604      	mov	r4, r0
 80031a8:	4819      	ldr	r0, [pc, #100]	@ (8003210 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80031aa:	f7ff fe9f 	bl	8002eec <LL_ADC_IsEnabled>
 80031ae:	4603      	mov	r3, r0
 80031b0:	4323      	orrs	r3, r4
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	bf0c      	ite	eq
 80031b6:	2301      	moveq	r3, #1
 80031b8:	2300      	movne	r3, #0
 80031ba:	b2db      	uxtb	r3, r3
 80031bc:	e008      	b.n	80031d0 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 80031be:	4817      	ldr	r0, [pc, #92]	@ (800321c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 80031c0:	f7ff fe94 	bl	8002eec <LL_ADC_IsEnabled>
 80031c4:	4603      	mov	r3, r0
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	bf0c      	ite	eq
 80031ca:	2301      	moveq	r3, #1
 80031cc:	2300      	movne	r3, #0
 80031ce:	b2db      	uxtb	r3, r3
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d010      	beq.n	80031f6 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80031d4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80031d6:	689a      	ldr	r2, [r3, #8]
 80031d8:	4b11      	ldr	r3, [pc, #68]	@ (8003220 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 80031da:	4013      	ands	r3, r2
 80031dc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80031de:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80031e0:	e009      	b.n	80031f6 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031e6:	f043 0220 	orr.w	r2, r3, #32
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80031ee:	2301      	movs	r3, #1
 80031f0:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 80031f4:	e000      	b.n	80031f8 <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80031f6:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2200      	movs	r2, #0
 80031fc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003200:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8003204:	4618      	mov	r0, r3
 8003206:	377c      	adds	r7, #124	@ 0x7c
 8003208:	46bd      	mov	sp, r7
 800320a:	bd90      	pop	{r4, r7, pc}
 800320c:	40022000 	.word	0x40022000
 8003210:	40022100 	.word	0x40022100
 8003214:	40022300 	.word	0x40022300
 8003218:	58026300 	.word	0x58026300
 800321c:	58026000 	.word	0x58026000
 8003220:	fffff0e0 	.word	0xfffff0e0

08003224 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003224:	b480      	push	{r7}
 8003226:	b085      	sub	sp, #20
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	f003 0307 	and.w	r3, r3, #7
 8003232:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003234:	4b0b      	ldr	r3, [pc, #44]	@ (8003264 <__NVIC_SetPriorityGrouping+0x40>)
 8003236:	68db      	ldr	r3, [r3, #12]
 8003238:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800323a:	68ba      	ldr	r2, [r7, #8]
 800323c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003240:	4013      	ands	r3, r2
 8003242:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800324c:	4b06      	ldr	r3, [pc, #24]	@ (8003268 <__NVIC_SetPriorityGrouping+0x44>)
 800324e:	4313      	orrs	r3, r2
 8003250:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003252:	4a04      	ldr	r2, [pc, #16]	@ (8003264 <__NVIC_SetPriorityGrouping+0x40>)
 8003254:	68bb      	ldr	r3, [r7, #8]
 8003256:	60d3      	str	r3, [r2, #12]
}
 8003258:	bf00      	nop
 800325a:	3714      	adds	r7, #20
 800325c:	46bd      	mov	sp, r7
 800325e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003262:	4770      	bx	lr
 8003264:	e000ed00 	.word	0xe000ed00
 8003268:	05fa0000 	.word	0x05fa0000

0800326c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800326c:	b480      	push	{r7}
 800326e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003270:	4b04      	ldr	r3, [pc, #16]	@ (8003284 <__NVIC_GetPriorityGrouping+0x18>)
 8003272:	68db      	ldr	r3, [r3, #12]
 8003274:	0a1b      	lsrs	r3, r3, #8
 8003276:	f003 0307 	and.w	r3, r3, #7
}
 800327a:	4618      	mov	r0, r3
 800327c:	46bd      	mov	sp, r7
 800327e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003282:	4770      	bx	lr
 8003284:	e000ed00 	.word	0xe000ed00

08003288 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003288:	b480      	push	{r7}
 800328a:	b083      	sub	sp, #12
 800328c:	af00      	add	r7, sp, #0
 800328e:	4603      	mov	r3, r0
 8003290:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003292:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003296:	2b00      	cmp	r3, #0
 8003298:	db0b      	blt.n	80032b2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800329a:	88fb      	ldrh	r3, [r7, #6]
 800329c:	f003 021f 	and.w	r2, r3, #31
 80032a0:	4907      	ldr	r1, [pc, #28]	@ (80032c0 <__NVIC_EnableIRQ+0x38>)
 80032a2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80032a6:	095b      	lsrs	r3, r3, #5
 80032a8:	2001      	movs	r0, #1
 80032aa:	fa00 f202 	lsl.w	r2, r0, r2
 80032ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80032b2:	bf00      	nop
 80032b4:	370c      	adds	r7, #12
 80032b6:	46bd      	mov	sp, r7
 80032b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032bc:	4770      	bx	lr
 80032be:	bf00      	nop
 80032c0:	e000e100 	.word	0xe000e100

080032c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80032c4:	b480      	push	{r7}
 80032c6:	b083      	sub	sp, #12
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	4603      	mov	r3, r0
 80032cc:	6039      	str	r1, [r7, #0]
 80032ce:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80032d0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	db0a      	blt.n	80032ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	b2da      	uxtb	r2, r3
 80032dc:	490c      	ldr	r1, [pc, #48]	@ (8003310 <__NVIC_SetPriority+0x4c>)
 80032de:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80032e2:	0112      	lsls	r2, r2, #4
 80032e4:	b2d2      	uxtb	r2, r2
 80032e6:	440b      	add	r3, r1
 80032e8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80032ec:	e00a      	b.n	8003304 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	b2da      	uxtb	r2, r3
 80032f2:	4908      	ldr	r1, [pc, #32]	@ (8003314 <__NVIC_SetPriority+0x50>)
 80032f4:	88fb      	ldrh	r3, [r7, #6]
 80032f6:	f003 030f 	and.w	r3, r3, #15
 80032fa:	3b04      	subs	r3, #4
 80032fc:	0112      	lsls	r2, r2, #4
 80032fe:	b2d2      	uxtb	r2, r2
 8003300:	440b      	add	r3, r1
 8003302:	761a      	strb	r2, [r3, #24]
}
 8003304:	bf00      	nop
 8003306:	370c      	adds	r7, #12
 8003308:	46bd      	mov	sp, r7
 800330a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330e:	4770      	bx	lr
 8003310:	e000e100 	.word	0xe000e100
 8003314:	e000ed00 	.word	0xe000ed00

08003318 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003318:	b480      	push	{r7}
 800331a:	b089      	sub	sp, #36	@ 0x24
 800331c:	af00      	add	r7, sp, #0
 800331e:	60f8      	str	r0, [r7, #12]
 8003320:	60b9      	str	r1, [r7, #8]
 8003322:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	f003 0307 	and.w	r3, r3, #7
 800332a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800332c:	69fb      	ldr	r3, [r7, #28]
 800332e:	f1c3 0307 	rsb	r3, r3, #7
 8003332:	2b04      	cmp	r3, #4
 8003334:	bf28      	it	cs
 8003336:	2304      	movcs	r3, #4
 8003338:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800333a:	69fb      	ldr	r3, [r7, #28]
 800333c:	3304      	adds	r3, #4
 800333e:	2b06      	cmp	r3, #6
 8003340:	d902      	bls.n	8003348 <NVIC_EncodePriority+0x30>
 8003342:	69fb      	ldr	r3, [r7, #28]
 8003344:	3b03      	subs	r3, #3
 8003346:	e000      	b.n	800334a <NVIC_EncodePriority+0x32>
 8003348:	2300      	movs	r3, #0
 800334a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800334c:	f04f 32ff 	mov.w	r2, #4294967295
 8003350:	69bb      	ldr	r3, [r7, #24]
 8003352:	fa02 f303 	lsl.w	r3, r2, r3
 8003356:	43da      	mvns	r2, r3
 8003358:	68bb      	ldr	r3, [r7, #8]
 800335a:	401a      	ands	r2, r3
 800335c:	697b      	ldr	r3, [r7, #20]
 800335e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003360:	f04f 31ff 	mov.w	r1, #4294967295
 8003364:	697b      	ldr	r3, [r7, #20]
 8003366:	fa01 f303 	lsl.w	r3, r1, r3
 800336a:	43d9      	mvns	r1, r3
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003370:	4313      	orrs	r3, r2
         );
}
 8003372:	4618      	mov	r0, r3
 8003374:	3724      	adds	r7, #36	@ 0x24
 8003376:	46bd      	mov	sp, r7
 8003378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337c:	4770      	bx	lr
	...

08003380 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	b082      	sub	sp, #8
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	3b01      	subs	r3, #1
 800338c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003390:	d301      	bcc.n	8003396 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003392:	2301      	movs	r3, #1
 8003394:	e00f      	b.n	80033b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003396:	4a0a      	ldr	r2, [pc, #40]	@ (80033c0 <SysTick_Config+0x40>)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	3b01      	subs	r3, #1
 800339c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800339e:	210f      	movs	r1, #15
 80033a0:	f04f 30ff 	mov.w	r0, #4294967295
 80033a4:	f7ff ff8e 	bl	80032c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80033a8:	4b05      	ldr	r3, [pc, #20]	@ (80033c0 <SysTick_Config+0x40>)
 80033aa:	2200      	movs	r2, #0
 80033ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80033ae:	4b04      	ldr	r3, [pc, #16]	@ (80033c0 <SysTick_Config+0x40>)
 80033b0:	2207      	movs	r2, #7
 80033b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80033b4:	2300      	movs	r3, #0
}
 80033b6:	4618      	mov	r0, r3
 80033b8:	3708      	adds	r7, #8
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bd80      	pop	{r7, pc}
 80033be:	bf00      	nop
 80033c0:	e000e010 	.word	0xe000e010

080033c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b082      	sub	sp, #8
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80033cc:	6878      	ldr	r0, [r7, #4]
 80033ce:	f7ff ff29 	bl	8003224 <__NVIC_SetPriorityGrouping>
}
 80033d2:	bf00      	nop
 80033d4:	3708      	adds	r7, #8
 80033d6:	46bd      	mov	sp, r7
 80033d8:	bd80      	pop	{r7, pc}

080033da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80033da:	b580      	push	{r7, lr}
 80033dc:	b086      	sub	sp, #24
 80033de:	af00      	add	r7, sp, #0
 80033e0:	4603      	mov	r3, r0
 80033e2:	60b9      	str	r1, [r7, #8]
 80033e4:	607a      	str	r2, [r7, #4]
 80033e6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80033e8:	f7ff ff40 	bl	800326c <__NVIC_GetPriorityGrouping>
 80033ec:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80033ee:	687a      	ldr	r2, [r7, #4]
 80033f0:	68b9      	ldr	r1, [r7, #8]
 80033f2:	6978      	ldr	r0, [r7, #20]
 80033f4:	f7ff ff90 	bl	8003318 <NVIC_EncodePriority>
 80033f8:	4602      	mov	r2, r0
 80033fa:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80033fe:	4611      	mov	r1, r2
 8003400:	4618      	mov	r0, r3
 8003402:	f7ff ff5f 	bl	80032c4 <__NVIC_SetPriority>
}
 8003406:	bf00      	nop
 8003408:	3718      	adds	r7, #24
 800340a:	46bd      	mov	sp, r7
 800340c:	bd80      	pop	{r7, pc}

0800340e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800340e:	b580      	push	{r7, lr}
 8003410:	b082      	sub	sp, #8
 8003412:	af00      	add	r7, sp, #0
 8003414:	4603      	mov	r3, r0
 8003416:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003418:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800341c:	4618      	mov	r0, r3
 800341e:	f7ff ff33 	bl	8003288 <__NVIC_EnableIRQ>
}
 8003422:	bf00      	nop
 8003424:	3708      	adds	r7, #8
 8003426:	46bd      	mov	sp, r7
 8003428:	bd80      	pop	{r7, pc}

0800342a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800342a:	b580      	push	{r7, lr}
 800342c:	b082      	sub	sp, #8
 800342e:	af00      	add	r7, sp, #0
 8003430:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003432:	6878      	ldr	r0, [r7, #4]
 8003434:	f7ff ffa4 	bl	8003380 <SysTick_Config>
 8003438:	4603      	mov	r3, r0
}
 800343a:	4618      	mov	r0, r3
 800343c:	3708      	adds	r7, #8
 800343e:	46bd      	mov	sp, r7
 8003440:	bd80      	pop	{r7, pc}
	...

08003444 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8003444:	b480      	push	{r7}
 8003446:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8003448:	4b06      	ldr	r3, [pc, #24]	@ (8003464 <HAL_GetCurrentCPUID+0x20>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003450:	2b70      	cmp	r3, #112	@ 0x70
 8003452:	d101      	bne.n	8003458 <HAL_GetCurrentCPUID+0x14>
  {
    return  CM7_CPUID;
 8003454:	2303      	movs	r3, #3
 8003456:	e000      	b.n	800345a <HAL_GetCurrentCPUID+0x16>
  }
  else
  {
    return CM4_CPUID;
 8003458:	2301      	movs	r3, #1
  }
}
 800345a:	4618      	mov	r0, r3
 800345c:	46bd      	mov	sp, r7
 800345e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003462:	4770      	bx	lr
 8003464:	e000ed00 	.word	0xe000ed00

08003468 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b086      	sub	sp, #24
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8003470:	f7fe fae4 	bl	8001a3c <HAL_GetTick>
 8003474:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2b00      	cmp	r3, #0
 800347a:	d101      	bne.n	8003480 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 800347c:	2301      	movs	r3, #1
 800347e:	e316      	b.n	8003aae <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4a66      	ldr	r2, [pc, #408]	@ (8003620 <HAL_DMA_Init+0x1b8>)
 8003486:	4293      	cmp	r3, r2
 8003488:	d04a      	beq.n	8003520 <HAL_DMA_Init+0xb8>
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4a65      	ldr	r2, [pc, #404]	@ (8003624 <HAL_DMA_Init+0x1bc>)
 8003490:	4293      	cmp	r3, r2
 8003492:	d045      	beq.n	8003520 <HAL_DMA_Init+0xb8>
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	4a63      	ldr	r2, [pc, #396]	@ (8003628 <HAL_DMA_Init+0x1c0>)
 800349a:	4293      	cmp	r3, r2
 800349c:	d040      	beq.n	8003520 <HAL_DMA_Init+0xb8>
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	4a62      	ldr	r2, [pc, #392]	@ (800362c <HAL_DMA_Init+0x1c4>)
 80034a4:	4293      	cmp	r3, r2
 80034a6:	d03b      	beq.n	8003520 <HAL_DMA_Init+0xb8>
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	4a60      	ldr	r2, [pc, #384]	@ (8003630 <HAL_DMA_Init+0x1c8>)
 80034ae:	4293      	cmp	r3, r2
 80034b0:	d036      	beq.n	8003520 <HAL_DMA_Init+0xb8>
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	4a5f      	ldr	r2, [pc, #380]	@ (8003634 <HAL_DMA_Init+0x1cc>)
 80034b8:	4293      	cmp	r3, r2
 80034ba:	d031      	beq.n	8003520 <HAL_DMA_Init+0xb8>
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4a5d      	ldr	r2, [pc, #372]	@ (8003638 <HAL_DMA_Init+0x1d0>)
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d02c      	beq.n	8003520 <HAL_DMA_Init+0xb8>
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	4a5c      	ldr	r2, [pc, #368]	@ (800363c <HAL_DMA_Init+0x1d4>)
 80034cc:	4293      	cmp	r3, r2
 80034ce:	d027      	beq.n	8003520 <HAL_DMA_Init+0xb8>
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4a5a      	ldr	r2, [pc, #360]	@ (8003640 <HAL_DMA_Init+0x1d8>)
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d022      	beq.n	8003520 <HAL_DMA_Init+0xb8>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	4a59      	ldr	r2, [pc, #356]	@ (8003644 <HAL_DMA_Init+0x1dc>)
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d01d      	beq.n	8003520 <HAL_DMA_Init+0xb8>
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4a57      	ldr	r2, [pc, #348]	@ (8003648 <HAL_DMA_Init+0x1e0>)
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d018      	beq.n	8003520 <HAL_DMA_Init+0xb8>
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4a56      	ldr	r2, [pc, #344]	@ (800364c <HAL_DMA_Init+0x1e4>)
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d013      	beq.n	8003520 <HAL_DMA_Init+0xb8>
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	4a54      	ldr	r2, [pc, #336]	@ (8003650 <HAL_DMA_Init+0x1e8>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d00e      	beq.n	8003520 <HAL_DMA_Init+0xb8>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	4a53      	ldr	r2, [pc, #332]	@ (8003654 <HAL_DMA_Init+0x1ec>)
 8003508:	4293      	cmp	r3, r2
 800350a:	d009      	beq.n	8003520 <HAL_DMA_Init+0xb8>
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	4a51      	ldr	r2, [pc, #324]	@ (8003658 <HAL_DMA_Init+0x1f0>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d004      	beq.n	8003520 <HAL_DMA_Init+0xb8>
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4a50      	ldr	r2, [pc, #320]	@ (800365c <HAL_DMA_Init+0x1f4>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d101      	bne.n	8003524 <HAL_DMA_Init+0xbc>
 8003520:	2301      	movs	r3, #1
 8003522:	e000      	b.n	8003526 <HAL_DMA_Init+0xbe>
 8003524:	2300      	movs	r3, #0
 8003526:	2b00      	cmp	r3, #0
 8003528:	f000 813b 	beq.w	80037a2 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2202      	movs	r2, #2
 8003530:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2200      	movs	r2, #0
 8003538:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	4a37      	ldr	r2, [pc, #220]	@ (8003620 <HAL_DMA_Init+0x1b8>)
 8003542:	4293      	cmp	r3, r2
 8003544:	d04a      	beq.n	80035dc <HAL_DMA_Init+0x174>
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	4a36      	ldr	r2, [pc, #216]	@ (8003624 <HAL_DMA_Init+0x1bc>)
 800354c:	4293      	cmp	r3, r2
 800354e:	d045      	beq.n	80035dc <HAL_DMA_Init+0x174>
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	4a34      	ldr	r2, [pc, #208]	@ (8003628 <HAL_DMA_Init+0x1c0>)
 8003556:	4293      	cmp	r3, r2
 8003558:	d040      	beq.n	80035dc <HAL_DMA_Init+0x174>
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	4a33      	ldr	r2, [pc, #204]	@ (800362c <HAL_DMA_Init+0x1c4>)
 8003560:	4293      	cmp	r3, r2
 8003562:	d03b      	beq.n	80035dc <HAL_DMA_Init+0x174>
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	4a31      	ldr	r2, [pc, #196]	@ (8003630 <HAL_DMA_Init+0x1c8>)
 800356a:	4293      	cmp	r3, r2
 800356c:	d036      	beq.n	80035dc <HAL_DMA_Init+0x174>
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	4a30      	ldr	r2, [pc, #192]	@ (8003634 <HAL_DMA_Init+0x1cc>)
 8003574:	4293      	cmp	r3, r2
 8003576:	d031      	beq.n	80035dc <HAL_DMA_Init+0x174>
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	4a2e      	ldr	r2, [pc, #184]	@ (8003638 <HAL_DMA_Init+0x1d0>)
 800357e:	4293      	cmp	r3, r2
 8003580:	d02c      	beq.n	80035dc <HAL_DMA_Init+0x174>
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	4a2d      	ldr	r2, [pc, #180]	@ (800363c <HAL_DMA_Init+0x1d4>)
 8003588:	4293      	cmp	r3, r2
 800358a:	d027      	beq.n	80035dc <HAL_DMA_Init+0x174>
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	4a2b      	ldr	r2, [pc, #172]	@ (8003640 <HAL_DMA_Init+0x1d8>)
 8003592:	4293      	cmp	r3, r2
 8003594:	d022      	beq.n	80035dc <HAL_DMA_Init+0x174>
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	4a2a      	ldr	r2, [pc, #168]	@ (8003644 <HAL_DMA_Init+0x1dc>)
 800359c:	4293      	cmp	r3, r2
 800359e:	d01d      	beq.n	80035dc <HAL_DMA_Init+0x174>
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	4a28      	ldr	r2, [pc, #160]	@ (8003648 <HAL_DMA_Init+0x1e0>)
 80035a6:	4293      	cmp	r3, r2
 80035a8:	d018      	beq.n	80035dc <HAL_DMA_Init+0x174>
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	4a27      	ldr	r2, [pc, #156]	@ (800364c <HAL_DMA_Init+0x1e4>)
 80035b0:	4293      	cmp	r3, r2
 80035b2:	d013      	beq.n	80035dc <HAL_DMA_Init+0x174>
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4a25      	ldr	r2, [pc, #148]	@ (8003650 <HAL_DMA_Init+0x1e8>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d00e      	beq.n	80035dc <HAL_DMA_Init+0x174>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4a24      	ldr	r2, [pc, #144]	@ (8003654 <HAL_DMA_Init+0x1ec>)
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d009      	beq.n	80035dc <HAL_DMA_Init+0x174>
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	4a22      	ldr	r2, [pc, #136]	@ (8003658 <HAL_DMA_Init+0x1f0>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d004      	beq.n	80035dc <HAL_DMA_Init+0x174>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	4a21      	ldr	r2, [pc, #132]	@ (800365c <HAL_DMA_Init+0x1f4>)
 80035d8:	4293      	cmp	r3, r2
 80035da:	d108      	bne.n	80035ee <HAL_DMA_Init+0x186>
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	681a      	ldr	r2, [r3, #0]
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f022 0201 	bic.w	r2, r2, #1
 80035ea:	601a      	str	r2, [r3, #0]
 80035ec:	e007      	b.n	80035fe <HAL_DMA_Init+0x196>
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	681a      	ldr	r2, [r3, #0]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f022 0201 	bic.w	r2, r2, #1
 80035fc:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80035fe:	e02f      	b.n	8003660 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003600:	f7fe fa1c 	bl	8001a3c <HAL_GetTick>
 8003604:	4602      	mov	r2, r0
 8003606:	693b      	ldr	r3, [r7, #16]
 8003608:	1ad3      	subs	r3, r2, r3
 800360a:	2b05      	cmp	r3, #5
 800360c:	d928      	bls.n	8003660 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2220      	movs	r2, #32
 8003612:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2203      	movs	r2, #3
 8003618:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 800361c:	2301      	movs	r3, #1
 800361e:	e246      	b.n	8003aae <HAL_DMA_Init+0x646>
 8003620:	40020010 	.word	0x40020010
 8003624:	40020028 	.word	0x40020028
 8003628:	40020040 	.word	0x40020040
 800362c:	40020058 	.word	0x40020058
 8003630:	40020070 	.word	0x40020070
 8003634:	40020088 	.word	0x40020088
 8003638:	400200a0 	.word	0x400200a0
 800363c:	400200b8 	.word	0x400200b8
 8003640:	40020410 	.word	0x40020410
 8003644:	40020428 	.word	0x40020428
 8003648:	40020440 	.word	0x40020440
 800364c:	40020458 	.word	0x40020458
 8003650:	40020470 	.word	0x40020470
 8003654:	40020488 	.word	0x40020488
 8003658:	400204a0 	.word	0x400204a0
 800365c:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f003 0301 	and.w	r3, r3, #1
 800366a:	2b00      	cmp	r3, #0
 800366c:	d1c8      	bne.n	8003600 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003676:	697a      	ldr	r2, [r7, #20]
 8003678:	4b83      	ldr	r3, [pc, #524]	@ (8003888 <HAL_DMA_Init+0x420>)
 800367a:	4013      	ands	r3, r2
 800367c:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8003686:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	691b      	ldr	r3, [r3, #16]
 800368c:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003692:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	699b      	ldr	r3, [r3, #24]
 8003698:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800369e:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6a1b      	ldr	r3, [r3, #32]
 80036a4:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80036a6:	697a      	ldr	r2, [r7, #20]
 80036a8:	4313      	orrs	r3, r2
 80036aa:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036b0:	2b04      	cmp	r3, #4
 80036b2:	d107      	bne.n	80036c4 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036bc:	4313      	orrs	r3, r2
 80036be:	697a      	ldr	r2, [r7, #20]
 80036c0:	4313      	orrs	r3, r2
 80036c2:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 80036c4:	4b71      	ldr	r3, [pc, #452]	@ (800388c <HAL_DMA_Init+0x424>)
 80036c6:	681a      	ldr	r2, [r3, #0]
 80036c8:	4b71      	ldr	r3, [pc, #452]	@ (8003890 <HAL_DMA_Init+0x428>)
 80036ca:	4013      	ands	r3, r2
 80036cc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80036d0:	d328      	bcc.n	8003724 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	685b      	ldr	r3, [r3, #4]
 80036d6:	2b28      	cmp	r3, #40	@ 0x28
 80036d8:	d903      	bls.n	80036e2 <HAL_DMA_Init+0x27a>
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	685b      	ldr	r3, [r3, #4]
 80036de:	2b2e      	cmp	r3, #46	@ 0x2e
 80036e0:	d917      	bls.n	8003712 <HAL_DMA_Init+0x2aa>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	2b3e      	cmp	r3, #62	@ 0x3e
 80036e8:	d903      	bls.n	80036f2 <HAL_DMA_Init+0x28a>
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	685b      	ldr	r3, [r3, #4]
 80036ee:	2b42      	cmp	r3, #66	@ 0x42
 80036f0:	d90f      	bls.n	8003712 <HAL_DMA_Init+0x2aa>
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	2b46      	cmp	r3, #70	@ 0x46
 80036f8:	d903      	bls.n	8003702 <HAL_DMA_Init+0x29a>
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	2b48      	cmp	r3, #72	@ 0x48
 8003700:	d907      	bls.n	8003712 <HAL_DMA_Init+0x2aa>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	2b4e      	cmp	r3, #78	@ 0x4e
 8003708:	d905      	bls.n	8003716 <HAL_DMA_Init+0x2ae>
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	2b52      	cmp	r3, #82	@ 0x52
 8003710:	d801      	bhi.n	8003716 <HAL_DMA_Init+0x2ae>
 8003712:	2301      	movs	r3, #1
 8003714:	e000      	b.n	8003718 <HAL_DMA_Init+0x2b0>
 8003716:	2300      	movs	r3, #0
 8003718:	2b00      	cmp	r3, #0
 800371a:	d003      	beq.n	8003724 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 800371c:	697b      	ldr	r3, [r7, #20]
 800371e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003722:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	697a      	ldr	r2, [r7, #20]
 800372a:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	695b      	ldr	r3, [r3, #20]
 8003732:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003734:	697b      	ldr	r3, [r7, #20]
 8003736:	f023 0307 	bic.w	r3, r3, #7
 800373a:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003740:	697a      	ldr	r2, [r7, #20]
 8003742:	4313      	orrs	r3, r2
 8003744:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800374a:	2b04      	cmp	r3, #4
 800374c:	d117      	bne.n	800377e <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003752:	697a      	ldr	r2, [r7, #20]
 8003754:	4313      	orrs	r3, r2
 8003756:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800375c:	2b00      	cmp	r3, #0
 800375e:	d00e      	beq.n	800377e <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003760:	6878      	ldr	r0, [r7, #4]
 8003762:	f001 fdcf 	bl	8005304 <DMA_CheckFifoParam>
 8003766:	4603      	mov	r3, r0
 8003768:	2b00      	cmp	r3, #0
 800376a:	d008      	beq.n	800377e <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2240      	movs	r2, #64	@ 0x40
 8003770:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2201      	movs	r2, #1
 8003776:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 800377a:	2301      	movs	r3, #1
 800377c:	e197      	b.n	8003aae <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	697a      	ldr	r2, [r7, #20]
 8003784:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003786:	6878      	ldr	r0, [r7, #4]
 8003788:	f001 fd0a 	bl	80051a0 <DMA_CalcBaseAndBitshift>
 800378c:	4603      	mov	r3, r0
 800378e:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003794:	f003 031f 	and.w	r3, r3, #31
 8003798:	223f      	movs	r2, #63	@ 0x3f
 800379a:	409a      	lsls	r2, r3
 800379c:	68bb      	ldr	r3, [r7, #8]
 800379e:	609a      	str	r2, [r3, #8]
 80037a0:	e0cd      	b.n	800393e <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	4a3b      	ldr	r2, [pc, #236]	@ (8003894 <HAL_DMA_Init+0x42c>)
 80037a8:	4293      	cmp	r3, r2
 80037aa:	d022      	beq.n	80037f2 <HAL_DMA_Init+0x38a>
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4a39      	ldr	r2, [pc, #228]	@ (8003898 <HAL_DMA_Init+0x430>)
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d01d      	beq.n	80037f2 <HAL_DMA_Init+0x38a>
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	4a38      	ldr	r2, [pc, #224]	@ (800389c <HAL_DMA_Init+0x434>)
 80037bc:	4293      	cmp	r3, r2
 80037be:	d018      	beq.n	80037f2 <HAL_DMA_Init+0x38a>
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	4a36      	ldr	r2, [pc, #216]	@ (80038a0 <HAL_DMA_Init+0x438>)
 80037c6:	4293      	cmp	r3, r2
 80037c8:	d013      	beq.n	80037f2 <HAL_DMA_Init+0x38a>
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	4a35      	ldr	r2, [pc, #212]	@ (80038a4 <HAL_DMA_Init+0x43c>)
 80037d0:	4293      	cmp	r3, r2
 80037d2:	d00e      	beq.n	80037f2 <HAL_DMA_Init+0x38a>
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	4a33      	ldr	r2, [pc, #204]	@ (80038a8 <HAL_DMA_Init+0x440>)
 80037da:	4293      	cmp	r3, r2
 80037dc:	d009      	beq.n	80037f2 <HAL_DMA_Init+0x38a>
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	4a32      	ldr	r2, [pc, #200]	@ (80038ac <HAL_DMA_Init+0x444>)
 80037e4:	4293      	cmp	r3, r2
 80037e6:	d004      	beq.n	80037f2 <HAL_DMA_Init+0x38a>
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	4a30      	ldr	r2, [pc, #192]	@ (80038b0 <HAL_DMA_Init+0x448>)
 80037ee:	4293      	cmp	r3, r2
 80037f0:	d101      	bne.n	80037f6 <HAL_DMA_Init+0x38e>
 80037f2:	2301      	movs	r3, #1
 80037f4:	e000      	b.n	80037f8 <HAL_DMA_Init+0x390>
 80037f6:	2300      	movs	r3, #0
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	f000 8097 	beq.w	800392c <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4a24      	ldr	r2, [pc, #144]	@ (8003894 <HAL_DMA_Init+0x42c>)
 8003804:	4293      	cmp	r3, r2
 8003806:	d021      	beq.n	800384c <HAL_DMA_Init+0x3e4>
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	4a22      	ldr	r2, [pc, #136]	@ (8003898 <HAL_DMA_Init+0x430>)
 800380e:	4293      	cmp	r3, r2
 8003810:	d01c      	beq.n	800384c <HAL_DMA_Init+0x3e4>
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	4a21      	ldr	r2, [pc, #132]	@ (800389c <HAL_DMA_Init+0x434>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d017      	beq.n	800384c <HAL_DMA_Init+0x3e4>
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4a1f      	ldr	r2, [pc, #124]	@ (80038a0 <HAL_DMA_Init+0x438>)
 8003822:	4293      	cmp	r3, r2
 8003824:	d012      	beq.n	800384c <HAL_DMA_Init+0x3e4>
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	4a1e      	ldr	r2, [pc, #120]	@ (80038a4 <HAL_DMA_Init+0x43c>)
 800382c:	4293      	cmp	r3, r2
 800382e:	d00d      	beq.n	800384c <HAL_DMA_Init+0x3e4>
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4a1c      	ldr	r2, [pc, #112]	@ (80038a8 <HAL_DMA_Init+0x440>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d008      	beq.n	800384c <HAL_DMA_Init+0x3e4>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	4a1b      	ldr	r2, [pc, #108]	@ (80038ac <HAL_DMA_Init+0x444>)
 8003840:	4293      	cmp	r3, r2
 8003842:	d003      	beq.n	800384c <HAL_DMA_Init+0x3e4>
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4a19      	ldr	r2, [pc, #100]	@ (80038b0 <HAL_DMA_Init+0x448>)
 800384a:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2202      	movs	r2, #2
 8003850:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2200      	movs	r2, #0
 8003858:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8003864:	697a      	ldr	r2, [r7, #20]
 8003866:	4b13      	ldr	r3, [pc, #76]	@ (80038b4 <HAL_DMA_Init+0x44c>)
 8003868:	4013      	ands	r3, r2
 800386a:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	689b      	ldr	r3, [r3, #8]
 8003870:	2b40      	cmp	r3, #64	@ 0x40
 8003872:	d021      	beq.n	80038b8 <HAL_DMA_Init+0x450>
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	689b      	ldr	r3, [r3, #8]
 8003878:	2b80      	cmp	r3, #128	@ 0x80
 800387a:	d102      	bne.n	8003882 <HAL_DMA_Init+0x41a>
 800387c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003880:	e01b      	b.n	80038ba <HAL_DMA_Init+0x452>
 8003882:	2300      	movs	r3, #0
 8003884:	e019      	b.n	80038ba <HAL_DMA_Init+0x452>
 8003886:	bf00      	nop
 8003888:	fe10803f 	.word	0xfe10803f
 800388c:	5c001000 	.word	0x5c001000
 8003890:	ffff0000 	.word	0xffff0000
 8003894:	58025408 	.word	0x58025408
 8003898:	5802541c 	.word	0x5802541c
 800389c:	58025430 	.word	0x58025430
 80038a0:	58025444 	.word	0x58025444
 80038a4:	58025458 	.word	0x58025458
 80038a8:	5802546c 	.word	0x5802546c
 80038ac:	58025480 	.word	0x58025480
 80038b0:	58025494 	.word	0x58025494
 80038b4:	fffe000f 	.word	0xfffe000f
 80038b8:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80038ba:	687a      	ldr	r2, [r7, #4]
 80038bc:	68d2      	ldr	r2, [r2, #12]
 80038be:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80038c0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	691b      	ldr	r3, [r3, #16]
 80038c6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80038c8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	695b      	ldr	r3, [r3, #20]
 80038ce:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80038d0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	699b      	ldr	r3, [r3, #24]
 80038d6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80038d8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	69db      	ldr	r3, [r3, #28]
 80038de:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80038e0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	6a1b      	ldr	r3, [r3, #32]
 80038e6:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80038e8:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80038ea:	697a      	ldr	r2, [r7, #20]
 80038ec:	4313      	orrs	r3, r2
 80038ee:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	697a      	ldr	r2, [r7, #20]
 80038f6:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	461a      	mov	r2, r3
 80038fe:	4b6e      	ldr	r3, [pc, #440]	@ (8003ab8 <HAL_DMA_Init+0x650>)
 8003900:	4413      	add	r3, r2
 8003902:	4a6e      	ldr	r2, [pc, #440]	@ (8003abc <HAL_DMA_Init+0x654>)
 8003904:	fba2 2303 	umull	r2, r3, r2, r3
 8003908:	091b      	lsrs	r3, r3, #4
 800390a:	009a      	lsls	r2, r3, #2
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003910:	6878      	ldr	r0, [r7, #4]
 8003912:	f001 fc45 	bl	80051a0 <DMA_CalcBaseAndBitshift>
 8003916:	4603      	mov	r3, r0
 8003918:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800391e:	f003 031f 	and.w	r3, r3, #31
 8003922:	2201      	movs	r2, #1
 8003924:	409a      	lsls	r2, r3
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	605a      	str	r2, [r3, #4]
 800392a:	e008      	b.n	800393e <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2240      	movs	r2, #64	@ 0x40
 8003930:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	2203      	movs	r2, #3
 8003936:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 800393a:	2301      	movs	r3, #1
 800393c:	e0b7      	b.n	8003aae <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	4a5f      	ldr	r2, [pc, #380]	@ (8003ac0 <HAL_DMA_Init+0x658>)
 8003944:	4293      	cmp	r3, r2
 8003946:	d072      	beq.n	8003a2e <HAL_DMA_Init+0x5c6>
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	4a5d      	ldr	r2, [pc, #372]	@ (8003ac4 <HAL_DMA_Init+0x65c>)
 800394e:	4293      	cmp	r3, r2
 8003950:	d06d      	beq.n	8003a2e <HAL_DMA_Init+0x5c6>
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	4a5c      	ldr	r2, [pc, #368]	@ (8003ac8 <HAL_DMA_Init+0x660>)
 8003958:	4293      	cmp	r3, r2
 800395a:	d068      	beq.n	8003a2e <HAL_DMA_Init+0x5c6>
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	4a5a      	ldr	r2, [pc, #360]	@ (8003acc <HAL_DMA_Init+0x664>)
 8003962:	4293      	cmp	r3, r2
 8003964:	d063      	beq.n	8003a2e <HAL_DMA_Init+0x5c6>
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	4a59      	ldr	r2, [pc, #356]	@ (8003ad0 <HAL_DMA_Init+0x668>)
 800396c:	4293      	cmp	r3, r2
 800396e:	d05e      	beq.n	8003a2e <HAL_DMA_Init+0x5c6>
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	4a57      	ldr	r2, [pc, #348]	@ (8003ad4 <HAL_DMA_Init+0x66c>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d059      	beq.n	8003a2e <HAL_DMA_Init+0x5c6>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	4a56      	ldr	r2, [pc, #344]	@ (8003ad8 <HAL_DMA_Init+0x670>)
 8003980:	4293      	cmp	r3, r2
 8003982:	d054      	beq.n	8003a2e <HAL_DMA_Init+0x5c6>
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4a54      	ldr	r2, [pc, #336]	@ (8003adc <HAL_DMA_Init+0x674>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d04f      	beq.n	8003a2e <HAL_DMA_Init+0x5c6>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4a53      	ldr	r2, [pc, #332]	@ (8003ae0 <HAL_DMA_Init+0x678>)
 8003994:	4293      	cmp	r3, r2
 8003996:	d04a      	beq.n	8003a2e <HAL_DMA_Init+0x5c6>
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	4a51      	ldr	r2, [pc, #324]	@ (8003ae4 <HAL_DMA_Init+0x67c>)
 800399e:	4293      	cmp	r3, r2
 80039a0:	d045      	beq.n	8003a2e <HAL_DMA_Init+0x5c6>
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	4a50      	ldr	r2, [pc, #320]	@ (8003ae8 <HAL_DMA_Init+0x680>)
 80039a8:	4293      	cmp	r3, r2
 80039aa:	d040      	beq.n	8003a2e <HAL_DMA_Init+0x5c6>
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	4a4e      	ldr	r2, [pc, #312]	@ (8003aec <HAL_DMA_Init+0x684>)
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d03b      	beq.n	8003a2e <HAL_DMA_Init+0x5c6>
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	4a4d      	ldr	r2, [pc, #308]	@ (8003af0 <HAL_DMA_Init+0x688>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	d036      	beq.n	8003a2e <HAL_DMA_Init+0x5c6>
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	4a4b      	ldr	r2, [pc, #300]	@ (8003af4 <HAL_DMA_Init+0x68c>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d031      	beq.n	8003a2e <HAL_DMA_Init+0x5c6>
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	4a4a      	ldr	r2, [pc, #296]	@ (8003af8 <HAL_DMA_Init+0x690>)
 80039d0:	4293      	cmp	r3, r2
 80039d2:	d02c      	beq.n	8003a2e <HAL_DMA_Init+0x5c6>
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4a48      	ldr	r2, [pc, #288]	@ (8003afc <HAL_DMA_Init+0x694>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d027      	beq.n	8003a2e <HAL_DMA_Init+0x5c6>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	4a47      	ldr	r2, [pc, #284]	@ (8003b00 <HAL_DMA_Init+0x698>)
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d022      	beq.n	8003a2e <HAL_DMA_Init+0x5c6>
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	4a45      	ldr	r2, [pc, #276]	@ (8003b04 <HAL_DMA_Init+0x69c>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d01d      	beq.n	8003a2e <HAL_DMA_Init+0x5c6>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	4a44      	ldr	r2, [pc, #272]	@ (8003b08 <HAL_DMA_Init+0x6a0>)
 80039f8:	4293      	cmp	r3, r2
 80039fa:	d018      	beq.n	8003a2e <HAL_DMA_Init+0x5c6>
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	4a42      	ldr	r2, [pc, #264]	@ (8003b0c <HAL_DMA_Init+0x6a4>)
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d013      	beq.n	8003a2e <HAL_DMA_Init+0x5c6>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4a41      	ldr	r2, [pc, #260]	@ (8003b10 <HAL_DMA_Init+0x6a8>)
 8003a0c:	4293      	cmp	r3, r2
 8003a0e:	d00e      	beq.n	8003a2e <HAL_DMA_Init+0x5c6>
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4a3f      	ldr	r2, [pc, #252]	@ (8003b14 <HAL_DMA_Init+0x6ac>)
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d009      	beq.n	8003a2e <HAL_DMA_Init+0x5c6>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	4a3e      	ldr	r2, [pc, #248]	@ (8003b18 <HAL_DMA_Init+0x6b0>)
 8003a20:	4293      	cmp	r3, r2
 8003a22:	d004      	beq.n	8003a2e <HAL_DMA_Init+0x5c6>
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	4a3c      	ldr	r2, [pc, #240]	@ (8003b1c <HAL_DMA_Init+0x6b4>)
 8003a2a:	4293      	cmp	r3, r2
 8003a2c:	d101      	bne.n	8003a32 <HAL_DMA_Init+0x5ca>
 8003a2e:	2301      	movs	r3, #1
 8003a30:	e000      	b.n	8003a34 <HAL_DMA_Init+0x5cc>
 8003a32:	2300      	movs	r3, #0
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d032      	beq.n	8003a9e <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003a38:	6878      	ldr	r0, [r7, #4]
 8003a3a:	f001 fcdf 	bl	80053fc <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	689b      	ldr	r3, [r3, #8]
 8003a42:	2b80      	cmp	r3, #128	@ 0x80
 8003a44:	d102      	bne.n	8003a4c <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	2200      	movs	r2, #0
 8003a4a:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	685a      	ldr	r2, [r3, #4]
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a54:	b2d2      	uxtb	r2, r2
 8003a56:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003a5c:	687a      	ldr	r2, [r7, #4]
 8003a5e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003a60:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	685b      	ldr	r3, [r3, #4]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d010      	beq.n	8003a8c <HAL_DMA_Init+0x624>
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	685b      	ldr	r3, [r3, #4]
 8003a6e:	2b08      	cmp	r3, #8
 8003a70:	d80c      	bhi.n	8003a8c <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003a72:	6878      	ldr	r0, [r7, #4]
 8003a74:	f001 fd5c 	bl	8005530 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a84:	687a      	ldr	r2, [r7, #4]
 8003a86:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003a88:	605a      	str	r2, [r3, #4]
 8003a8a:	e008      	b.n	8003a9e <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2200      	movs	r2, #0
 8003a90:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2200      	movs	r2, #0
 8003a96:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2201      	movs	r2, #1
 8003aa8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003aac:	2300      	movs	r3, #0
}
 8003aae:	4618      	mov	r0, r3
 8003ab0:	3718      	adds	r7, #24
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	bd80      	pop	{r7, pc}
 8003ab6:	bf00      	nop
 8003ab8:	a7fdabf8 	.word	0xa7fdabf8
 8003abc:	cccccccd 	.word	0xcccccccd
 8003ac0:	40020010 	.word	0x40020010
 8003ac4:	40020028 	.word	0x40020028
 8003ac8:	40020040 	.word	0x40020040
 8003acc:	40020058 	.word	0x40020058
 8003ad0:	40020070 	.word	0x40020070
 8003ad4:	40020088 	.word	0x40020088
 8003ad8:	400200a0 	.word	0x400200a0
 8003adc:	400200b8 	.word	0x400200b8
 8003ae0:	40020410 	.word	0x40020410
 8003ae4:	40020428 	.word	0x40020428
 8003ae8:	40020440 	.word	0x40020440
 8003aec:	40020458 	.word	0x40020458
 8003af0:	40020470 	.word	0x40020470
 8003af4:	40020488 	.word	0x40020488
 8003af8:	400204a0 	.word	0x400204a0
 8003afc:	400204b8 	.word	0x400204b8
 8003b00:	58025408 	.word	0x58025408
 8003b04:	5802541c 	.word	0x5802541c
 8003b08:	58025430 	.word	0x58025430
 8003b0c:	58025444 	.word	0x58025444
 8003b10:	58025458 	.word	0x58025458
 8003b14:	5802546c 	.word	0x5802546c
 8003b18:	58025480 	.word	0x58025480
 8003b1c:	58025494 	.word	0x58025494

08003b20 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b086      	sub	sp, #24
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	60f8      	str	r0, [r7, #12]
 8003b28:	60b9      	str	r1, [r7, #8]
 8003b2a:	607a      	str	r2, [r7, #4]
 8003b2c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003b2e:	2300      	movs	r3, #0
 8003b30:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d101      	bne.n	8003b3c <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8003b38:	2301      	movs	r3, #1
 8003b3a:	e226      	b.n	8003f8a <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003b42:	2b01      	cmp	r3, #1
 8003b44:	d101      	bne.n	8003b4a <HAL_DMA_Start_IT+0x2a>
 8003b46:	2302      	movs	r3, #2
 8003b48:	e21f      	b.n	8003f8a <HAL_DMA_Start_IT+0x46a>
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	2201      	movs	r2, #1
 8003b4e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003b58:	b2db      	uxtb	r3, r3
 8003b5a:	2b01      	cmp	r3, #1
 8003b5c:	f040 820a 	bne.w	8003f74 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	2202      	movs	r2, #2
 8003b64:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	4a68      	ldr	r2, [pc, #416]	@ (8003d14 <HAL_DMA_Start_IT+0x1f4>)
 8003b74:	4293      	cmp	r3, r2
 8003b76:	d04a      	beq.n	8003c0e <HAL_DMA_Start_IT+0xee>
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	4a66      	ldr	r2, [pc, #408]	@ (8003d18 <HAL_DMA_Start_IT+0x1f8>)
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	d045      	beq.n	8003c0e <HAL_DMA_Start_IT+0xee>
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	4a65      	ldr	r2, [pc, #404]	@ (8003d1c <HAL_DMA_Start_IT+0x1fc>)
 8003b88:	4293      	cmp	r3, r2
 8003b8a:	d040      	beq.n	8003c0e <HAL_DMA_Start_IT+0xee>
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4a63      	ldr	r2, [pc, #396]	@ (8003d20 <HAL_DMA_Start_IT+0x200>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d03b      	beq.n	8003c0e <HAL_DMA_Start_IT+0xee>
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	4a62      	ldr	r2, [pc, #392]	@ (8003d24 <HAL_DMA_Start_IT+0x204>)
 8003b9c:	4293      	cmp	r3, r2
 8003b9e:	d036      	beq.n	8003c0e <HAL_DMA_Start_IT+0xee>
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	4a60      	ldr	r2, [pc, #384]	@ (8003d28 <HAL_DMA_Start_IT+0x208>)
 8003ba6:	4293      	cmp	r3, r2
 8003ba8:	d031      	beq.n	8003c0e <HAL_DMA_Start_IT+0xee>
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	4a5f      	ldr	r2, [pc, #380]	@ (8003d2c <HAL_DMA_Start_IT+0x20c>)
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	d02c      	beq.n	8003c0e <HAL_DMA_Start_IT+0xee>
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4a5d      	ldr	r2, [pc, #372]	@ (8003d30 <HAL_DMA_Start_IT+0x210>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d027      	beq.n	8003c0e <HAL_DMA_Start_IT+0xee>
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	4a5c      	ldr	r2, [pc, #368]	@ (8003d34 <HAL_DMA_Start_IT+0x214>)
 8003bc4:	4293      	cmp	r3, r2
 8003bc6:	d022      	beq.n	8003c0e <HAL_DMA_Start_IT+0xee>
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	4a5a      	ldr	r2, [pc, #360]	@ (8003d38 <HAL_DMA_Start_IT+0x218>)
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d01d      	beq.n	8003c0e <HAL_DMA_Start_IT+0xee>
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	4a59      	ldr	r2, [pc, #356]	@ (8003d3c <HAL_DMA_Start_IT+0x21c>)
 8003bd8:	4293      	cmp	r3, r2
 8003bda:	d018      	beq.n	8003c0e <HAL_DMA_Start_IT+0xee>
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4a57      	ldr	r2, [pc, #348]	@ (8003d40 <HAL_DMA_Start_IT+0x220>)
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d013      	beq.n	8003c0e <HAL_DMA_Start_IT+0xee>
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	4a56      	ldr	r2, [pc, #344]	@ (8003d44 <HAL_DMA_Start_IT+0x224>)
 8003bec:	4293      	cmp	r3, r2
 8003bee:	d00e      	beq.n	8003c0e <HAL_DMA_Start_IT+0xee>
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	4a54      	ldr	r2, [pc, #336]	@ (8003d48 <HAL_DMA_Start_IT+0x228>)
 8003bf6:	4293      	cmp	r3, r2
 8003bf8:	d009      	beq.n	8003c0e <HAL_DMA_Start_IT+0xee>
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	4a53      	ldr	r2, [pc, #332]	@ (8003d4c <HAL_DMA_Start_IT+0x22c>)
 8003c00:	4293      	cmp	r3, r2
 8003c02:	d004      	beq.n	8003c0e <HAL_DMA_Start_IT+0xee>
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	4a51      	ldr	r2, [pc, #324]	@ (8003d50 <HAL_DMA_Start_IT+0x230>)
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d108      	bne.n	8003c20 <HAL_DMA_Start_IT+0x100>
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	681a      	ldr	r2, [r3, #0]
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f022 0201 	bic.w	r2, r2, #1
 8003c1c:	601a      	str	r2, [r3, #0]
 8003c1e:	e007      	b.n	8003c30 <HAL_DMA_Start_IT+0x110>
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	681a      	ldr	r2, [r3, #0]
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f022 0201 	bic.w	r2, r2, #1
 8003c2e:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	687a      	ldr	r2, [r7, #4]
 8003c34:	68b9      	ldr	r1, [r7, #8]
 8003c36:	68f8      	ldr	r0, [r7, #12]
 8003c38:	f001 f906 	bl	8004e48 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	4a34      	ldr	r2, [pc, #208]	@ (8003d14 <HAL_DMA_Start_IT+0x1f4>)
 8003c42:	4293      	cmp	r3, r2
 8003c44:	d04a      	beq.n	8003cdc <HAL_DMA_Start_IT+0x1bc>
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	4a33      	ldr	r2, [pc, #204]	@ (8003d18 <HAL_DMA_Start_IT+0x1f8>)
 8003c4c:	4293      	cmp	r3, r2
 8003c4e:	d045      	beq.n	8003cdc <HAL_DMA_Start_IT+0x1bc>
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	4a31      	ldr	r2, [pc, #196]	@ (8003d1c <HAL_DMA_Start_IT+0x1fc>)
 8003c56:	4293      	cmp	r3, r2
 8003c58:	d040      	beq.n	8003cdc <HAL_DMA_Start_IT+0x1bc>
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	4a30      	ldr	r2, [pc, #192]	@ (8003d20 <HAL_DMA_Start_IT+0x200>)
 8003c60:	4293      	cmp	r3, r2
 8003c62:	d03b      	beq.n	8003cdc <HAL_DMA_Start_IT+0x1bc>
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	4a2e      	ldr	r2, [pc, #184]	@ (8003d24 <HAL_DMA_Start_IT+0x204>)
 8003c6a:	4293      	cmp	r3, r2
 8003c6c:	d036      	beq.n	8003cdc <HAL_DMA_Start_IT+0x1bc>
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	4a2d      	ldr	r2, [pc, #180]	@ (8003d28 <HAL_DMA_Start_IT+0x208>)
 8003c74:	4293      	cmp	r3, r2
 8003c76:	d031      	beq.n	8003cdc <HAL_DMA_Start_IT+0x1bc>
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	4a2b      	ldr	r2, [pc, #172]	@ (8003d2c <HAL_DMA_Start_IT+0x20c>)
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d02c      	beq.n	8003cdc <HAL_DMA_Start_IT+0x1bc>
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	4a2a      	ldr	r2, [pc, #168]	@ (8003d30 <HAL_DMA_Start_IT+0x210>)
 8003c88:	4293      	cmp	r3, r2
 8003c8a:	d027      	beq.n	8003cdc <HAL_DMA_Start_IT+0x1bc>
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	4a28      	ldr	r2, [pc, #160]	@ (8003d34 <HAL_DMA_Start_IT+0x214>)
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d022      	beq.n	8003cdc <HAL_DMA_Start_IT+0x1bc>
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	4a27      	ldr	r2, [pc, #156]	@ (8003d38 <HAL_DMA_Start_IT+0x218>)
 8003c9c:	4293      	cmp	r3, r2
 8003c9e:	d01d      	beq.n	8003cdc <HAL_DMA_Start_IT+0x1bc>
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	4a25      	ldr	r2, [pc, #148]	@ (8003d3c <HAL_DMA_Start_IT+0x21c>)
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	d018      	beq.n	8003cdc <HAL_DMA_Start_IT+0x1bc>
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	4a24      	ldr	r2, [pc, #144]	@ (8003d40 <HAL_DMA_Start_IT+0x220>)
 8003cb0:	4293      	cmp	r3, r2
 8003cb2:	d013      	beq.n	8003cdc <HAL_DMA_Start_IT+0x1bc>
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4a22      	ldr	r2, [pc, #136]	@ (8003d44 <HAL_DMA_Start_IT+0x224>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d00e      	beq.n	8003cdc <HAL_DMA_Start_IT+0x1bc>
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4a21      	ldr	r2, [pc, #132]	@ (8003d48 <HAL_DMA_Start_IT+0x228>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d009      	beq.n	8003cdc <HAL_DMA_Start_IT+0x1bc>
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4a1f      	ldr	r2, [pc, #124]	@ (8003d4c <HAL_DMA_Start_IT+0x22c>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d004      	beq.n	8003cdc <HAL_DMA_Start_IT+0x1bc>
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a1e      	ldr	r2, [pc, #120]	@ (8003d50 <HAL_DMA_Start_IT+0x230>)
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	d101      	bne.n	8003ce0 <HAL_DMA_Start_IT+0x1c0>
 8003cdc:	2301      	movs	r3, #1
 8003cde:	e000      	b.n	8003ce2 <HAL_DMA_Start_IT+0x1c2>
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d036      	beq.n	8003d54 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f023 021e 	bic.w	r2, r3, #30
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f042 0216 	orr.w	r2, r2, #22
 8003cf8:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d03e      	beq.n	8003d80 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	681a      	ldr	r2, [r3, #0]
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f042 0208 	orr.w	r2, r2, #8
 8003d10:	601a      	str	r2, [r3, #0]
 8003d12:	e035      	b.n	8003d80 <HAL_DMA_Start_IT+0x260>
 8003d14:	40020010 	.word	0x40020010
 8003d18:	40020028 	.word	0x40020028
 8003d1c:	40020040 	.word	0x40020040
 8003d20:	40020058 	.word	0x40020058
 8003d24:	40020070 	.word	0x40020070
 8003d28:	40020088 	.word	0x40020088
 8003d2c:	400200a0 	.word	0x400200a0
 8003d30:	400200b8 	.word	0x400200b8
 8003d34:	40020410 	.word	0x40020410
 8003d38:	40020428 	.word	0x40020428
 8003d3c:	40020440 	.word	0x40020440
 8003d40:	40020458 	.word	0x40020458
 8003d44:	40020470 	.word	0x40020470
 8003d48:	40020488 	.word	0x40020488
 8003d4c:	400204a0 	.word	0x400204a0
 8003d50:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f023 020e 	bic.w	r2, r3, #14
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f042 020a 	orr.w	r2, r2, #10
 8003d66:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d007      	beq.n	8003d80 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	681a      	ldr	r2, [r3, #0]
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f042 0204 	orr.w	r2, r2, #4
 8003d7e:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4a83      	ldr	r2, [pc, #524]	@ (8003f94 <HAL_DMA_Start_IT+0x474>)
 8003d86:	4293      	cmp	r3, r2
 8003d88:	d072      	beq.n	8003e70 <HAL_DMA_Start_IT+0x350>
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	4a82      	ldr	r2, [pc, #520]	@ (8003f98 <HAL_DMA_Start_IT+0x478>)
 8003d90:	4293      	cmp	r3, r2
 8003d92:	d06d      	beq.n	8003e70 <HAL_DMA_Start_IT+0x350>
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	4a80      	ldr	r2, [pc, #512]	@ (8003f9c <HAL_DMA_Start_IT+0x47c>)
 8003d9a:	4293      	cmp	r3, r2
 8003d9c:	d068      	beq.n	8003e70 <HAL_DMA_Start_IT+0x350>
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4a7f      	ldr	r2, [pc, #508]	@ (8003fa0 <HAL_DMA_Start_IT+0x480>)
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d063      	beq.n	8003e70 <HAL_DMA_Start_IT+0x350>
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	4a7d      	ldr	r2, [pc, #500]	@ (8003fa4 <HAL_DMA_Start_IT+0x484>)
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d05e      	beq.n	8003e70 <HAL_DMA_Start_IT+0x350>
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	4a7c      	ldr	r2, [pc, #496]	@ (8003fa8 <HAL_DMA_Start_IT+0x488>)
 8003db8:	4293      	cmp	r3, r2
 8003dba:	d059      	beq.n	8003e70 <HAL_DMA_Start_IT+0x350>
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	4a7a      	ldr	r2, [pc, #488]	@ (8003fac <HAL_DMA_Start_IT+0x48c>)
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d054      	beq.n	8003e70 <HAL_DMA_Start_IT+0x350>
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	4a79      	ldr	r2, [pc, #484]	@ (8003fb0 <HAL_DMA_Start_IT+0x490>)
 8003dcc:	4293      	cmp	r3, r2
 8003dce:	d04f      	beq.n	8003e70 <HAL_DMA_Start_IT+0x350>
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	4a77      	ldr	r2, [pc, #476]	@ (8003fb4 <HAL_DMA_Start_IT+0x494>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d04a      	beq.n	8003e70 <HAL_DMA_Start_IT+0x350>
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4a76      	ldr	r2, [pc, #472]	@ (8003fb8 <HAL_DMA_Start_IT+0x498>)
 8003de0:	4293      	cmp	r3, r2
 8003de2:	d045      	beq.n	8003e70 <HAL_DMA_Start_IT+0x350>
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	4a74      	ldr	r2, [pc, #464]	@ (8003fbc <HAL_DMA_Start_IT+0x49c>)
 8003dea:	4293      	cmp	r3, r2
 8003dec:	d040      	beq.n	8003e70 <HAL_DMA_Start_IT+0x350>
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4a73      	ldr	r2, [pc, #460]	@ (8003fc0 <HAL_DMA_Start_IT+0x4a0>)
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d03b      	beq.n	8003e70 <HAL_DMA_Start_IT+0x350>
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4a71      	ldr	r2, [pc, #452]	@ (8003fc4 <HAL_DMA_Start_IT+0x4a4>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d036      	beq.n	8003e70 <HAL_DMA_Start_IT+0x350>
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	4a70      	ldr	r2, [pc, #448]	@ (8003fc8 <HAL_DMA_Start_IT+0x4a8>)
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d031      	beq.n	8003e70 <HAL_DMA_Start_IT+0x350>
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4a6e      	ldr	r2, [pc, #440]	@ (8003fcc <HAL_DMA_Start_IT+0x4ac>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d02c      	beq.n	8003e70 <HAL_DMA_Start_IT+0x350>
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	4a6d      	ldr	r2, [pc, #436]	@ (8003fd0 <HAL_DMA_Start_IT+0x4b0>)
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d027      	beq.n	8003e70 <HAL_DMA_Start_IT+0x350>
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	4a6b      	ldr	r2, [pc, #428]	@ (8003fd4 <HAL_DMA_Start_IT+0x4b4>)
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d022      	beq.n	8003e70 <HAL_DMA_Start_IT+0x350>
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	4a6a      	ldr	r2, [pc, #424]	@ (8003fd8 <HAL_DMA_Start_IT+0x4b8>)
 8003e30:	4293      	cmp	r3, r2
 8003e32:	d01d      	beq.n	8003e70 <HAL_DMA_Start_IT+0x350>
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	4a68      	ldr	r2, [pc, #416]	@ (8003fdc <HAL_DMA_Start_IT+0x4bc>)
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	d018      	beq.n	8003e70 <HAL_DMA_Start_IT+0x350>
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	4a67      	ldr	r2, [pc, #412]	@ (8003fe0 <HAL_DMA_Start_IT+0x4c0>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d013      	beq.n	8003e70 <HAL_DMA_Start_IT+0x350>
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4a65      	ldr	r2, [pc, #404]	@ (8003fe4 <HAL_DMA_Start_IT+0x4c4>)
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d00e      	beq.n	8003e70 <HAL_DMA_Start_IT+0x350>
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	4a64      	ldr	r2, [pc, #400]	@ (8003fe8 <HAL_DMA_Start_IT+0x4c8>)
 8003e58:	4293      	cmp	r3, r2
 8003e5a:	d009      	beq.n	8003e70 <HAL_DMA_Start_IT+0x350>
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4a62      	ldr	r2, [pc, #392]	@ (8003fec <HAL_DMA_Start_IT+0x4cc>)
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d004      	beq.n	8003e70 <HAL_DMA_Start_IT+0x350>
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	4a61      	ldr	r2, [pc, #388]	@ (8003ff0 <HAL_DMA_Start_IT+0x4d0>)
 8003e6c:	4293      	cmp	r3, r2
 8003e6e:	d101      	bne.n	8003e74 <HAL_DMA_Start_IT+0x354>
 8003e70:	2301      	movs	r3, #1
 8003e72:	e000      	b.n	8003e76 <HAL_DMA_Start_IT+0x356>
 8003e74:	2300      	movs	r3, #0
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d01a      	beq.n	8003eb0 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d007      	beq.n	8003e98 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e8c:	681a      	ldr	r2, [r3, #0]
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e92:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003e96:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d007      	beq.n	8003eb0 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003ea4:	681a      	ldr	r2, [r3, #0]
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003eaa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003eae:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	4a37      	ldr	r2, [pc, #220]	@ (8003f94 <HAL_DMA_Start_IT+0x474>)
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d04a      	beq.n	8003f50 <HAL_DMA_Start_IT+0x430>
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4a36      	ldr	r2, [pc, #216]	@ (8003f98 <HAL_DMA_Start_IT+0x478>)
 8003ec0:	4293      	cmp	r3, r2
 8003ec2:	d045      	beq.n	8003f50 <HAL_DMA_Start_IT+0x430>
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4a34      	ldr	r2, [pc, #208]	@ (8003f9c <HAL_DMA_Start_IT+0x47c>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d040      	beq.n	8003f50 <HAL_DMA_Start_IT+0x430>
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	4a33      	ldr	r2, [pc, #204]	@ (8003fa0 <HAL_DMA_Start_IT+0x480>)
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d03b      	beq.n	8003f50 <HAL_DMA_Start_IT+0x430>
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	4a31      	ldr	r2, [pc, #196]	@ (8003fa4 <HAL_DMA_Start_IT+0x484>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d036      	beq.n	8003f50 <HAL_DMA_Start_IT+0x430>
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	4a30      	ldr	r2, [pc, #192]	@ (8003fa8 <HAL_DMA_Start_IT+0x488>)
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d031      	beq.n	8003f50 <HAL_DMA_Start_IT+0x430>
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	4a2e      	ldr	r2, [pc, #184]	@ (8003fac <HAL_DMA_Start_IT+0x48c>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d02c      	beq.n	8003f50 <HAL_DMA_Start_IT+0x430>
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	4a2d      	ldr	r2, [pc, #180]	@ (8003fb0 <HAL_DMA_Start_IT+0x490>)
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d027      	beq.n	8003f50 <HAL_DMA_Start_IT+0x430>
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	4a2b      	ldr	r2, [pc, #172]	@ (8003fb4 <HAL_DMA_Start_IT+0x494>)
 8003f06:	4293      	cmp	r3, r2
 8003f08:	d022      	beq.n	8003f50 <HAL_DMA_Start_IT+0x430>
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	4a2a      	ldr	r2, [pc, #168]	@ (8003fb8 <HAL_DMA_Start_IT+0x498>)
 8003f10:	4293      	cmp	r3, r2
 8003f12:	d01d      	beq.n	8003f50 <HAL_DMA_Start_IT+0x430>
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	4a28      	ldr	r2, [pc, #160]	@ (8003fbc <HAL_DMA_Start_IT+0x49c>)
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d018      	beq.n	8003f50 <HAL_DMA_Start_IT+0x430>
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	4a27      	ldr	r2, [pc, #156]	@ (8003fc0 <HAL_DMA_Start_IT+0x4a0>)
 8003f24:	4293      	cmp	r3, r2
 8003f26:	d013      	beq.n	8003f50 <HAL_DMA_Start_IT+0x430>
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	4a25      	ldr	r2, [pc, #148]	@ (8003fc4 <HAL_DMA_Start_IT+0x4a4>)
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	d00e      	beq.n	8003f50 <HAL_DMA_Start_IT+0x430>
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	4a24      	ldr	r2, [pc, #144]	@ (8003fc8 <HAL_DMA_Start_IT+0x4a8>)
 8003f38:	4293      	cmp	r3, r2
 8003f3a:	d009      	beq.n	8003f50 <HAL_DMA_Start_IT+0x430>
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	4a22      	ldr	r2, [pc, #136]	@ (8003fcc <HAL_DMA_Start_IT+0x4ac>)
 8003f42:	4293      	cmp	r3, r2
 8003f44:	d004      	beq.n	8003f50 <HAL_DMA_Start_IT+0x430>
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	4a21      	ldr	r2, [pc, #132]	@ (8003fd0 <HAL_DMA_Start_IT+0x4b0>)
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	d108      	bne.n	8003f62 <HAL_DMA_Start_IT+0x442>
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	681a      	ldr	r2, [r3, #0]
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f042 0201 	orr.w	r2, r2, #1
 8003f5e:	601a      	str	r2, [r3, #0]
 8003f60:	e012      	b.n	8003f88 <HAL_DMA_Start_IT+0x468>
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	681a      	ldr	r2, [r3, #0]
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f042 0201 	orr.w	r2, r2, #1
 8003f70:	601a      	str	r2, [r3, #0]
 8003f72:	e009      	b.n	8003f88 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003f7a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	2200      	movs	r2, #0
 8003f80:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8003f84:	2301      	movs	r3, #1
 8003f86:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8003f88:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	3718      	adds	r7, #24
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bd80      	pop	{r7, pc}
 8003f92:	bf00      	nop
 8003f94:	40020010 	.word	0x40020010
 8003f98:	40020028 	.word	0x40020028
 8003f9c:	40020040 	.word	0x40020040
 8003fa0:	40020058 	.word	0x40020058
 8003fa4:	40020070 	.word	0x40020070
 8003fa8:	40020088 	.word	0x40020088
 8003fac:	400200a0 	.word	0x400200a0
 8003fb0:	400200b8 	.word	0x400200b8
 8003fb4:	40020410 	.word	0x40020410
 8003fb8:	40020428 	.word	0x40020428
 8003fbc:	40020440 	.word	0x40020440
 8003fc0:	40020458 	.word	0x40020458
 8003fc4:	40020470 	.word	0x40020470
 8003fc8:	40020488 	.word	0x40020488
 8003fcc:	400204a0 	.word	0x400204a0
 8003fd0:	400204b8 	.word	0x400204b8
 8003fd4:	58025408 	.word	0x58025408
 8003fd8:	5802541c 	.word	0x5802541c
 8003fdc:	58025430 	.word	0x58025430
 8003fe0:	58025444 	.word	0x58025444
 8003fe4:	58025458 	.word	0x58025458
 8003fe8:	5802546c 	.word	0x5802546c
 8003fec:	58025480 	.word	0x58025480
 8003ff0:	58025494 	.word	0x58025494

08003ff4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b08a      	sub	sp, #40	@ 0x28
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004000:	4b67      	ldr	r3, [pc, #412]	@ (80041a0 <HAL_DMA_IRQHandler+0x1ac>)
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	4a67      	ldr	r2, [pc, #412]	@ (80041a4 <HAL_DMA_IRQHandler+0x1b0>)
 8004006:	fba2 2303 	umull	r2, r3, r2, r3
 800400a:	0a9b      	lsrs	r3, r3, #10
 800400c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004012:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004018:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 800401a:	6a3b      	ldr	r3, [r7, #32]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8004020:	69fb      	ldr	r3, [r7, #28]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	4a5f      	ldr	r2, [pc, #380]	@ (80041a8 <HAL_DMA_IRQHandler+0x1b4>)
 800402c:	4293      	cmp	r3, r2
 800402e:	d04a      	beq.n	80040c6 <HAL_DMA_IRQHandler+0xd2>
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	4a5d      	ldr	r2, [pc, #372]	@ (80041ac <HAL_DMA_IRQHandler+0x1b8>)
 8004036:	4293      	cmp	r3, r2
 8004038:	d045      	beq.n	80040c6 <HAL_DMA_IRQHandler+0xd2>
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	4a5c      	ldr	r2, [pc, #368]	@ (80041b0 <HAL_DMA_IRQHandler+0x1bc>)
 8004040:	4293      	cmp	r3, r2
 8004042:	d040      	beq.n	80040c6 <HAL_DMA_IRQHandler+0xd2>
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	4a5a      	ldr	r2, [pc, #360]	@ (80041b4 <HAL_DMA_IRQHandler+0x1c0>)
 800404a:	4293      	cmp	r3, r2
 800404c:	d03b      	beq.n	80040c6 <HAL_DMA_IRQHandler+0xd2>
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	4a59      	ldr	r2, [pc, #356]	@ (80041b8 <HAL_DMA_IRQHandler+0x1c4>)
 8004054:	4293      	cmp	r3, r2
 8004056:	d036      	beq.n	80040c6 <HAL_DMA_IRQHandler+0xd2>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	4a57      	ldr	r2, [pc, #348]	@ (80041bc <HAL_DMA_IRQHandler+0x1c8>)
 800405e:	4293      	cmp	r3, r2
 8004060:	d031      	beq.n	80040c6 <HAL_DMA_IRQHandler+0xd2>
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	4a56      	ldr	r2, [pc, #344]	@ (80041c0 <HAL_DMA_IRQHandler+0x1cc>)
 8004068:	4293      	cmp	r3, r2
 800406a:	d02c      	beq.n	80040c6 <HAL_DMA_IRQHandler+0xd2>
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	4a54      	ldr	r2, [pc, #336]	@ (80041c4 <HAL_DMA_IRQHandler+0x1d0>)
 8004072:	4293      	cmp	r3, r2
 8004074:	d027      	beq.n	80040c6 <HAL_DMA_IRQHandler+0xd2>
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	4a53      	ldr	r2, [pc, #332]	@ (80041c8 <HAL_DMA_IRQHandler+0x1d4>)
 800407c:	4293      	cmp	r3, r2
 800407e:	d022      	beq.n	80040c6 <HAL_DMA_IRQHandler+0xd2>
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	4a51      	ldr	r2, [pc, #324]	@ (80041cc <HAL_DMA_IRQHandler+0x1d8>)
 8004086:	4293      	cmp	r3, r2
 8004088:	d01d      	beq.n	80040c6 <HAL_DMA_IRQHandler+0xd2>
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	4a50      	ldr	r2, [pc, #320]	@ (80041d0 <HAL_DMA_IRQHandler+0x1dc>)
 8004090:	4293      	cmp	r3, r2
 8004092:	d018      	beq.n	80040c6 <HAL_DMA_IRQHandler+0xd2>
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	4a4e      	ldr	r2, [pc, #312]	@ (80041d4 <HAL_DMA_IRQHandler+0x1e0>)
 800409a:	4293      	cmp	r3, r2
 800409c:	d013      	beq.n	80040c6 <HAL_DMA_IRQHandler+0xd2>
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	4a4d      	ldr	r2, [pc, #308]	@ (80041d8 <HAL_DMA_IRQHandler+0x1e4>)
 80040a4:	4293      	cmp	r3, r2
 80040a6:	d00e      	beq.n	80040c6 <HAL_DMA_IRQHandler+0xd2>
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	4a4b      	ldr	r2, [pc, #300]	@ (80041dc <HAL_DMA_IRQHandler+0x1e8>)
 80040ae:	4293      	cmp	r3, r2
 80040b0:	d009      	beq.n	80040c6 <HAL_DMA_IRQHandler+0xd2>
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	4a4a      	ldr	r2, [pc, #296]	@ (80041e0 <HAL_DMA_IRQHandler+0x1ec>)
 80040b8:	4293      	cmp	r3, r2
 80040ba:	d004      	beq.n	80040c6 <HAL_DMA_IRQHandler+0xd2>
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	4a48      	ldr	r2, [pc, #288]	@ (80041e4 <HAL_DMA_IRQHandler+0x1f0>)
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d101      	bne.n	80040ca <HAL_DMA_IRQHandler+0xd6>
 80040c6:	2301      	movs	r3, #1
 80040c8:	e000      	b.n	80040cc <HAL_DMA_IRQHandler+0xd8>
 80040ca:	2300      	movs	r3, #0
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	f000 842b 	beq.w	8004928 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040d6:	f003 031f 	and.w	r3, r3, #31
 80040da:	2208      	movs	r2, #8
 80040dc:	409a      	lsls	r2, r3
 80040de:	69bb      	ldr	r3, [r7, #24]
 80040e0:	4013      	ands	r3, r2
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	f000 80a2 	beq.w	800422c <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	4a2e      	ldr	r2, [pc, #184]	@ (80041a8 <HAL_DMA_IRQHandler+0x1b4>)
 80040ee:	4293      	cmp	r3, r2
 80040f0:	d04a      	beq.n	8004188 <HAL_DMA_IRQHandler+0x194>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4a2d      	ldr	r2, [pc, #180]	@ (80041ac <HAL_DMA_IRQHandler+0x1b8>)
 80040f8:	4293      	cmp	r3, r2
 80040fa:	d045      	beq.n	8004188 <HAL_DMA_IRQHandler+0x194>
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	4a2b      	ldr	r2, [pc, #172]	@ (80041b0 <HAL_DMA_IRQHandler+0x1bc>)
 8004102:	4293      	cmp	r3, r2
 8004104:	d040      	beq.n	8004188 <HAL_DMA_IRQHandler+0x194>
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	4a2a      	ldr	r2, [pc, #168]	@ (80041b4 <HAL_DMA_IRQHandler+0x1c0>)
 800410c:	4293      	cmp	r3, r2
 800410e:	d03b      	beq.n	8004188 <HAL_DMA_IRQHandler+0x194>
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	4a28      	ldr	r2, [pc, #160]	@ (80041b8 <HAL_DMA_IRQHandler+0x1c4>)
 8004116:	4293      	cmp	r3, r2
 8004118:	d036      	beq.n	8004188 <HAL_DMA_IRQHandler+0x194>
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	4a27      	ldr	r2, [pc, #156]	@ (80041bc <HAL_DMA_IRQHandler+0x1c8>)
 8004120:	4293      	cmp	r3, r2
 8004122:	d031      	beq.n	8004188 <HAL_DMA_IRQHandler+0x194>
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	4a25      	ldr	r2, [pc, #148]	@ (80041c0 <HAL_DMA_IRQHandler+0x1cc>)
 800412a:	4293      	cmp	r3, r2
 800412c:	d02c      	beq.n	8004188 <HAL_DMA_IRQHandler+0x194>
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	4a24      	ldr	r2, [pc, #144]	@ (80041c4 <HAL_DMA_IRQHandler+0x1d0>)
 8004134:	4293      	cmp	r3, r2
 8004136:	d027      	beq.n	8004188 <HAL_DMA_IRQHandler+0x194>
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	4a22      	ldr	r2, [pc, #136]	@ (80041c8 <HAL_DMA_IRQHandler+0x1d4>)
 800413e:	4293      	cmp	r3, r2
 8004140:	d022      	beq.n	8004188 <HAL_DMA_IRQHandler+0x194>
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	4a21      	ldr	r2, [pc, #132]	@ (80041cc <HAL_DMA_IRQHandler+0x1d8>)
 8004148:	4293      	cmp	r3, r2
 800414a:	d01d      	beq.n	8004188 <HAL_DMA_IRQHandler+0x194>
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4a1f      	ldr	r2, [pc, #124]	@ (80041d0 <HAL_DMA_IRQHandler+0x1dc>)
 8004152:	4293      	cmp	r3, r2
 8004154:	d018      	beq.n	8004188 <HAL_DMA_IRQHandler+0x194>
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	4a1e      	ldr	r2, [pc, #120]	@ (80041d4 <HAL_DMA_IRQHandler+0x1e0>)
 800415c:	4293      	cmp	r3, r2
 800415e:	d013      	beq.n	8004188 <HAL_DMA_IRQHandler+0x194>
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	4a1c      	ldr	r2, [pc, #112]	@ (80041d8 <HAL_DMA_IRQHandler+0x1e4>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d00e      	beq.n	8004188 <HAL_DMA_IRQHandler+0x194>
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	4a1b      	ldr	r2, [pc, #108]	@ (80041dc <HAL_DMA_IRQHandler+0x1e8>)
 8004170:	4293      	cmp	r3, r2
 8004172:	d009      	beq.n	8004188 <HAL_DMA_IRQHandler+0x194>
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	4a19      	ldr	r2, [pc, #100]	@ (80041e0 <HAL_DMA_IRQHandler+0x1ec>)
 800417a:	4293      	cmp	r3, r2
 800417c:	d004      	beq.n	8004188 <HAL_DMA_IRQHandler+0x194>
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	4a18      	ldr	r2, [pc, #96]	@ (80041e4 <HAL_DMA_IRQHandler+0x1f0>)
 8004184:	4293      	cmp	r3, r2
 8004186:	d12f      	bne.n	80041e8 <HAL_DMA_IRQHandler+0x1f4>
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f003 0304 	and.w	r3, r3, #4
 8004192:	2b00      	cmp	r3, #0
 8004194:	bf14      	ite	ne
 8004196:	2301      	movne	r3, #1
 8004198:	2300      	moveq	r3, #0
 800419a:	b2db      	uxtb	r3, r3
 800419c:	e02e      	b.n	80041fc <HAL_DMA_IRQHandler+0x208>
 800419e:	bf00      	nop
 80041a0:	24000000 	.word	0x24000000
 80041a4:	1b4e81b5 	.word	0x1b4e81b5
 80041a8:	40020010 	.word	0x40020010
 80041ac:	40020028 	.word	0x40020028
 80041b0:	40020040 	.word	0x40020040
 80041b4:	40020058 	.word	0x40020058
 80041b8:	40020070 	.word	0x40020070
 80041bc:	40020088 	.word	0x40020088
 80041c0:	400200a0 	.word	0x400200a0
 80041c4:	400200b8 	.word	0x400200b8
 80041c8:	40020410 	.word	0x40020410
 80041cc:	40020428 	.word	0x40020428
 80041d0:	40020440 	.word	0x40020440
 80041d4:	40020458 	.word	0x40020458
 80041d8:	40020470 	.word	0x40020470
 80041dc:	40020488 	.word	0x40020488
 80041e0:	400204a0 	.word	0x400204a0
 80041e4:	400204b8 	.word	0x400204b8
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f003 0308 	and.w	r3, r3, #8
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	bf14      	ite	ne
 80041f6:	2301      	movne	r3, #1
 80041f8:	2300      	moveq	r3, #0
 80041fa:	b2db      	uxtb	r3, r3
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d015      	beq.n	800422c <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	681a      	ldr	r2, [r3, #0]
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f022 0204 	bic.w	r2, r2, #4
 800420e:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004214:	f003 031f 	and.w	r3, r3, #31
 8004218:	2208      	movs	r2, #8
 800421a:	409a      	lsls	r2, r3
 800421c:	6a3b      	ldr	r3, [r7, #32]
 800421e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004224:	f043 0201 	orr.w	r2, r3, #1
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004230:	f003 031f 	and.w	r3, r3, #31
 8004234:	69ba      	ldr	r2, [r7, #24]
 8004236:	fa22 f303 	lsr.w	r3, r2, r3
 800423a:	f003 0301 	and.w	r3, r3, #1
 800423e:	2b00      	cmp	r3, #0
 8004240:	d06e      	beq.n	8004320 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	4a69      	ldr	r2, [pc, #420]	@ (80043ec <HAL_DMA_IRQHandler+0x3f8>)
 8004248:	4293      	cmp	r3, r2
 800424a:	d04a      	beq.n	80042e2 <HAL_DMA_IRQHandler+0x2ee>
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4a67      	ldr	r2, [pc, #412]	@ (80043f0 <HAL_DMA_IRQHandler+0x3fc>)
 8004252:	4293      	cmp	r3, r2
 8004254:	d045      	beq.n	80042e2 <HAL_DMA_IRQHandler+0x2ee>
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	4a66      	ldr	r2, [pc, #408]	@ (80043f4 <HAL_DMA_IRQHandler+0x400>)
 800425c:	4293      	cmp	r3, r2
 800425e:	d040      	beq.n	80042e2 <HAL_DMA_IRQHandler+0x2ee>
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4a64      	ldr	r2, [pc, #400]	@ (80043f8 <HAL_DMA_IRQHandler+0x404>)
 8004266:	4293      	cmp	r3, r2
 8004268:	d03b      	beq.n	80042e2 <HAL_DMA_IRQHandler+0x2ee>
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	4a63      	ldr	r2, [pc, #396]	@ (80043fc <HAL_DMA_IRQHandler+0x408>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d036      	beq.n	80042e2 <HAL_DMA_IRQHandler+0x2ee>
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4a61      	ldr	r2, [pc, #388]	@ (8004400 <HAL_DMA_IRQHandler+0x40c>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d031      	beq.n	80042e2 <HAL_DMA_IRQHandler+0x2ee>
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	4a60      	ldr	r2, [pc, #384]	@ (8004404 <HAL_DMA_IRQHandler+0x410>)
 8004284:	4293      	cmp	r3, r2
 8004286:	d02c      	beq.n	80042e2 <HAL_DMA_IRQHandler+0x2ee>
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	4a5e      	ldr	r2, [pc, #376]	@ (8004408 <HAL_DMA_IRQHandler+0x414>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d027      	beq.n	80042e2 <HAL_DMA_IRQHandler+0x2ee>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	4a5d      	ldr	r2, [pc, #372]	@ (800440c <HAL_DMA_IRQHandler+0x418>)
 8004298:	4293      	cmp	r3, r2
 800429a:	d022      	beq.n	80042e2 <HAL_DMA_IRQHandler+0x2ee>
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	4a5b      	ldr	r2, [pc, #364]	@ (8004410 <HAL_DMA_IRQHandler+0x41c>)
 80042a2:	4293      	cmp	r3, r2
 80042a4:	d01d      	beq.n	80042e2 <HAL_DMA_IRQHandler+0x2ee>
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	4a5a      	ldr	r2, [pc, #360]	@ (8004414 <HAL_DMA_IRQHandler+0x420>)
 80042ac:	4293      	cmp	r3, r2
 80042ae:	d018      	beq.n	80042e2 <HAL_DMA_IRQHandler+0x2ee>
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	4a58      	ldr	r2, [pc, #352]	@ (8004418 <HAL_DMA_IRQHandler+0x424>)
 80042b6:	4293      	cmp	r3, r2
 80042b8:	d013      	beq.n	80042e2 <HAL_DMA_IRQHandler+0x2ee>
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	4a57      	ldr	r2, [pc, #348]	@ (800441c <HAL_DMA_IRQHandler+0x428>)
 80042c0:	4293      	cmp	r3, r2
 80042c2:	d00e      	beq.n	80042e2 <HAL_DMA_IRQHandler+0x2ee>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	4a55      	ldr	r2, [pc, #340]	@ (8004420 <HAL_DMA_IRQHandler+0x42c>)
 80042ca:	4293      	cmp	r3, r2
 80042cc:	d009      	beq.n	80042e2 <HAL_DMA_IRQHandler+0x2ee>
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	4a54      	ldr	r2, [pc, #336]	@ (8004424 <HAL_DMA_IRQHandler+0x430>)
 80042d4:	4293      	cmp	r3, r2
 80042d6:	d004      	beq.n	80042e2 <HAL_DMA_IRQHandler+0x2ee>
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	4a52      	ldr	r2, [pc, #328]	@ (8004428 <HAL_DMA_IRQHandler+0x434>)
 80042de:	4293      	cmp	r3, r2
 80042e0:	d10a      	bne.n	80042f8 <HAL_DMA_IRQHandler+0x304>
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	695b      	ldr	r3, [r3, #20]
 80042e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	bf14      	ite	ne
 80042f0:	2301      	movne	r3, #1
 80042f2:	2300      	moveq	r3, #0
 80042f4:	b2db      	uxtb	r3, r3
 80042f6:	e003      	b.n	8004300 <HAL_DMA_IRQHandler+0x30c>
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	2300      	movs	r3, #0
 8004300:	2b00      	cmp	r3, #0
 8004302:	d00d      	beq.n	8004320 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004308:	f003 031f 	and.w	r3, r3, #31
 800430c:	2201      	movs	r2, #1
 800430e:	409a      	lsls	r2, r3
 8004310:	6a3b      	ldr	r3, [r7, #32]
 8004312:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004318:	f043 0202 	orr.w	r2, r3, #2
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004324:	f003 031f 	and.w	r3, r3, #31
 8004328:	2204      	movs	r2, #4
 800432a:	409a      	lsls	r2, r3
 800432c:	69bb      	ldr	r3, [r7, #24]
 800432e:	4013      	ands	r3, r2
 8004330:	2b00      	cmp	r3, #0
 8004332:	f000 808f 	beq.w	8004454 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	4a2c      	ldr	r2, [pc, #176]	@ (80043ec <HAL_DMA_IRQHandler+0x3f8>)
 800433c:	4293      	cmp	r3, r2
 800433e:	d04a      	beq.n	80043d6 <HAL_DMA_IRQHandler+0x3e2>
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	4a2a      	ldr	r2, [pc, #168]	@ (80043f0 <HAL_DMA_IRQHandler+0x3fc>)
 8004346:	4293      	cmp	r3, r2
 8004348:	d045      	beq.n	80043d6 <HAL_DMA_IRQHandler+0x3e2>
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	4a29      	ldr	r2, [pc, #164]	@ (80043f4 <HAL_DMA_IRQHandler+0x400>)
 8004350:	4293      	cmp	r3, r2
 8004352:	d040      	beq.n	80043d6 <HAL_DMA_IRQHandler+0x3e2>
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	4a27      	ldr	r2, [pc, #156]	@ (80043f8 <HAL_DMA_IRQHandler+0x404>)
 800435a:	4293      	cmp	r3, r2
 800435c:	d03b      	beq.n	80043d6 <HAL_DMA_IRQHandler+0x3e2>
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	4a26      	ldr	r2, [pc, #152]	@ (80043fc <HAL_DMA_IRQHandler+0x408>)
 8004364:	4293      	cmp	r3, r2
 8004366:	d036      	beq.n	80043d6 <HAL_DMA_IRQHandler+0x3e2>
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	4a24      	ldr	r2, [pc, #144]	@ (8004400 <HAL_DMA_IRQHandler+0x40c>)
 800436e:	4293      	cmp	r3, r2
 8004370:	d031      	beq.n	80043d6 <HAL_DMA_IRQHandler+0x3e2>
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	4a23      	ldr	r2, [pc, #140]	@ (8004404 <HAL_DMA_IRQHandler+0x410>)
 8004378:	4293      	cmp	r3, r2
 800437a:	d02c      	beq.n	80043d6 <HAL_DMA_IRQHandler+0x3e2>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	4a21      	ldr	r2, [pc, #132]	@ (8004408 <HAL_DMA_IRQHandler+0x414>)
 8004382:	4293      	cmp	r3, r2
 8004384:	d027      	beq.n	80043d6 <HAL_DMA_IRQHandler+0x3e2>
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	4a20      	ldr	r2, [pc, #128]	@ (800440c <HAL_DMA_IRQHandler+0x418>)
 800438c:	4293      	cmp	r3, r2
 800438e:	d022      	beq.n	80043d6 <HAL_DMA_IRQHandler+0x3e2>
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	4a1e      	ldr	r2, [pc, #120]	@ (8004410 <HAL_DMA_IRQHandler+0x41c>)
 8004396:	4293      	cmp	r3, r2
 8004398:	d01d      	beq.n	80043d6 <HAL_DMA_IRQHandler+0x3e2>
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	4a1d      	ldr	r2, [pc, #116]	@ (8004414 <HAL_DMA_IRQHandler+0x420>)
 80043a0:	4293      	cmp	r3, r2
 80043a2:	d018      	beq.n	80043d6 <HAL_DMA_IRQHandler+0x3e2>
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	4a1b      	ldr	r2, [pc, #108]	@ (8004418 <HAL_DMA_IRQHandler+0x424>)
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d013      	beq.n	80043d6 <HAL_DMA_IRQHandler+0x3e2>
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	4a1a      	ldr	r2, [pc, #104]	@ (800441c <HAL_DMA_IRQHandler+0x428>)
 80043b4:	4293      	cmp	r3, r2
 80043b6:	d00e      	beq.n	80043d6 <HAL_DMA_IRQHandler+0x3e2>
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	4a18      	ldr	r2, [pc, #96]	@ (8004420 <HAL_DMA_IRQHandler+0x42c>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	d009      	beq.n	80043d6 <HAL_DMA_IRQHandler+0x3e2>
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	4a17      	ldr	r2, [pc, #92]	@ (8004424 <HAL_DMA_IRQHandler+0x430>)
 80043c8:	4293      	cmp	r3, r2
 80043ca:	d004      	beq.n	80043d6 <HAL_DMA_IRQHandler+0x3e2>
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	4a15      	ldr	r2, [pc, #84]	@ (8004428 <HAL_DMA_IRQHandler+0x434>)
 80043d2:	4293      	cmp	r3, r2
 80043d4:	d12a      	bne.n	800442c <HAL_DMA_IRQHandler+0x438>
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f003 0302 	and.w	r3, r3, #2
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	bf14      	ite	ne
 80043e4:	2301      	movne	r3, #1
 80043e6:	2300      	moveq	r3, #0
 80043e8:	b2db      	uxtb	r3, r3
 80043ea:	e023      	b.n	8004434 <HAL_DMA_IRQHandler+0x440>
 80043ec:	40020010 	.word	0x40020010
 80043f0:	40020028 	.word	0x40020028
 80043f4:	40020040 	.word	0x40020040
 80043f8:	40020058 	.word	0x40020058
 80043fc:	40020070 	.word	0x40020070
 8004400:	40020088 	.word	0x40020088
 8004404:	400200a0 	.word	0x400200a0
 8004408:	400200b8 	.word	0x400200b8
 800440c:	40020410 	.word	0x40020410
 8004410:	40020428 	.word	0x40020428
 8004414:	40020440 	.word	0x40020440
 8004418:	40020458 	.word	0x40020458
 800441c:	40020470 	.word	0x40020470
 8004420:	40020488 	.word	0x40020488
 8004424:	400204a0 	.word	0x400204a0
 8004428:	400204b8 	.word	0x400204b8
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	2300      	movs	r3, #0
 8004434:	2b00      	cmp	r3, #0
 8004436:	d00d      	beq.n	8004454 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800443c:	f003 031f 	and.w	r3, r3, #31
 8004440:	2204      	movs	r2, #4
 8004442:	409a      	lsls	r2, r3
 8004444:	6a3b      	ldr	r3, [r7, #32]
 8004446:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800444c:	f043 0204 	orr.w	r2, r3, #4
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004458:	f003 031f 	and.w	r3, r3, #31
 800445c:	2210      	movs	r2, #16
 800445e:	409a      	lsls	r2, r3
 8004460:	69bb      	ldr	r3, [r7, #24]
 8004462:	4013      	ands	r3, r2
 8004464:	2b00      	cmp	r3, #0
 8004466:	f000 80a6 	beq.w	80045b6 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	4a85      	ldr	r2, [pc, #532]	@ (8004684 <HAL_DMA_IRQHandler+0x690>)
 8004470:	4293      	cmp	r3, r2
 8004472:	d04a      	beq.n	800450a <HAL_DMA_IRQHandler+0x516>
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	4a83      	ldr	r2, [pc, #524]	@ (8004688 <HAL_DMA_IRQHandler+0x694>)
 800447a:	4293      	cmp	r3, r2
 800447c:	d045      	beq.n	800450a <HAL_DMA_IRQHandler+0x516>
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	4a82      	ldr	r2, [pc, #520]	@ (800468c <HAL_DMA_IRQHandler+0x698>)
 8004484:	4293      	cmp	r3, r2
 8004486:	d040      	beq.n	800450a <HAL_DMA_IRQHandler+0x516>
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	4a80      	ldr	r2, [pc, #512]	@ (8004690 <HAL_DMA_IRQHandler+0x69c>)
 800448e:	4293      	cmp	r3, r2
 8004490:	d03b      	beq.n	800450a <HAL_DMA_IRQHandler+0x516>
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	4a7f      	ldr	r2, [pc, #508]	@ (8004694 <HAL_DMA_IRQHandler+0x6a0>)
 8004498:	4293      	cmp	r3, r2
 800449a:	d036      	beq.n	800450a <HAL_DMA_IRQHandler+0x516>
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	4a7d      	ldr	r2, [pc, #500]	@ (8004698 <HAL_DMA_IRQHandler+0x6a4>)
 80044a2:	4293      	cmp	r3, r2
 80044a4:	d031      	beq.n	800450a <HAL_DMA_IRQHandler+0x516>
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	4a7c      	ldr	r2, [pc, #496]	@ (800469c <HAL_DMA_IRQHandler+0x6a8>)
 80044ac:	4293      	cmp	r3, r2
 80044ae:	d02c      	beq.n	800450a <HAL_DMA_IRQHandler+0x516>
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	4a7a      	ldr	r2, [pc, #488]	@ (80046a0 <HAL_DMA_IRQHandler+0x6ac>)
 80044b6:	4293      	cmp	r3, r2
 80044b8:	d027      	beq.n	800450a <HAL_DMA_IRQHandler+0x516>
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	4a79      	ldr	r2, [pc, #484]	@ (80046a4 <HAL_DMA_IRQHandler+0x6b0>)
 80044c0:	4293      	cmp	r3, r2
 80044c2:	d022      	beq.n	800450a <HAL_DMA_IRQHandler+0x516>
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	4a77      	ldr	r2, [pc, #476]	@ (80046a8 <HAL_DMA_IRQHandler+0x6b4>)
 80044ca:	4293      	cmp	r3, r2
 80044cc:	d01d      	beq.n	800450a <HAL_DMA_IRQHandler+0x516>
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	4a76      	ldr	r2, [pc, #472]	@ (80046ac <HAL_DMA_IRQHandler+0x6b8>)
 80044d4:	4293      	cmp	r3, r2
 80044d6:	d018      	beq.n	800450a <HAL_DMA_IRQHandler+0x516>
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	4a74      	ldr	r2, [pc, #464]	@ (80046b0 <HAL_DMA_IRQHandler+0x6bc>)
 80044de:	4293      	cmp	r3, r2
 80044e0:	d013      	beq.n	800450a <HAL_DMA_IRQHandler+0x516>
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4a73      	ldr	r2, [pc, #460]	@ (80046b4 <HAL_DMA_IRQHandler+0x6c0>)
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d00e      	beq.n	800450a <HAL_DMA_IRQHandler+0x516>
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	4a71      	ldr	r2, [pc, #452]	@ (80046b8 <HAL_DMA_IRQHandler+0x6c4>)
 80044f2:	4293      	cmp	r3, r2
 80044f4:	d009      	beq.n	800450a <HAL_DMA_IRQHandler+0x516>
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	4a70      	ldr	r2, [pc, #448]	@ (80046bc <HAL_DMA_IRQHandler+0x6c8>)
 80044fc:	4293      	cmp	r3, r2
 80044fe:	d004      	beq.n	800450a <HAL_DMA_IRQHandler+0x516>
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	4a6e      	ldr	r2, [pc, #440]	@ (80046c0 <HAL_DMA_IRQHandler+0x6cc>)
 8004506:	4293      	cmp	r3, r2
 8004508:	d10a      	bne.n	8004520 <HAL_DMA_IRQHandler+0x52c>
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f003 0308 	and.w	r3, r3, #8
 8004514:	2b00      	cmp	r3, #0
 8004516:	bf14      	ite	ne
 8004518:	2301      	movne	r3, #1
 800451a:	2300      	moveq	r3, #0
 800451c:	b2db      	uxtb	r3, r3
 800451e:	e009      	b.n	8004534 <HAL_DMA_IRQHandler+0x540>
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f003 0304 	and.w	r3, r3, #4
 800452a:	2b00      	cmp	r3, #0
 800452c:	bf14      	ite	ne
 800452e:	2301      	movne	r3, #1
 8004530:	2300      	moveq	r3, #0
 8004532:	b2db      	uxtb	r3, r3
 8004534:	2b00      	cmp	r3, #0
 8004536:	d03e      	beq.n	80045b6 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800453c:	f003 031f 	and.w	r3, r3, #31
 8004540:	2210      	movs	r2, #16
 8004542:	409a      	lsls	r2, r3
 8004544:	6a3b      	ldr	r3, [r7, #32]
 8004546:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004552:	2b00      	cmp	r3, #0
 8004554:	d018      	beq.n	8004588 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004560:	2b00      	cmp	r3, #0
 8004562:	d108      	bne.n	8004576 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004568:	2b00      	cmp	r3, #0
 800456a:	d024      	beq.n	80045b6 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004570:	6878      	ldr	r0, [r7, #4]
 8004572:	4798      	blx	r3
 8004574:	e01f      	b.n	80045b6 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800457a:	2b00      	cmp	r3, #0
 800457c:	d01b      	beq.n	80045b6 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004582:	6878      	ldr	r0, [r7, #4]
 8004584:	4798      	blx	r3
 8004586:	e016      	b.n	80045b6 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004592:	2b00      	cmp	r3, #0
 8004594:	d107      	bne.n	80045a6 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	681a      	ldr	r2, [r3, #0]
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f022 0208 	bic.w	r2, r2, #8
 80045a4:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d003      	beq.n	80045b6 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045b2:	6878      	ldr	r0, [r7, #4]
 80045b4:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045ba:	f003 031f 	and.w	r3, r3, #31
 80045be:	2220      	movs	r2, #32
 80045c0:	409a      	lsls	r2, r3
 80045c2:	69bb      	ldr	r3, [r7, #24]
 80045c4:	4013      	ands	r3, r2
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	f000 8110 	beq.w	80047ec <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	4a2c      	ldr	r2, [pc, #176]	@ (8004684 <HAL_DMA_IRQHandler+0x690>)
 80045d2:	4293      	cmp	r3, r2
 80045d4:	d04a      	beq.n	800466c <HAL_DMA_IRQHandler+0x678>
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	4a2b      	ldr	r2, [pc, #172]	@ (8004688 <HAL_DMA_IRQHandler+0x694>)
 80045dc:	4293      	cmp	r3, r2
 80045de:	d045      	beq.n	800466c <HAL_DMA_IRQHandler+0x678>
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	4a29      	ldr	r2, [pc, #164]	@ (800468c <HAL_DMA_IRQHandler+0x698>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d040      	beq.n	800466c <HAL_DMA_IRQHandler+0x678>
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	4a28      	ldr	r2, [pc, #160]	@ (8004690 <HAL_DMA_IRQHandler+0x69c>)
 80045f0:	4293      	cmp	r3, r2
 80045f2:	d03b      	beq.n	800466c <HAL_DMA_IRQHandler+0x678>
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	4a26      	ldr	r2, [pc, #152]	@ (8004694 <HAL_DMA_IRQHandler+0x6a0>)
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d036      	beq.n	800466c <HAL_DMA_IRQHandler+0x678>
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	4a25      	ldr	r2, [pc, #148]	@ (8004698 <HAL_DMA_IRQHandler+0x6a4>)
 8004604:	4293      	cmp	r3, r2
 8004606:	d031      	beq.n	800466c <HAL_DMA_IRQHandler+0x678>
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	4a23      	ldr	r2, [pc, #140]	@ (800469c <HAL_DMA_IRQHandler+0x6a8>)
 800460e:	4293      	cmp	r3, r2
 8004610:	d02c      	beq.n	800466c <HAL_DMA_IRQHandler+0x678>
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	4a22      	ldr	r2, [pc, #136]	@ (80046a0 <HAL_DMA_IRQHandler+0x6ac>)
 8004618:	4293      	cmp	r3, r2
 800461a:	d027      	beq.n	800466c <HAL_DMA_IRQHandler+0x678>
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	4a20      	ldr	r2, [pc, #128]	@ (80046a4 <HAL_DMA_IRQHandler+0x6b0>)
 8004622:	4293      	cmp	r3, r2
 8004624:	d022      	beq.n	800466c <HAL_DMA_IRQHandler+0x678>
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	4a1f      	ldr	r2, [pc, #124]	@ (80046a8 <HAL_DMA_IRQHandler+0x6b4>)
 800462c:	4293      	cmp	r3, r2
 800462e:	d01d      	beq.n	800466c <HAL_DMA_IRQHandler+0x678>
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	4a1d      	ldr	r2, [pc, #116]	@ (80046ac <HAL_DMA_IRQHandler+0x6b8>)
 8004636:	4293      	cmp	r3, r2
 8004638:	d018      	beq.n	800466c <HAL_DMA_IRQHandler+0x678>
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	4a1c      	ldr	r2, [pc, #112]	@ (80046b0 <HAL_DMA_IRQHandler+0x6bc>)
 8004640:	4293      	cmp	r3, r2
 8004642:	d013      	beq.n	800466c <HAL_DMA_IRQHandler+0x678>
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	4a1a      	ldr	r2, [pc, #104]	@ (80046b4 <HAL_DMA_IRQHandler+0x6c0>)
 800464a:	4293      	cmp	r3, r2
 800464c:	d00e      	beq.n	800466c <HAL_DMA_IRQHandler+0x678>
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	4a19      	ldr	r2, [pc, #100]	@ (80046b8 <HAL_DMA_IRQHandler+0x6c4>)
 8004654:	4293      	cmp	r3, r2
 8004656:	d009      	beq.n	800466c <HAL_DMA_IRQHandler+0x678>
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	4a17      	ldr	r2, [pc, #92]	@ (80046bc <HAL_DMA_IRQHandler+0x6c8>)
 800465e:	4293      	cmp	r3, r2
 8004660:	d004      	beq.n	800466c <HAL_DMA_IRQHandler+0x678>
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4a16      	ldr	r2, [pc, #88]	@ (80046c0 <HAL_DMA_IRQHandler+0x6cc>)
 8004668:	4293      	cmp	r3, r2
 800466a:	d12b      	bne.n	80046c4 <HAL_DMA_IRQHandler+0x6d0>
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f003 0310 	and.w	r3, r3, #16
 8004676:	2b00      	cmp	r3, #0
 8004678:	bf14      	ite	ne
 800467a:	2301      	movne	r3, #1
 800467c:	2300      	moveq	r3, #0
 800467e:	b2db      	uxtb	r3, r3
 8004680:	e02a      	b.n	80046d8 <HAL_DMA_IRQHandler+0x6e4>
 8004682:	bf00      	nop
 8004684:	40020010 	.word	0x40020010
 8004688:	40020028 	.word	0x40020028
 800468c:	40020040 	.word	0x40020040
 8004690:	40020058 	.word	0x40020058
 8004694:	40020070 	.word	0x40020070
 8004698:	40020088 	.word	0x40020088
 800469c:	400200a0 	.word	0x400200a0
 80046a0:	400200b8 	.word	0x400200b8
 80046a4:	40020410 	.word	0x40020410
 80046a8:	40020428 	.word	0x40020428
 80046ac:	40020440 	.word	0x40020440
 80046b0:	40020458 	.word	0x40020458
 80046b4:	40020470 	.word	0x40020470
 80046b8:	40020488 	.word	0x40020488
 80046bc:	400204a0 	.word	0x400204a0
 80046c0:	400204b8 	.word	0x400204b8
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f003 0302 	and.w	r3, r3, #2
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	bf14      	ite	ne
 80046d2:	2301      	movne	r3, #1
 80046d4:	2300      	moveq	r3, #0
 80046d6:	b2db      	uxtb	r3, r3
 80046d8:	2b00      	cmp	r3, #0
 80046da:	f000 8087 	beq.w	80047ec <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046e2:	f003 031f 	and.w	r3, r3, #31
 80046e6:	2220      	movs	r2, #32
 80046e8:	409a      	lsls	r2, r3
 80046ea:	6a3b      	ldr	r3, [r7, #32]
 80046ec:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80046f4:	b2db      	uxtb	r3, r3
 80046f6:	2b04      	cmp	r3, #4
 80046f8:	d139      	bne.n	800476e <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	681a      	ldr	r2, [r3, #0]
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f022 0216 	bic.w	r2, r2, #22
 8004708:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	695a      	ldr	r2, [r3, #20]
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004718:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800471e:	2b00      	cmp	r3, #0
 8004720:	d103      	bne.n	800472a <HAL_DMA_IRQHandler+0x736>
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004726:	2b00      	cmp	r3, #0
 8004728:	d007      	beq.n	800473a <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	681a      	ldr	r2, [r3, #0]
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f022 0208 	bic.w	r2, r2, #8
 8004738:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800473e:	f003 031f 	and.w	r3, r3, #31
 8004742:	223f      	movs	r2, #63	@ 0x3f
 8004744:	409a      	lsls	r2, r3
 8004746:	6a3b      	ldr	r3, [r7, #32]
 8004748:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	2201      	movs	r2, #1
 800474e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2200      	movs	r2, #0
 8004756:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800475e:	2b00      	cmp	r3, #0
 8004760:	f000 834a 	beq.w	8004df8 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004768:	6878      	ldr	r0, [r7, #4]
 800476a:	4798      	blx	r3
          }
          return;
 800476c:	e344      	b.n	8004df8 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004778:	2b00      	cmp	r3, #0
 800477a:	d018      	beq.n	80047ae <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004786:	2b00      	cmp	r3, #0
 8004788:	d108      	bne.n	800479c <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800478e:	2b00      	cmp	r3, #0
 8004790:	d02c      	beq.n	80047ec <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004796:	6878      	ldr	r0, [r7, #4]
 8004798:	4798      	blx	r3
 800479a:	e027      	b.n	80047ec <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d023      	beq.n	80047ec <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047a8:	6878      	ldr	r0, [r7, #4]
 80047aa:	4798      	blx	r3
 80047ac:	e01e      	b.n	80047ec <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d10f      	bne.n	80047dc <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	681a      	ldr	r2, [r3, #0]
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f022 0210 	bic.w	r2, r2, #16
 80047ca:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2201      	movs	r2, #1
 80047d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2200      	movs	r2, #0
 80047d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d003      	beq.n	80047ec <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047e8:	6878      	ldr	r0, [r7, #4]
 80047ea:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	f000 8306 	beq.w	8004e02 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047fa:	f003 0301 	and.w	r3, r3, #1
 80047fe:	2b00      	cmp	r3, #0
 8004800:	f000 8088 	beq.w	8004914 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2204      	movs	r2, #4
 8004808:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	4a7a      	ldr	r2, [pc, #488]	@ (80049fc <HAL_DMA_IRQHandler+0xa08>)
 8004812:	4293      	cmp	r3, r2
 8004814:	d04a      	beq.n	80048ac <HAL_DMA_IRQHandler+0x8b8>
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	4a79      	ldr	r2, [pc, #484]	@ (8004a00 <HAL_DMA_IRQHandler+0xa0c>)
 800481c:	4293      	cmp	r3, r2
 800481e:	d045      	beq.n	80048ac <HAL_DMA_IRQHandler+0x8b8>
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	4a77      	ldr	r2, [pc, #476]	@ (8004a04 <HAL_DMA_IRQHandler+0xa10>)
 8004826:	4293      	cmp	r3, r2
 8004828:	d040      	beq.n	80048ac <HAL_DMA_IRQHandler+0x8b8>
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	4a76      	ldr	r2, [pc, #472]	@ (8004a08 <HAL_DMA_IRQHandler+0xa14>)
 8004830:	4293      	cmp	r3, r2
 8004832:	d03b      	beq.n	80048ac <HAL_DMA_IRQHandler+0x8b8>
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	4a74      	ldr	r2, [pc, #464]	@ (8004a0c <HAL_DMA_IRQHandler+0xa18>)
 800483a:	4293      	cmp	r3, r2
 800483c:	d036      	beq.n	80048ac <HAL_DMA_IRQHandler+0x8b8>
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4a73      	ldr	r2, [pc, #460]	@ (8004a10 <HAL_DMA_IRQHandler+0xa1c>)
 8004844:	4293      	cmp	r3, r2
 8004846:	d031      	beq.n	80048ac <HAL_DMA_IRQHandler+0x8b8>
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	4a71      	ldr	r2, [pc, #452]	@ (8004a14 <HAL_DMA_IRQHandler+0xa20>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d02c      	beq.n	80048ac <HAL_DMA_IRQHandler+0x8b8>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	4a70      	ldr	r2, [pc, #448]	@ (8004a18 <HAL_DMA_IRQHandler+0xa24>)
 8004858:	4293      	cmp	r3, r2
 800485a:	d027      	beq.n	80048ac <HAL_DMA_IRQHandler+0x8b8>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	4a6e      	ldr	r2, [pc, #440]	@ (8004a1c <HAL_DMA_IRQHandler+0xa28>)
 8004862:	4293      	cmp	r3, r2
 8004864:	d022      	beq.n	80048ac <HAL_DMA_IRQHandler+0x8b8>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4a6d      	ldr	r2, [pc, #436]	@ (8004a20 <HAL_DMA_IRQHandler+0xa2c>)
 800486c:	4293      	cmp	r3, r2
 800486e:	d01d      	beq.n	80048ac <HAL_DMA_IRQHandler+0x8b8>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	4a6b      	ldr	r2, [pc, #428]	@ (8004a24 <HAL_DMA_IRQHandler+0xa30>)
 8004876:	4293      	cmp	r3, r2
 8004878:	d018      	beq.n	80048ac <HAL_DMA_IRQHandler+0x8b8>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	4a6a      	ldr	r2, [pc, #424]	@ (8004a28 <HAL_DMA_IRQHandler+0xa34>)
 8004880:	4293      	cmp	r3, r2
 8004882:	d013      	beq.n	80048ac <HAL_DMA_IRQHandler+0x8b8>
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	4a68      	ldr	r2, [pc, #416]	@ (8004a2c <HAL_DMA_IRQHandler+0xa38>)
 800488a:	4293      	cmp	r3, r2
 800488c:	d00e      	beq.n	80048ac <HAL_DMA_IRQHandler+0x8b8>
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4a67      	ldr	r2, [pc, #412]	@ (8004a30 <HAL_DMA_IRQHandler+0xa3c>)
 8004894:	4293      	cmp	r3, r2
 8004896:	d009      	beq.n	80048ac <HAL_DMA_IRQHandler+0x8b8>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4a65      	ldr	r2, [pc, #404]	@ (8004a34 <HAL_DMA_IRQHandler+0xa40>)
 800489e:	4293      	cmp	r3, r2
 80048a0:	d004      	beq.n	80048ac <HAL_DMA_IRQHandler+0x8b8>
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	4a64      	ldr	r2, [pc, #400]	@ (8004a38 <HAL_DMA_IRQHandler+0xa44>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d108      	bne.n	80048be <HAL_DMA_IRQHandler+0x8ca>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	681a      	ldr	r2, [r3, #0]
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f022 0201 	bic.w	r2, r2, #1
 80048ba:	601a      	str	r2, [r3, #0]
 80048bc:	e007      	b.n	80048ce <HAL_DMA_IRQHandler+0x8da>
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	681a      	ldr	r2, [r3, #0]
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f022 0201 	bic.w	r2, r2, #1
 80048cc:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	3301      	adds	r3, #1
 80048d2:	60fb      	str	r3, [r7, #12]
 80048d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048d6:	429a      	cmp	r2, r3
 80048d8:	d307      	bcc.n	80048ea <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f003 0301 	and.w	r3, r3, #1
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d1f2      	bne.n	80048ce <HAL_DMA_IRQHandler+0x8da>
 80048e8:	e000      	b.n	80048ec <HAL_DMA_IRQHandler+0x8f8>
            break;
 80048ea:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f003 0301 	and.w	r3, r3, #1
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d004      	beq.n	8004904 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	2203      	movs	r2, #3
 80048fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8004902:	e003      	b.n	800490c <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2201      	movs	r2, #1
 8004908:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2200      	movs	r2, #0
 8004910:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004918:	2b00      	cmp	r3, #0
 800491a:	f000 8272 	beq.w	8004e02 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004922:	6878      	ldr	r0, [r7, #4]
 8004924:	4798      	blx	r3
 8004926:	e26c      	b.n	8004e02 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	4a43      	ldr	r2, [pc, #268]	@ (8004a3c <HAL_DMA_IRQHandler+0xa48>)
 800492e:	4293      	cmp	r3, r2
 8004930:	d022      	beq.n	8004978 <HAL_DMA_IRQHandler+0x984>
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	4a42      	ldr	r2, [pc, #264]	@ (8004a40 <HAL_DMA_IRQHandler+0xa4c>)
 8004938:	4293      	cmp	r3, r2
 800493a:	d01d      	beq.n	8004978 <HAL_DMA_IRQHandler+0x984>
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	4a40      	ldr	r2, [pc, #256]	@ (8004a44 <HAL_DMA_IRQHandler+0xa50>)
 8004942:	4293      	cmp	r3, r2
 8004944:	d018      	beq.n	8004978 <HAL_DMA_IRQHandler+0x984>
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	4a3f      	ldr	r2, [pc, #252]	@ (8004a48 <HAL_DMA_IRQHandler+0xa54>)
 800494c:	4293      	cmp	r3, r2
 800494e:	d013      	beq.n	8004978 <HAL_DMA_IRQHandler+0x984>
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	4a3d      	ldr	r2, [pc, #244]	@ (8004a4c <HAL_DMA_IRQHandler+0xa58>)
 8004956:	4293      	cmp	r3, r2
 8004958:	d00e      	beq.n	8004978 <HAL_DMA_IRQHandler+0x984>
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	4a3c      	ldr	r2, [pc, #240]	@ (8004a50 <HAL_DMA_IRQHandler+0xa5c>)
 8004960:	4293      	cmp	r3, r2
 8004962:	d009      	beq.n	8004978 <HAL_DMA_IRQHandler+0x984>
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	4a3a      	ldr	r2, [pc, #232]	@ (8004a54 <HAL_DMA_IRQHandler+0xa60>)
 800496a:	4293      	cmp	r3, r2
 800496c:	d004      	beq.n	8004978 <HAL_DMA_IRQHandler+0x984>
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	4a39      	ldr	r2, [pc, #228]	@ (8004a58 <HAL_DMA_IRQHandler+0xa64>)
 8004974:	4293      	cmp	r3, r2
 8004976:	d101      	bne.n	800497c <HAL_DMA_IRQHandler+0x988>
 8004978:	2301      	movs	r3, #1
 800497a:	e000      	b.n	800497e <HAL_DMA_IRQHandler+0x98a>
 800497c:	2300      	movs	r3, #0
 800497e:	2b00      	cmp	r3, #0
 8004980:	f000 823f 	beq.w	8004e02 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004990:	f003 031f 	and.w	r3, r3, #31
 8004994:	2204      	movs	r2, #4
 8004996:	409a      	lsls	r2, r3
 8004998:	697b      	ldr	r3, [r7, #20]
 800499a:	4013      	ands	r3, r2
 800499c:	2b00      	cmp	r3, #0
 800499e:	f000 80cd 	beq.w	8004b3c <HAL_DMA_IRQHandler+0xb48>
 80049a2:	693b      	ldr	r3, [r7, #16]
 80049a4:	f003 0304 	and.w	r3, r3, #4
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	f000 80c7 	beq.w	8004b3c <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049b2:	f003 031f 	and.w	r3, r3, #31
 80049b6:	2204      	movs	r2, #4
 80049b8:	409a      	lsls	r2, r3
 80049ba:	69fb      	ldr	r3, [r7, #28]
 80049bc:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80049be:	693b      	ldr	r3, [r7, #16]
 80049c0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d049      	beq.n	8004a5c <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80049c8:	693b      	ldr	r3, [r7, #16]
 80049ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d109      	bne.n	80049e6 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	f000 8210 	beq.w	8004dfc <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80049e0:	6878      	ldr	r0, [r7, #4]
 80049e2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80049e4:	e20a      	b.n	8004dfc <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	f000 8206 	beq.w	8004dfc <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049f4:	6878      	ldr	r0, [r7, #4]
 80049f6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80049f8:	e200      	b.n	8004dfc <HAL_DMA_IRQHandler+0xe08>
 80049fa:	bf00      	nop
 80049fc:	40020010 	.word	0x40020010
 8004a00:	40020028 	.word	0x40020028
 8004a04:	40020040 	.word	0x40020040
 8004a08:	40020058 	.word	0x40020058
 8004a0c:	40020070 	.word	0x40020070
 8004a10:	40020088 	.word	0x40020088
 8004a14:	400200a0 	.word	0x400200a0
 8004a18:	400200b8 	.word	0x400200b8
 8004a1c:	40020410 	.word	0x40020410
 8004a20:	40020428 	.word	0x40020428
 8004a24:	40020440 	.word	0x40020440
 8004a28:	40020458 	.word	0x40020458
 8004a2c:	40020470 	.word	0x40020470
 8004a30:	40020488 	.word	0x40020488
 8004a34:	400204a0 	.word	0x400204a0
 8004a38:	400204b8 	.word	0x400204b8
 8004a3c:	58025408 	.word	0x58025408
 8004a40:	5802541c 	.word	0x5802541c
 8004a44:	58025430 	.word	0x58025430
 8004a48:	58025444 	.word	0x58025444
 8004a4c:	58025458 	.word	0x58025458
 8004a50:	5802546c 	.word	0x5802546c
 8004a54:	58025480 	.word	0x58025480
 8004a58:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8004a5c:	693b      	ldr	r3, [r7, #16]
 8004a5e:	f003 0320 	and.w	r3, r3, #32
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d160      	bne.n	8004b28 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	4a7f      	ldr	r2, [pc, #508]	@ (8004c68 <HAL_DMA_IRQHandler+0xc74>)
 8004a6c:	4293      	cmp	r3, r2
 8004a6e:	d04a      	beq.n	8004b06 <HAL_DMA_IRQHandler+0xb12>
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	4a7d      	ldr	r2, [pc, #500]	@ (8004c6c <HAL_DMA_IRQHandler+0xc78>)
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d045      	beq.n	8004b06 <HAL_DMA_IRQHandler+0xb12>
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	4a7c      	ldr	r2, [pc, #496]	@ (8004c70 <HAL_DMA_IRQHandler+0xc7c>)
 8004a80:	4293      	cmp	r3, r2
 8004a82:	d040      	beq.n	8004b06 <HAL_DMA_IRQHandler+0xb12>
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	4a7a      	ldr	r2, [pc, #488]	@ (8004c74 <HAL_DMA_IRQHandler+0xc80>)
 8004a8a:	4293      	cmp	r3, r2
 8004a8c:	d03b      	beq.n	8004b06 <HAL_DMA_IRQHandler+0xb12>
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	4a79      	ldr	r2, [pc, #484]	@ (8004c78 <HAL_DMA_IRQHandler+0xc84>)
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d036      	beq.n	8004b06 <HAL_DMA_IRQHandler+0xb12>
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	4a77      	ldr	r2, [pc, #476]	@ (8004c7c <HAL_DMA_IRQHandler+0xc88>)
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d031      	beq.n	8004b06 <HAL_DMA_IRQHandler+0xb12>
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	4a76      	ldr	r2, [pc, #472]	@ (8004c80 <HAL_DMA_IRQHandler+0xc8c>)
 8004aa8:	4293      	cmp	r3, r2
 8004aaa:	d02c      	beq.n	8004b06 <HAL_DMA_IRQHandler+0xb12>
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	4a74      	ldr	r2, [pc, #464]	@ (8004c84 <HAL_DMA_IRQHandler+0xc90>)
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d027      	beq.n	8004b06 <HAL_DMA_IRQHandler+0xb12>
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	4a73      	ldr	r2, [pc, #460]	@ (8004c88 <HAL_DMA_IRQHandler+0xc94>)
 8004abc:	4293      	cmp	r3, r2
 8004abe:	d022      	beq.n	8004b06 <HAL_DMA_IRQHandler+0xb12>
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	4a71      	ldr	r2, [pc, #452]	@ (8004c8c <HAL_DMA_IRQHandler+0xc98>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d01d      	beq.n	8004b06 <HAL_DMA_IRQHandler+0xb12>
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	4a70      	ldr	r2, [pc, #448]	@ (8004c90 <HAL_DMA_IRQHandler+0xc9c>)
 8004ad0:	4293      	cmp	r3, r2
 8004ad2:	d018      	beq.n	8004b06 <HAL_DMA_IRQHandler+0xb12>
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	4a6e      	ldr	r2, [pc, #440]	@ (8004c94 <HAL_DMA_IRQHandler+0xca0>)
 8004ada:	4293      	cmp	r3, r2
 8004adc:	d013      	beq.n	8004b06 <HAL_DMA_IRQHandler+0xb12>
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	4a6d      	ldr	r2, [pc, #436]	@ (8004c98 <HAL_DMA_IRQHandler+0xca4>)
 8004ae4:	4293      	cmp	r3, r2
 8004ae6:	d00e      	beq.n	8004b06 <HAL_DMA_IRQHandler+0xb12>
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	4a6b      	ldr	r2, [pc, #428]	@ (8004c9c <HAL_DMA_IRQHandler+0xca8>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d009      	beq.n	8004b06 <HAL_DMA_IRQHandler+0xb12>
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	4a6a      	ldr	r2, [pc, #424]	@ (8004ca0 <HAL_DMA_IRQHandler+0xcac>)
 8004af8:	4293      	cmp	r3, r2
 8004afa:	d004      	beq.n	8004b06 <HAL_DMA_IRQHandler+0xb12>
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	4a68      	ldr	r2, [pc, #416]	@ (8004ca4 <HAL_DMA_IRQHandler+0xcb0>)
 8004b02:	4293      	cmp	r3, r2
 8004b04:	d108      	bne.n	8004b18 <HAL_DMA_IRQHandler+0xb24>
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	681a      	ldr	r2, [r3, #0]
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f022 0208 	bic.w	r2, r2, #8
 8004b14:	601a      	str	r2, [r3, #0]
 8004b16:	e007      	b.n	8004b28 <HAL_DMA_IRQHandler+0xb34>
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	681a      	ldr	r2, [r3, #0]
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f022 0204 	bic.w	r2, r2, #4
 8004b26:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	f000 8165 	beq.w	8004dfc <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b36:	6878      	ldr	r0, [r7, #4]
 8004b38:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004b3a:	e15f      	b.n	8004dfc <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b40:	f003 031f 	and.w	r3, r3, #31
 8004b44:	2202      	movs	r2, #2
 8004b46:	409a      	lsls	r2, r3
 8004b48:	697b      	ldr	r3, [r7, #20]
 8004b4a:	4013      	ands	r3, r2
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	f000 80c5 	beq.w	8004cdc <HAL_DMA_IRQHandler+0xce8>
 8004b52:	693b      	ldr	r3, [r7, #16]
 8004b54:	f003 0302 	and.w	r3, r3, #2
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	f000 80bf 	beq.w	8004cdc <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b62:	f003 031f 	and.w	r3, r3, #31
 8004b66:	2202      	movs	r2, #2
 8004b68:	409a      	lsls	r2, r3
 8004b6a:	69fb      	ldr	r3, [r7, #28]
 8004b6c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004b6e:	693b      	ldr	r3, [r7, #16]
 8004b70:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d018      	beq.n	8004baa <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8004b78:	693b      	ldr	r3, [r7, #16]
 8004b7a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d109      	bne.n	8004b96 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	f000 813a 	beq.w	8004e00 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b90:	6878      	ldr	r0, [r7, #4]
 8004b92:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004b94:	e134      	b.n	8004e00 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	f000 8130 	beq.w	8004e00 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ba4:	6878      	ldr	r0, [r7, #4]
 8004ba6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004ba8:	e12a      	b.n	8004e00 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8004baa:	693b      	ldr	r3, [r7, #16]
 8004bac:	f003 0320 	and.w	r3, r3, #32
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	f040 8089 	bne.w	8004cc8 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	4a2b      	ldr	r2, [pc, #172]	@ (8004c68 <HAL_DMA_IRQHandler+0xc74>)
 8004bbc:	4293      	cmp	r3, r2
 8004bbe:	d04a      	beq.n	8004c56 <HAL_DMA_IRQHandler+0xc62>
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	4a29      	ldr	r2, [pc, #164]	@ (8004c6c <HAL_DMA_IRQHandler+0xc78>)
 8004bc6:	4293      	cmp	r3, r2
 8004bc8:	d045      	beq.n	8004c56 <HAL_DMA_IRQHandler+0xc62>
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	4a28      	ldr	r2, [pc, #160]	@ (8004c70 <HAL_DMA_IRQHandler+0xc7c>)
 8004bd0:	4293      	cmp	r3, r2
 8004bd2:	d040      	beq.n	8004c56 <HAL_DMA_IRQHandler+0xc62>
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	4a26      	ldr	r2, [pc, #152]	@ (8004c74 <HAL_DMA_IRQHandler+0xc80>)
 8004bda:	4293      	cmp	r3, r2
 8004bdc:	d03b      	beq.n	8004c56 <HAL_DMA_IRQHandler+0xc62>
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	4a25      	ldr	r2, [pc, #148]	@ (8004c78 <HAL_DMA_IRQHandler+0xc84>)
 8004be4:	4293      	cmp	r3, r2
 8004be6:	d036      	beq.n	8004c56 <HAL_DMA_IRQHandler+0xc62>
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	4a23      	ldr	r2, [pc, #140]	@ (8004c7c <HAL_DMA_IRQHandler+0xc88>)
 8004bee:	4293      	cmp	r3, r2
 8004bf0:	d031      	beq.n	8004c56 <HAL_DMA_IRQHandler+0xc62>
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	4a22      	ldr	r2, [pc, #136]	@ (8004c80 <HAL_DMA_IRQHandler+0xc8c>)
 8004bf8:	4293      	cmp	r3, r2
 8004bfa:	d02c      	beq.n	8004c56 <HAL_DMA_IRQHandler+0xc62>
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	4a20      	ldr	r2, [pc, #128]	@ (8004c84 <HAL_DMA_IRQHandler+0xc90>)
 8004c02:	4293      	cmp	r3, r2
 8004c04:	d027      	beq.n	8004c56 <HAL_DMA_IRQHandler+0xc62>
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	4a1f      	ldr	r2, [pc, #124]	@ (8004c88 <HAL_DMA_IRQHandler+0xc94>)
 8004c0c:	4293      	cmp	r3, r2
 8004c0e:	d022      	beq.n	8004c56 <HAL_DMA_IRQHandler+0xc62>
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	4a1d      	ldr	r2, [pc, #116]	@ (8004c8c <HAL_DMA_IRQHandler+0xc98>)
 8004c16:	4293      	cmp	r3, r2
 8004c18:	d01d      	beq.n	8004c56 <HAL_DMA_IRQHandler+0xc62>
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	4a1c      	ldr	r2, [pc, #112]	@ (8004c90 <HAL_DMA_IRQHandler+0xc9c>)
 8004c20:	4293      	cmp	r3, r2
 8004c22:	d018      	beq.n	8004c56 <HAL_DMA_IRQHandler+0xc62>
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	4a1a      	ldr	r2, [pc, #104]	@ (8004c94 <HAL_DMA_IRQHandler+0xca0>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d013      	beq.n	8004c56 <HAL_DMA_IRQHandler+0xc62>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	4a19      	ldr	r2, [pc, #100]	@ (8004c98 <HAL_DMA_IRQHandler+0xca4>)
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d00e      	beq.n	8004c56 <HAL_DMA_IRQHandler+0xc62>
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	4a17      	ldr	r2, [pc, #92]	@ (8004c9c <HAL_DMA_IRQHandler+0xca8>)
 8004c3e:	4293      	cmp	r3, r2
 8004c40:	d009      	beq.n	8004c56 <HAL_DMA_IRQHandler+0xc62>
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	4a16      	ldr	r2, [pc, #88]	@ (8004ca0 <HAL_DMA_IRQHandler+0xcac>)
 8004c48:	4293      	cmp	r3, r2
 8004c4a:	d004      	beq.n	8004c56 <HAL_DMA_IRQHandler+0xc62>
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4a14      	ldr	r2, [pc, #80]	@ (8004ca4 <HAL_DMA_IRQHandler+0xcb0>)
 8004c52:	4293      	cmp	r3, r2
 8004c54:	d128      	bne.n	8004ca8 <HAL_DMA_IRQHandler+0xcb4>
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	681a      	ldr	r2, [r3, #0]
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f022 0214 	bic.w	r2, r2, #20
 8004c64:	601a      	str	r2, [r3, #0]
 8004c66:	e027      	b.n	8004cb8 <HAL_DMA_IRQHandler+0xcc4>
 8004c68:	40020010 	.word	0x40020010
 8004c6c:	40020028 	.word	0x40020028
 8004c70:	40020040 	.word	0x40020040
 8004c74:	40020058 	.word	0x40020058
 8004c78:	40020070 	.word	0x40020070
 8004c7c:	40020088 	.word	0x40020088
 8004c80:	400200a0 	.word	0x400200a0
 8004c84:	400200b8 	.word	0x400200b8
 8004c88:	40020410 	.word	0x40020410
 8004c8c:	40020428 	.word	0x40020428
 8004c90:	40020440 	.word	0x40020440
 8004c94:	40020458 	.word	0x40020458
 8004c98:	40020470 	.word	0x40020470
 8004c9c:	40020488 	.word	0x40020488
 8004ca0:	400204a0 	.word	0x400204a0
 8004ca4:	400204b8 	.word	0x400204b8
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	681a      	ldr	r2, [r3, #0]
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f022 020a 	bic.w	r2, r2, #10
 8004cb6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2201      	movs	r2, #1
 8004cbc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	f000 8097 	beq.w	8004e00 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cd6:	6878      	ldr	r0, [r7, #4]
 8004cd8:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004cda:	e091      	b.n	8004e00 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ce0:	f003 031f 	and.w	r3, r3, #31
 8004ce4:	2208      	movs	r2, #8
 8004ce6:	409a      	lsls	r2, r3
 8004ce8:	697b      	ldr	r3, [r7, #20]
 8004cea:	4013      	ands	r3, r2
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	f000 8088 	beq.w	8004e02 <HAL_DMA_IRQHandler+0xe0e>
 8004cf2:	693b      	ldr	r3, [r7, #16]
 8004cf4:	f003 0308 	and.w	r3, r3, #8
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	f000 8082 	beq.w	8004e02 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	4a41      	ldr	r2, [pc, #260]	@ (8004e08 <HAL_DMA_IRQHandler+0xe14>)
 8004d04:	4293      	cmp	r3, r2
 8004d06:	d04a      	beq.n	8004d9e <HAL_DMA_IRQHandler+0xdaa>
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	4a3f      	ldr	r2, [pc, #252]	@ (8004e0c <HAL_DMA_IRQHandler+0xe18>)
 8004d0e:	4293      	cmp	r3, r2
 8004d10:	d045      	beq.n	8004d9e <HAL_DMA_IRQHandler+0xdaa>
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	4a3e      	ldr	r2, [pc, #248]	@ (8004e10 <HAL_DMA_IRQHandler+0xe1c>)
 8004d18:	4293      	cmp	r3, r2
 8004d1a:	d040      	beq.n	8004d9e <HAL_DMA_IRQHandler+0xdaa>
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	4a3c      	ldr	r2, [pc, #240]	@ (8004e14 <HAL_DMA_IRQHandler+0xe20>)
 8004d22:	4293      	cmp	r3, r2
 8004d24:	d03b      	beq.n	8004d9e <HAL_DMA_IRQHandler+0xdaa>
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	4a3b      	ldr	r2, [pc, #236]	@ (8004e18 <HAL_DMA_IRQHandler+0xe24>)
 8004d2c:	4293      	cmp	r3, r2
 8004d2e:	d036      	beq.n	8004d9e <HAL_DMA_IRQHandler+0xdaa>
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	4a39      	ldr	r2, [pc, #228]	@ (8004e1c <HAL_DMA_IRQHandler+0xe28>)
 8004d36:	4293      	cmp	r3, r2
 8004d38:	d031      	beq.n	8004d9e <HAL_DMA_IRQHandler+0xdaa>
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	4a38      	ldr	r2, [pc, #224]	@ (8004e20 <HAL_DMA_IRQHandler+0xe2c>)
 8004d40:	4293      	cmp	r3, r2
 8004d42:	d02c      	beq.n	8004d9e <HAL_DMA_IRQHandler+0xdaa>
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	4a36      	ldr	r2, [pc, #216]	@ (8004e24 <HAL_DMA_IRQHandler+0xe30>)
 8004d4a:	4293      	cmp	r3, r2
 8004d4c:	d027      	beq.n	8004d9e <HAL_DMA_IRQHandler+0xdaa>
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	4a35      	ldr	r2, [pc, #212]	@ (8004e28 <HAL_DMA_IRQHandler+0xe34>)
 8004d54:	4293      	cmp	r3, r2
 8004d56:	d022      	beq.n	8004d9e <HAL_DMA_IRQHandler+0xdaa>
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	4a33      	ldr	r2, [pc, #204]	@ (8004e2c <HAL_DMA_IRQHandler+0xe38>)
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d01d      	beq.n	8004d9e <HAL_DMA_IRQHandler+0xdaa>
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	4a32      	ldr	r2, [pc, #200]	@ (8004e30 <HAL_DMA_IRQHandler+0xe3c>)
 8004d68:	4293      	cmp	r3, r2
 8004d6a:	d018      	beq.n	8004d9e <HAL_DMA_IRQHandler+0xdaa>
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	4a30      	ldr	r2, [pc, #192]	@ (8004e34 <HAL_DMA_IRQHandler+0xe40>)
 8004d72:	4293      	cmp	r3, r2
 8004d74:	d013      	beq.n	8004d9e <HAL_DMA_IRQHandler+0xdaa>
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	4a2f      	ldr	r2, [pc, #188]	@ (8004e38 <HAL_DMA_IRQHandler+0xe44>)
 8004d7c:	4293      	cmp	r3, r2
 8004d7e:	d00e      	beq.n	8004d9e <HAL_DMA_IRQHandler+0xdaa>
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	4a2d      	ldr	r2, [pc, #180]	@ (8004e3c <HAL_DMA_IRQHandler+0xe48>)
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d009      	beq.n	8004d9e <HAL_DMA_IRQHandler+0xdaa>
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	4a2c      	ldr	r2, [pc, #176]	@ (8004e40 <HAL_DMA_IRQHandler+0xe4c>)
 8004d90:	4293      	cmp	r3, r2
 8004d92:	d004      	beq.n	8004d9e <HAL_DMA_IRQHandler+0xdaa>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	4a2a      	ldr	r2, [pc, #168]	@ (8004e44 <HAL_DMA_IRQHandler+0xe50>)
 8004d9a:	4293      	cmp	r3, r2
 8004d9c:	d108      	bne.n	8004db0 <HAL_DMA_IRQHandler+0xdbc>
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	681a      	ldr	r2, [r3, #0]
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f022 021c 	bic.w	r2, r2, #28
 8004dac:	601a      	str	r2, [r3, #0]
 8004dae:	e007      	b.n	8004dc0 <HAL_DMA_IRQHandler+0xdcc>
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	681a      	ldr	r2, [r3, #0]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f022 020e 	bic.w	r2, r2, #14
 8004dbe:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004dc4:	f003 031f 	and.w	r3, r3, #31
 8004dc8:	2201      	movs	r2, #1
 8004dca:	409a      	lsls	r2, r3
 8004dcc:	69fb      	ldr	r3, [r7, #28]
 8004dce:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2201      	movs	r2, #1
 8004dd4:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2201      	movs	r2, #1
 8004dda:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2200      	movs	r2, #0
 8004de2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d009      	beq.n	8004e02 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004df2:	6878      	ldr	r0, [r7, #4]
 8004df4:	4798      	blx	r3
 8004df6:	e004      	b.n	8004e02 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8004df8:	bf00      	nop
 8004dfa:	e002      	b.n	8004e02 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004dfc:	bf00      	nop
 8004dfe:	e000      	b.n	8004e02 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004e00:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8004e02:	3728      	adds	r7, #40	@ 0x28
 8004e04:	46bd      	mov	sp, r7
 8004e06:	bd80      	pop	{r7, pc}
 8004e08:	40020010 	.word	0x40020010
 8004e0c:	40020028 	.word	0x40020028
 8004e10:	40020040 	.word	0x40020040
 8004e14:	40020058 	.word	0x40020058
 8004e18:	40020070 	.word	0x40020070
 8004e1c:	40020088 	.word	0x40020088
 8004e20:	400200a0 	.word	0x400200a0
 8004e24:	400200b8 	.word	0x400200b8
 8004e28:	40020410 	.word	0x40020410
 8004e2c:	40020428 	.word	0x40020428
 8004e30:	40020440 	.word	0x40020440
 8004e34:	40020458 	.word	0x40020458
 8004e38:	40020470 	.word	0x40020470
 8004e3c:	40020488 	.word	0x40020488
 8004e40:	400204a0 	.word	0x400204a0
 8004e44:	400204b8 	.word	0x400204b8

08004e48 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004e48:	b480      	push	{r7}
 8004e4a:	b087      	sub	sp, #28
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	60f8      	str	r0, [r7, #12]
 8004e50:	60b9      	str	r1, [r7, #8]
 8004e52:	607a      	str	r2, [r7, #4]
 8004e54:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e5a:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e60:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	4a7f      	ldr	r2, [pc, #508]	@ (8005064 <DMA_SetConfig+0x21c>)
 8004e68:	4293      	cmp	r3, r2
 8004e6a:	d072      	beq.n	8004f52 <DMA_SetConfig+0x10a>
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	4a7d      	ldr	r2, [pc, #500]	@ (8005068 <DMA_SetConfig+0x220>)
 8004e72:	4293      	cmp	r3, r2
 8004e74:	d06d      	beq.n	8004f52 <DMA_SetConfig+0x10a>
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	4a7c      	ldr	r2, [pc, #496]	@ (800506c <DMA_SetConfig+0x224>)
 8004e7c:	4293      	cmp	r3, r2
 8004e7e:	d068      	beq.n	8004f52 <DMA_SetConfig+0x10a>
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	4a7a      	ldr	r2, [pc, #488]	@ (8005070 <DMA_SetConfig+0x228>)
 8004e86:	4293      	cmp	r3, r2
 8004e88:	d063      	beq.n	8004f52 <DMA_SetConfig+0x10a>
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	4a79      	ldr	r2, [pc, #484]	@ (8005074 <DMA_SetConfig+0x22c>)
 8004e90:	4293      	cmp	r3, r2
 8004e92:	d05e      	beq.n	8004f52 <DMA_SetConfig+0x10a>
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	4a77      	ldr	r2, [pc, #476]	@ (8005078 <DMA_SetConfig+0x230>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d059      	beq.n	8004f52 <DMA_SetConfig+0x10a>
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	4a76      	ldr	r2, [pc, #472]	@ (800507c <DMA_SetConfig+0x234>)
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	d054      	beq.n	8004f52 <DMA_SetConfig+0x10a>
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	4a74      	ldr	r2, [pc, #464]	@ (8005080 <DMA_SetConfig+0x238>)
 8004eae:	4293      	cmp	r3, r2
 8004eb0:	d04f      	beq.n	8004f52 <DMA_SetConfig+0x10a>
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	4a73      	ldr	r2, [pc, #460]	@ (8005084 <DMA_SetConfig+0x23c>)
 8004eb8:	4293      	cmp	r3, r2
 8004eba:	d04a      	beq.n	8004f52 <DMA_SetConfig+0x10a>
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	4a71      	ldr	r2, [pc, #452]	@ (8005088 <DMA_SetConfig+0x240>)
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d045      	beq.n	8004f52 <DMA_SetConfig+0x10a>
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	4a70      	ldr	r2, [pc, #448]	@ (800508c <DMA_SetConfig+0x244>)
 8004ecc:	4293      	cmp	r3, r2
 8004ece:	d040      	beq.n	8004f52 <DMA_SetConfig+0x10a>
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	4a6e      	ldr	r2, [pc, #440]	@ (8005090 <DMA_SetConfig+0x248>)
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	d03b      	beq.n	8004f52 <DMA_SetConfig+0x10a>
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	4a6d      	ldr	r2, [pc, #436]	@ (8005094 <DMA_SetConfig+0x24c>)
 8004ee0:	4293      	cmp	r3, r2
 8004ee2:	d036      	beq.n	8004f52 <DMA_SetConfig+0x10a>
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	4a6b      	ldr	r2, [pc, #428]	@ (8005098 <DMA_SetConfig+0x250>)
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d031      	beq.n	8004f52 <DMA_SetConfig+0x10a>
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	4a6a      	ldr	r2, [pc, #424]	@ (800509c <DMA_SetConfig+0x254>)
 8004ef4:	4293      	cmp	r3, r2
 8004ef6:	d02c      	beq.n	8004f52 <DMA_SetConfig+0x10a>
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	4a68      	ldr	r2, [pc, #416]	@ (80050a0 <DMA_SetConfig+0x258>)
 8004efe:	4293      	cmp	r3, r2
 8004f00:	d027      	beq.n	8004f52 <DMA_SetConfig+0x10a>
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	4a67      	ldr	r2, [pc, #412]	@ (80050a4 <DMA_SetConfig+0x25c>)
 8004f08:	4293      	cmp	r3, r2
 8004f0a:	d022      	beq.n	8004f52 <DMA_SetConfig+0x10a>
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	4a65      	ldr	r2, [pc, #404]	@ (80050a8 <DMA_SetConfig+0x260>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d01d      	beq.n	8004f52 <DMA_SetConfig+0x10a>
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	4a64      	ldr	r2, [pc, #400]	@ (80050ac <DMA_SetConfig+0x264>)
 8004f1c:	4293      	cmp	r3, r2
 8004f1e:	d018      	beq.n	8004f52 <DMA_SetConfig+0x10a>
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	4a62      	ldr	r2, [pc, #392]	@ (80050b0 <DMA_SetConfig+0x268>)
 8004f26:	4293      	cmp	r3, r2
 8004f28:	d013      	beq.n	8004f52 <DMA_SetConfig+0x10a>
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	4a61      	ldr	r2, [pc, #388]	@ (80050b4 <DMA_SetConfig+0x26c>)
 8004f30:	4293      	cmp	r3, r2
 8004f32:	d00e      	beq.n	8004f52 <DMA_SetConfig+0x10a>
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	4a5f      	ldr	r2, [pc, #380]	@ (80050b8 <DMA_SetConfig+0x270>)
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	d009      	beq.n	8004f52 <DMA_SetConfig+0x10a>
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	4a5e      	ldr	r2, [pc, #376]	@ (80050bc <DMA_SetConfig+0x274>)
 8004f44:	4293      	cmp	r3, r2
 8004f46:	d004      	beq.n	8004f52 <DMA_SetConfig+0x10a>
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	4a5c      	ldr	r2, [pc, #368]	@ (80050c0 <DMA_SetConfig+0x278>)
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	d101      	bne.n	8004f56 <DMA_SetConfig+0x10e>
 8004f52:	2301      	movs	r3, #1
 8004f54:	e000      	b.n	8004f58 <DMA_SetConfig+0x110>
 8004f56:	2300      	movs	r3, #0
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d00d      	beq.n	8004f78 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004f60:	68fa      	ldr	r2, [r7, #12]
 8004f62:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8004f64:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d004      	beq.n	8004f78 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f72:	68fa      	ldr	r2, [r7, #12]
 8004f74:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004f76:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	4a39      	ldr	r2, [pc, #228]	@ (8005064 <DMA_SetConfig+0x21c>)
 8004f7e:	4293      	cmp	r3, r2
 8004f80:	d04a      	beq.n	8005018 <DMA_SetConfig+0x1d0>
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	4a38      	ldr	r2, [pc, #224]	@ (8005068 <DMA_SetConfig+0x220>)
 8004f88:	4293      	cmp	r3, r2
 8004f8a:	d045      	beq.n	8005018 <DMA_SetConfig+0x1d0>
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	4a36      	ldr	r2, [pc, #216]	@ (800506c <DMA_SetConfig+0x224>)
 8004f92:	4293      	cmp	r3, r2
 8004f94:	d040      	beq.n	8005018 <DMA_SetConfig+0x1d0>
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	4a35      	ldr	r2, [pc, #212]	@ (8005070 <DMA_SetConfig+0x228>)
 8004f9c:	4293      	cmp	r3, r2
 8004f9e:	d03b      	beq.n	8005018 <DMA_SetConfig+0x1d0>
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	4a33      	ldr	r2, [pc, #204]	@ (8005074 <DMA_SetConfig+0x22c>)
 8004fa6:	4293      	cmp	r3, r2
 8004fa8:	d036      	beq.n	8005018 <DMA_SetConfig+0x1d0>
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	4a32      	ldr	r2, [pc, #200]	@ (8005078 <DMA_SetConfig+0x230>)
 8004fb0:	4293      	cmp	r3, r2
 8004fb2:	d031      	beq.n	8005018 <DMA_SetConfig+0x1d0>
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	4a30      	ldr	r2, [pc, #192]	@ (800507c <DMA_SetConfig+0x234>)
 8004fba:	4293      	cmp	r3, r2
 8004fbc:	d02c      	beq.n	8005018 <DMA_SetConfig+0x1d0>
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	4a2f      	ldr	r2, [pc, #188]	@ (8005080 <DMA_SetConfig+0x238>)
 8004fc4:	4293      	cmp	r3, r2
 8004fc6:	d027      	beq.n	8005018 <DMA_SetConfig+0x1d0>
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	4a2d      	ldr	r2, [pc, #180]	@ (8005084 <DMA_SetConfig+0x23c>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d022      	beq.n	8005018 <DMA_SetConfig+0x1d0>
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	4a2c      	ldr	r2, [pc, #176]	@ (8005088 <DMA_SetConfig+0x240>)
 8004fd8:	4293      	cmp	r3, r2
 8004fda:	d01d      	beq.n	8005018 <DMA_SetConfig+0x1d0>
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4a2a      	ldr	r2, [pc, #168]	@ (800508c <DMA_SetConfig+0x244>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d018      	beq.n	8005018 <DMA_SetConfig+0x1d0>
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	4a29      	ldr	r2, [pc, #164]	@ (8005090 <DMA_SetConfig+0x248>)
 8004fec:	4293      	cmp	r3, r2
 8004fee:	d013      	beq.n	8005018 <DMA_SetConfig+0x1d0>
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	4a27      	ldr	r2, [pc, #156]	@ (8005094 <DMA_SetConfig+0x24c>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d00e      	beq.n	8005018 <DMA_SetConfig+0x1d0>
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4a26      	ldr	r2, [pc, #152]	@ (8005098 <DMA_SetConfig+0x250>)
 8005000:	4293      	cmp	r3, r2
 8005002:	d009      	beq.n	8005018 <DMA_SetConfig+0x1d0>
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	4a24      	ldr	r2, [pc, #144]	@ (800509c <DMA_SetConfig+0x254>)
 800500a:	4293      	cmp	r3, r2
 800500c:	d004      	beq.n	8005018 <DMA_SetConfig+0x1d0>
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	4a23      	ldr	r2, [pc, #140]	@ (80050a0 <DMA_SetConfig+0x258>)
 8005014:	4293      	cmp	r3, r2
 8005016:	d101      	bne.n	800501c <DMA_SetConfig+0x1d4>
 8005018:	2301      	movs	r3, #1
 800501a:	e000      	b.n	800501e <DMA_SetConfig+0x1d6>
 800501c:	2300      	movs	r3, #0
 800501e:	2b00      	cmp	r3, #0
 8005020:	d059      	beq.n	80050d6 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005026:	f003 031f 	and.w	r3, r3, #31
 800502a:	223f      	movs	r2, #63	@ 0x3f
 800502c:	409a      	lsls	r2, r3
 800502e:	697b      	ldr	r3, [r7, #20]
 8005030:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	681a      	ldr	r2, [r3, #0]
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005040:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	683a      	ldr	r2, [r7, #0]
 8005048:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	689b      	ldr	r3, [r3, #8]
 800504e:	2b40      	cmp	r3, #64	@ 0x40
 8005050:	d138      	bne.n	80050c4 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	687a      	ldr	r2, [r7, #4]
 8005058:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	68ba      	ldr	r2, [r7, #8]
 8005060:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8005062:	e086      	b.n	8005172 <DMA_SetConfig+0x32a>
 8005064:	40020010 	.word	0x40020010
 8005068:	40020028 	.word	0x40020028
 800506c:	40020040 	.word	0x40020040
 8005070:	40020058 	.word	0x40020058
 8005074:	40020070 	.word	0x40020070
 8005078:	40020088 	.word	0x40020088
 800507c:	400200a0 	.word	0x400200a0
 8005080:	400200b8 	.word	0x400200b8
 8005084:	40020410 	.word	0x40020410
 8005088:	40020428 	.word	0x40020428
 800508c:	40020440 	.word	0x40020440
 8005090:	40020458 	.word	0x40020458
 8005094:	40020470 	.word	0x40020470
 8005098:	40020488 	.word	0x40020488
 800509c:	400204a0 	.word	0x400204a0
 80050a0:	400204b8 	.word	0x400204b8
 80050a4:	58025408 	.word	0x58025408
 80050a8:	5802541c 	.word	0x5802541c
 80050ac:	58025430 	.word	0x58025430
 80050b0:	58025444 	.word	0x58025444
 80050b4:	58025458 	.word	0x58025458
 80050b8:	5802546c 	.word	0x5802546c
 80050bc:	58025480 	.word	0x58025480
 80050c0:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	68ba      	ldr	r2, [r7, #8]
 80050ca:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	687a      	ldr	r2, [r7, #4]
 80050d2:	60da      	str	r2, [r3, #12]
}
 80050d4:	e04d      	b.n	8005172 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	4a29      	ldr	r2, [pc, #164]	@ (8005180 <DMA_SetConfig+0x338>)
 80050dc:	4293      	cmp	r3, r2
 80050de:	d022      	beq.n	8005126 <DMA_SetConfig+0x2de>
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	4a27      	ldr	r2, [pc, #156]	@ (8005184 <DMA_SetConfig+0x33c>)
 80050e6:	4293      	cmp	r3, r2
 80050e8:	d01d      	beq.n	8005126 <DMA_SetConfig+0x2de>
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	4a26      	ldr	r2, [pc, #152]	@ (8005188 <DMA_SetConfig+0x340>)
 80050f0:	4293      	cmp	r3, r2
 80050f2:	d018      	beq.n	8005126 <DMA_SetConfig+0x2de>
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	4a24      	ldr	r2, [pc, #144]	@ (800518c <DMA_SetConfig+0x344>)
 80050fa:	4293      	cmp	r3, r2
 80050fc:	d013      	beq.n	8005126 <DMA_SetConfig+0x2de>
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	4a23      	ldr	r2, [pc, #140]	@ (8005190 <DMA_SetConfig+0x348>)
 8005104:	4293      	cmp	r3, r2
 8005106:	d00e      	beq.n	8005126 <DMA_SetConfig+0x2de>
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	4a21      	ldr	r2, [pc, #132]	@ (8005194 <DMA_SetConfig+0x34c>)
 800510e:	4293      	cmp	r3, r2
 8005110:	d009      	beq.n	8005126 <DMA_SetConfig+0x2de>
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	4a20      	ldr	r2, [pc, #128]	@ (8005198 <DMA_SetConfig+0x350>)
 8005118:	4293      	cmp	r3, r2
 800511a:	d004      	beq.n	8005126 <DMA_SetConfig+0x2de>
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	4a1e      	ldr	r2, [pc, #120]	@ (800519c <DMA_SetConfig+0x354>)
 8005122:	4293      	cmp	r3, r2
 8005124:	d101      	bne.n	800512a <DMA_SetConfig+0x2e2>
 8005126:	2301      	movs	r3, #1
 8005128:	e000      	b.n	800512c <DMA_SetConfig+0x2e4>
 800512a:	2300      	movs	r3, #0
 800512c:	2b00      	cmp	r3, #0
 800512e:	d020      	beq.n	8005172 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005134:	f003 031f 	and.w	r3, r3, #31
 8005138:	2201      	movs	r2, #1
 800513a:	409a      	lsls	r2, r3
 800513c:	693b      	ldr	r3, [r7, #16]
 800513e:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	683a      	ldr	r2, [r7, #0]
 8005146:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	689b      	ldr	r3, [r3, #8]
 800514c:	2b40      	cmp	r3, #64	@ 0x40
 800514e:	d108      	bne.n	8005162 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	687a      	ldr	r2, [r7, #4]
 8005156:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	68ba      	ldr	r2, [r7, #8]
 800515e:	60da      	str	r2, [r3, #12]
}
 8005160:	e007      	b.n	8005172 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	68ba      	ldr	r2, [r7, #8]
 8005168:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	687a      	ldr	r2, [r7, #4]
 8005170:	60da      	str	r2, [r3, #12]
}
 8005172:	bf00      	nop
 8005174:	371c      	adds	r7, #28
 8005176:	46bd      	mov	sp, r7
 8005178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517c:	4770      	bx	lr
 800517e:	bf00      	nop
 8005180:	58025408 	.word	0x58025408
 8005184:	5802541c 	.word	0x5802541c
 8005188:	58025430 	.word	0x58025430
 800518c:	58025444 	.word	0x58025444
 8005190:	58025458 	.word	0x58025458
 8005194:	5802546c 	.word	0x5802546c
 8005198:	58025480 	.word	0x58025480
 800519c:	58025494 	.word	0x58025494

080051a0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80051a0:	b480      	push	{r7}
 80051a2:	b085      	sub	sp, #20
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	4a42      	ldr	r2, [pc, #264]	@ (80052b8 <DMA_CalcBaseAndBitshift+0x118>)
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d04a      	beq.n	8005248 <DMA_CalcBaseAndBitshift+0xa8>
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	4a41      	ldr	r2, [pc, #260]	@ (80052bc <DMA_CalcBaseAndBitshift+0x11c>)
 80051b8:	4293      	cmp	r3, r2
 80051ba:	d045      	beq.n	8005248 <DMA_CalcBaseAndBitshift+0xa8>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	4a3f      	ldr	r2, [pc, #252]	@ (80052c0 <DMA_CalcBaseAndBitshift+0x120>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d040      	beq.n	8005248 <DMA_CalcBaseAndBitshift+0xa8>
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	4a3e      	ldr	r2, [pc, #248]	@ (80052c4 <DMA_CalcBaseAndBitshift+0x124>)
 80051cc:	4293      	cmp	r3, r2
 80051ce:	d03b      	beq.n	8005248 <DMA_CalcBaseAndBitshift+0xa8>
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	4a3c      	ldr	r2, [pc, #240]	@ (80052c8 <DMA_CalcBaseAndBitshift+0x128>)
 80051d6:	4293      	cmp	r3, r2
 80051d8:	d036      	beq.n	8005248 <DMA_CalcBaseAndBitshift+0xa8>
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	4a3b      	ldr	r2, [pc, #236]	@ (80052cc <DMA_CalcBaseAndBitshift+0x12c>)
 80051e0:	4293      	cmp	r3, r2
 80051e2:	d031      	beq.n	8005248 <DMA_CalcBaseAndBitshift+0xa8>
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	4a39      	ldr	r2, [pc, #228]	@ (80052d0 <DMA_CalcBaseAndBitshift+0x130>)
 80051ea:	4293      	cmp	r3, r2
 80051ec:	d02c      	beq.n	8005248 <DMA_CalcBaseAndBitshift+0xa8>
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	4a38      	ldr	r2, [pc, #224]	@ (80052d4 <DMA_CalcBaseAndBitshift+0x134>)
 80051f4:	4293      	cmp	r3, r2
 80051f6:	d027      	beq.n	8005248 <DMA_CalcBaseAndBitshift+0xa8>
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	4a36      	ldr	r2, [pc, #216]	@ (80052d8 <DMA_CalcBaseAndBitshift+0x138>)
 80051fe:	4293      	cmp	r3, r2
 8005200:	d022      	beq.n	8005248 <DMA_CalcBaseAndBitshift+0xa8>
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	4a35      	ldr	r2, [pc, #212]	@ (80052dc <DMA_CalcBaseAndBitshift+0x13c>)
 8005208:	4293      	cmp	r3, r2
 800520a:	d01d      	beq.n	8005248 <DMA_CalcBaseAndBitshift+0xa8>
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	4a33      	ldr	r2, [pc, #204]	@ (80052e0 <DMA_CalcBaseAndBitshift+0x140>)
 8005212:	4293      	cmp	r3, r2
 8005214:	d018      	beq.n	8005248 <DMA_CalcBaseAndBitshift+0xa8>
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	4a32      	ldr	r2, [pc, #200]	@ (80052e4 <DMA_CalcBaseAndBitshift+0x144>)
 800521c:	4293      	cmp	r3, r2
 800521e:	d013      	beq.n	8005248 <DMA_CalcBaseAndBitshift+0xa8>
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	4a30      	ldr	r2, [pc, #192]	@ (80052e8 <DMA_CalcBaseAndBitshift+0x148>)
 8005226:	4293      	cmp	r3, r2
 8005228:	d00e      	beq.n	8005248 <DMA_CalcBaseAndBitshift+0xa8>
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	4a2f      	ldr	r2, [pc, #188]	@ (80052ec <DMA_CalcBaseAndBitshift+0x14c>)
 8005230:	4293      	cmp	r3, r2
 8005232:	d009      	beq.n	8005248 <DMA_CalcBaseAndBitshift+0xa8>
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	4a2d      	ldr	r2, [pc, #180]	@ (80052f0 <DMA_CalcBaseAndBitshift+0x150>)
 800523a:	4293      	cmp	r3, r2
 800523c:	d004      	beq.n	8005248 <DMA_CalcBaseAndBitshift+0xa8>
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	4a2c      	ldr	r2, [pc, #176]	@ (80052f4 <DMA_CalcBaseAndBitshift+0x154>)
 8005244:	4293      	cmp	r3, r2
 8005246:	d101      	bne.n	800524c <DMA_CalcBaseAndBitshift+0xac>
 8005248:	2301      	movs	r3, #1
 800524a:	e000      	b.n	800524e <DMA_CalcBaseAndBitshift+0xae>
 800524c:	2300      	movs	r3, #0
 800524e:	2b00      	cmp	r3, #0
 8005250:	d024      	beq.n	800529c <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	b2db      	uxtb	r3, r3
 8005258:	3b10      	subs	r3, #16
 800525a:	4a27      	ldr	r2, [pc, #156]	@ (80052f8 <DMA_CalcBaseAndBitshift+0x158>)
 800525c:	fba2 2303 	umull	r2, r3, r2, r3
 8005260:	091b      	lsrs	r3, r3, #4
 8005262:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	f003 0307 	and.w	r3, r3, #7
 800526a:	4a24      	ldr	r2, [pc, #144]	@ (80052fc <DMA_CalcBaseAndBitshift+0x15c>)
 800526c:	5cd3      	ldrb	r3, [r2, r3]
 800526e:	461a      	mov	r2, r3
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	2b03      	cmp	r3, #3
 8005278:	d908      	bls.n	800528c <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	461a      	mov	r2, r3
 8005280:	4b1f      	ldr	r3, [pc, #124]	@ (8005300 <DMA_CalcBaseAndBitshift+0x160>)
 8005282:	4013      	ands	r3, r2
 8005284:	1d1a      	adds	r2, r3, #4
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	659a      	str	r2, [r3, #88]	@ 0x58
 800528a:	e00d      	b.n	80052a8 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	461a      	mov	r2, r3
 8005292:	4b1b      	ldr	r3, [pc, #108]	@ (8005300 <DMA_CalcBaseAndBitshift+0x160>)
 8005294:	4013      	ands	r3, r2
 8005296:	687a      	ldr	r2, [r7, #4]
 8005298:	6593      	str	r3, [r2, #88]	@ 0x58
 800529a:	e005      	b.n	80052a8 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80052ac:	4618      	mov	r0, r3
 80052ae:	3714      	adds	r7, #20
 80052b0:	46bd      	mov	sp, r7
 80052b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b6:	4770      	bx	lr
 80052b8:	40020010 	.word	0x40020010
 80052bc:	40020028 	.word	0x40020028
 80052c0:	40020040 	.word	0x40020040
 80052c4:	40020058 	.word	0x40020058
 80052c8:	40020070 	.word	0x40020070
 80052cc:	40020088 	.word	0x40020088
 80052d0:	400200a0 	.word	0x400200a0
 80052d4:	400200b8 	.word	0x400200b8
 80052d8:	40020410 	.word	0x40020410
 80052dc:	40020428 	.word	0x40020428
 80052e0:	40020440 	.word	0x40020440
 80052e4:	40020458 	.word	0x40020458
 80052e8:	40020470 	.word	0x40020470
 80052ec:	40020488 	.word	0x40020488
 80052f0:	400204a0 	.word	0x400204a0
 80052f4:	400204b8 	.word	0x400204b8
 80052f8:	aaaaaaab 	.word	0xaaaaaaab
 80052fc:	0800c084 	.word	0x0800c084
 8005300:	fffffc00 	.word	0xfffffc00

08005304 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8005304:	b480      	push	{r7}
 8005306:	b085      	sub	sp, #20
 8005308:	af00      	add	r7, sp, #0
 800530a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800530c:	2300      	movs	r3, #0
 800530e:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	699b      	ldr	r3, [r3, #24]
 8005314:	2b00      	cmp	r3, #0
 8005316:	d120      	bne.n	800535a <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800531c:	2b03      	cmp	r3, #3
 800531e:	d858      	bhi.n	80053d2 <DMA_CheckFifoParam+0xce>
 8005320:	a201      	add	r2, pc, #4	@ (adr r2, 8005328 <DMA_CheckFifoParam+0x24>)
 8005322:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005326:	bf00      	nop
 8005328:	08005339 	.word	0x08005339
 800532c:	0800534b 	.word	0x0800534b
 8005330:	08005339 	.word	0x08005339
 8005334:	080053d3 	.word	0x080053d3
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800533c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005340:	2b00      	cmp	r3, #0
 8005342:	d048      	beq.n	80053d6 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8005344:	2301      	movs	r3, #1
 8005346:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005348:	e045      	b.n	80053d6 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800534e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005352:	d142      	bne.n	80053da <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8005354:	2301      	movs	r3, #1
 8005356:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005358:	e03f      	b.n	80053da <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	699b      	ldr	r3, [r3, #24]
 800535e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005362:	d123      	bne.n	80053ac <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005368:	2b03      	cmp	r3, #3
 800536a:	d838      	bhi.n	80053de <DMA_CheckFifoParam+0xda>
 800536c:	a201      	add	r2, pc, #4	@ (adr r2, 8005374 <DMA_CheckFifoParam+0x70>)
 800536e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005372:	bf00      	nop
 8005374:	08005385 	.word	0x08005385
 8005378:	0800538b 	.word	0x0800538b
 800537c:	08005385 	.word	0x08005385
 8005380:	0800539d 	.word	0x0800539d
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8005384:	2301      	movs	r3, #1
 8005386:	73fb      	strb	r3, [r7, #15]
        break;
 8005388:	e030      	b.n	80053ec <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800538e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005392:	2b00      	cmp	r3, #0
 8005394:	d025      	beq.n	80053e2 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8005396:	2301      	movs	r3, #1
 8005398:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800539a:	e022      	b.n	80053e2 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053a0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80053a4:	d11f      	bne.n	80053e6 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 80053a6:	2301      	movs	r3, #1
 80053a8:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80053aa:	e01c      	b.n	80053e6 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053b0:	2b02      	cmp	r3, #2
 80053b2:	d902      	bls.n	80053ba <DMA_CheckFifoParam+0xb6>
 80053b4:	2b03      	cmp	r3, #3
 80053b6:	d003      	beq.n	80053c0 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 80053b8:	e018      	b.n	80053ec <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 80053ba:	2301      	movs	r3, #1
 80053bc:	73fb      	strb	r3, [r7, #15]
        break;
 80053be:	e015      	b.n	80053ec <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053c4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d00e      	beq.n	80053ea <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 80053cc:	2301      	movs	r3, #1
 80053ce:	73fb      	strb	r3, [r7, #15]
    break;
 80053d0:	e00b      	b.n	80053ea <DMA_CheckFifoParam+0xe6>
        break;
 80053d2:	bf00      	nop
 80053d4:	e00a      	b.n	80053ec <DMA_CheckFifoParam+0xe8>
        break;
 80053d6:	bf00      	nop
 80053d8:	e008      	b.n	80053ec <DMA_CheckFifoParam+0xe8>
        break;
 80053da:	bf00      	nop
 80053dc:	e006      	b.n	80053ec <DMA_CheckFifoParam+0xe8>
        break;
 80053de:	bf00      	nop
 80053e0:	e004      	b.n	80053ec <DMA_CheckFifoParam+0xe8>
        break;
 80053e2:	bf00      	nop
 80053e4:	e002      	b.n	80053ec <DMA_CheckFifoParam+0xe8>
        break;
 80053e6:	bf00      	nop
 80053e8:	e000      	b.n	80053ec <DMA_CheckFifoParam+0xe8>
    break;
 80053ea:	bf00      	nop
    }
  }

  return status;
 80053ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80053ee:	4618      	mov	r0, r3
 80053f0:	3714      	adds	r7, #20
 80053f2:	46bd      	mov	sp, r7
 80053f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f8:	4770      	bx	lr
 80053fa:	bf00      	nop

080053fc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80053fc:	b480      	push	{r7}
 80053fe:	b085      	sub	sp, #20
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	4a38      	ldr	r2, [pc, #224]	@ (80054f0 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8005410:	4293      	cmp	r3, r2
 8005412:	d022      	beq.n	800545a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	4a36      	ldr	r2, [pc, #216]	@ (80054f4 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800541a:	4293      	cmp	r3, r2
 800541c:	d01d      	beq.n	800545a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	4a35      	ldr	r2, [pc, #212]	@ (80054f8 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8005424:	4293      	cmp	r3, r2
 8005426:	d018      	beq.n	800545a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	4a33      	ldr	r2, [pc, #204]	@ (80054fc <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800542e:	4293      	cmp	r3, r2
 8005430:	d013      	beq.n	800545a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	4a32      	ldr	r2, [pc, #200]	@ (8005500 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8005438:	4293      	cmp	r3, r2
 800543a:	d00e      	beq.n	800545a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	4a30      	ldr	r2, [pc, #192]	@ (8005504 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8005442:	4293      	cmp	r3, r2
 8005444:	d009      	beq.n	800545a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	4a2f      	ldr	r2, [pc, #188]	@ (8005508 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 800544c:	4293      	cmp	r3, r2
 800544e:	d004      	beq.n	800545a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	4a2d      	ldr	r2, [pc, #180]	@ (800550c <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8005456:	4293      	cmp	r3, r2
 8005458:	d101      	bne.n	800545e <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800545a:	2301      	movs	r3, #1
 800545c:	e000      	b.n	8005460 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800545e:	2300      	movs	r3, #0
 8005460:	2b00      	cmp	r3, #0
 8005462:	d01a      	beq.n	800549a <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	b2db      	uxtb	r3, r3
 800546a:	3b08      	subs	r3, #8
 800546c:	4a28      	ldr	r2, [pc, #160]	@ (8005510 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800546e:	fba2 2303 	umull	r2, r3, r2, r3
 8005472:	091b      	lsrs	r3, r3, #4
 8005474:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8005476:	68fa      	ldr	r2, [r7, #12]
 8005478:	4b26      	ldr	r3, [pc, #152]	@ (8005514 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800547a:	4413      	add	r3, r2
 800547c:	009b      	lsls	r3, r3, #2
 800547e:	461a      	mov	r2, r3
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	4a24      	ldr	r2, [pc, #144]	@ (8005518 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8005488:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	f003 031f 	and.w	r3, r3, #31
 8005490:	2201      	movs	r2, #1
 8005492:	409a      	lsls	r2, r3
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8005498:	e024      	b.n	80054e4 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	b2db      	uxtb	r3, r3
 80054a0:	3b10      	subs	r3, #16
 80054a2:	4a1e      	ldr	r2, [pc, #120]	@ (800551c <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 80054a4:	fba2 2303 	umull	r2, r3, r2, r3
 80054a8:	091b      	lsrs	r3, r3, #4
 80054aa:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80054ac:	68bb      	ldr	r3, [r7, #8]
 80054ae:	4a1c      	ldr	r2, [pc, #112]	@ (8005520 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 80054b0:	4293      	cmp	r3, r2
 80054b2:	d806      	bhi.n	80054c2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 80054b4:	68bb      	ldr	r3, [r7, #8]
 80054b6:	4a1b      	ldr	r2, [pc, #108]	@ (8005524 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 80054b8:	4293      	cmp	r3, r2
 80054ba:	d902      	bls.n	80054c2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	3308      	adds	r3, #8
 80054c0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80054c2:	68fa      	ldr	r2, [r7, #12]
 80054c4:	4b18      	ldr	r3, [pc, #96]	@ (8005528 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 80054c6:	4413      	add	r3, r2
 80054c8:	009b      	lsls	r3, r3, #2
 80054ca:	461a      	mov	r2, r3
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	4a16      	ldr	r2, [pc, #88]	@ (800552c <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 80054d4:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	f003 031f 	and.w	r3, r3, #31
 80054dc:	2201      	movs	r2, #1
 80054de:	409a      	lsls	r2, r3
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80054e4:	bf00      	nop
 80054e6:	3714      	adds	r7, #20
 80054e8:	46bd      	mov	sp, r7
 80054ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ee:	4770      	bx	lr
 80054f0:	58025408 	.word	0x58025408
 80054f4:	5802541c 	.word	0x5802541c
 80054f8:	58025430 	.word	0x58025430
 80054fc:	58025444 	.word	0x58025444
 8005500:	58025458 	.word	0x58025458
 8005504:	5802546c 	.word	0x5802546c
 8005508:	58025480 	.word	0x58025480
 800550c:	58025494 	.word	0x58025494
 8005510:	cccccccd 	.word	0xcccccccd
 8005514:	16009600 	.word	0x16009600
 8005518:	58025880 	.word	0x58025880
 800551c:	aaaaaaab 	.word	0xaaaaaaab
 8005520:	400204b8 	.word	0x400204b8
 8005524:	4002040f 	.word	0x4002040f
 8005528:	10008200 	.word	0x10008200
 800552c:	40020880 	.word	0x40020880

08005530 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005530:	b480      	push	{r7}
 8005532:	b085      	sub	sp, #20
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	685b      	ldr	r3, [r3, #4]
 800553c:	b2db      	uxtb	r3, r3
 800553e:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	2b00      	cmp	r3, #0
 8005544:	d04a      	beq.n	80055dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	2b08      	cmp	r3, #8
 800554a:	d847      	bhi.n	80055dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	4a25      	ldr	r2, [pc, #148]	@ (80055e8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8005552:	4293      	cmp	r3, r2
 8005554:	d022      	beq.n	800559c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	4a24      	ldr	r2, [pc, #144]	@ (80055ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 800555c:	4293      	cmp	r3, r2
 800555e:	d01d      	beq.n	800559c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	4a22      	ldr	r2, [pc, #136]	@ (80055f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8005566:	4293      	cmp	r3, r2
 8005568:	d018      	beq.n	800559c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	4a21      	ldr	r2, [pc, #132]	@ (80055f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8005570:	4293      	cmp	r3, r2
 8005572:	d013      	beq.n	800559c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	4a1f      	ldr	r2, [pc, #124]	@ (80055f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800557a:	4293      	cmp	r3, r2
 800557c:	d00e      	beq.n	800559c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	4a1e      	ldr	r2, [pc, #120]	@ (80055fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8005584:	4293      	cmp	r3, r2
 8005586:	d009      	beq.n	800559c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	4a1c      	ldr	r2, [pc, #112]	@ (8005600 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800558e:	4293      	cmp	r3, r2
 8005590:	d004      	beq.n	800559c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	4a1b      	ldr	r2, [pc, #108]	@ (8005604 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8005598:	4293      	cmp	r3, r2
 800559a:	d101      	bne.n	80055a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 800559c:	2301      	movs	r3, #1
 800559e:	e000      	b.n	80055a2 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 80055a0:	2300      	movs	r3, #0
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d00a      	beq.n	80055bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80055a6:	68fa      	ldr	r2, [r7, #12]
 80055a8:	4b17      	ldr	r3, [pc, #92]	@ (8005608 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 80055aa:	4413      	add	r3, r2
 80055ac:	009b      	lsls	r3, r3, #2
 80055ae:	461a      	mov	r2, r3
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	4a15      	ldr	r2, [pc, #84]	@ (800560c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 80055b8:	671a      	str	r2, [r3, #112]	@ 0x70
 80055ba:	e009      	b.n	80055d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80055bc:	68fa      	ldr	r2, [r7, #12]
 80055be:	4b14      	ldr	r3, [pc, #80]	@ (8005610 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 80055c0:	4413      	add	r3, r2
 80055c2:	009b      	lsls	r3, r3, #2
 80055c4:	461a      	mov	r2, r3
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	4a11      	ldr	r2, [pc, #68]	@ (8005614 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 80055ce:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	3b01      	subs	r3, #1
 80055d4:	2201      	movs	r2, #1
 80055d6:	409a      	lsls	r2, r3
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 80055dc:	bf00      	nop
 80055de:	3714      	adds	r7, #20
 80055e0:	46bd      	mov	sp, r7
 80055e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e6:	4770      	bx	lr
 80055e8:	58025408 	.word	0x58025408
 80055ec:	5802541c 	.word	0x5802541c
 80055f0:	58025430 	.word	0x58025430
 80055f4:	58025444 	.word	0x58025444
 80055f8:	58025458 	.word	0x58025458
 80055fc:	5802546c 	.word	0x5802546c
 8005600:	58025480 	.word	0x58025480
 8005604:	58025494 	.word	0x58025494
 8005608:	1600963f 	.word	0x1600963f
 800560c:	58025940 	.word	0x58025940
 8005610:	1000823f 	.word	0x1000823f
 8005614:	40020940 	.word	0x40020940

08005618 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8005618:	b480      	push	{r7}
 800561a:	b087      	sub	sp, #28
 800561c:	af00      	add	r7, sp, #0
 800561e:	60f8      	str	r0, [r7, #12]
 8005620:	460b      	mov	r3, r1
 8005622:	607a      	str	r2, [r7, #4]
 8005624:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8005626:	2300      	movs	r3, #0
 8005628:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	2b00      	cmp	r3, #0
 800562e:	d101      	bne.n	8005634 <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8005630:	2301      	movs	r3, #1
 8005632:	e00a      	b.n	800564a <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 8005634:	7afb      	ldrb	r3, [r7, #11]
 8005636:	2b00      	cmp	r3, #0
 8005638:	d103      	bne.n	8005642 <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	687a      	ldr	r2, [r7, #4]
 800563e:	605a      	str	r2, [r3, #4]
      break;
 8005640:	e002      	b.n	8005648 <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 8005642:	2301      	movs	r3, #1
 8005644:	75fb      	strb	r3, [r7, #23]
      break;
 8005646:	bf00      	nop
  }

  return status;
 8005648:	7dfb      	ldrb	r3, [r7, #23]
}
 800564a:	4618      	mov	r0, r3
 800564c:	371c      	adds	r7, #28
 800564e:	46bd      	mov	sp, r7
 8005650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005654:	4770      	bx	lr

08005656 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8005656:	b480      	push	{r7}
 8005658:	b083      	sub	sp, #12
 800565a:	af00      	add	r7, sp, #0
 800565c:	6078      	str	r0, [r7, #4]
 800565e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2b00      	cmp	r3, #0
 8005664:	d101      	bne.n	800566a <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8005666:	2301      	movs	r3, #1
 8005668:	e003      	b.n	8005672 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	683a      	ldr	r2, [r7, #0]
 800566e:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8005670:	2300      	movs	r3, #0
  }
}
 8005672:	4618      	mov	r0, r3
 8005674:	370c      	adds	r7, #12
 8005676:	46bd      	mov	sp, r7
 8005678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567c:	4770      	bx	lr
	...

08005680 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8005680:	b580      	push	{r7, lr}
 8005682:	b086      	sub	sp, #24
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	0c1b      	lsrs	r3, r3, #16
 800568e:	f003 0303 	and.w	r3, r3, #3
 8005692:	613b      	str	r3, [r7, #16]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f003 031f 	and.w	r3, r3, #31
 800569c:	2201      	movs	r2, #1
 800569e:	fa02 f303 	lsl.w	r3, r2, r3
 80056a2:	60fb      	str	r3, [r7, #12]

#if defined(DUAL_CORE)
  if (HAL_GetCurrentCPUID() == CM7_CPUID)
 80056a4:	f7fd fece 	bl	8003444 <HAL_GetCurrentCPUID>
 80056a8:	4603      	mov	r3, r0
 80056aa:	2b03      	cmp	r3, #3
 80056ac:	d105      	bne.n	80056ba <HAL_EXTI_IRQHandler+0x3a>
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 80056ae:	693b      	ldr	r3, [r7, #16]
 80056b0:	011a      	lsls	r2, r3, #4
 80056b2:	4b0f      	ldr	r3, [pc, #60]	@ (80056f0 <HAL_EXTI_IRQHandler+0x70>)
 80056b4:	4413      	add	r3, r2
 80056b6:	617b      	str	r3, [r7, #20]
 80056b8:	e004      	b.n	80056c4 <HAL_EXTI_IRQHandler+0x44>
  }
  else /* Cortex-M4*/
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
 80056ba:	693b      	ldr	r3, [r7, #16]
 80056bc:	011a      	lsls	r2, r3, #4
 80056be:	4b0d      	ldr	r3, [pc, #52]	@ (80056f4 <HAL_EXTI_IRQHandler+0x74>)
 80056c0:	4413      	add	r3, r2
 80056c2:	617b      	str	r3, [r7, #20]
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 80056c4:	697b      	ldr	r3, [r7, #20]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	68fa      	ldr	r2, [r7, #12]
 80056ca:	4013      	ands	r3, r2
 80056cc:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 80056ce:	68bb      	ldr	r3, [r7, #8]
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d009      	beq.n	80056e8 <HAL_EXTI_IRQHandler+0x68>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 80056d4:	697b      	ldr	r3, [r7, #20]
 80056d6:	68fa      	ldr	r2, [r7, #12]
 80056d8:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	685b      	ldr	r3, [r3, #4]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d002      	beq.n	80056e8 <HAL_EXTI_IRQHandler+0x68>
    {
      hexti->PendingCallback();
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	685b      	ldr	r3, [r3, #4]
 80056e6:	4798      	blx	r3
    }
  }
}
 80056e8:	bf00      	nop
 80056ea:	3718      	adds	r7, #24
 80056ec:	46bd      	mov	sp, r7
 80056ee:	bd80      	pop	{r7, pc}
 80056f0:	58000088 	.word	0x58000088
 80056f4:	580000c8 	.word	0x580000c8

080056f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80056f8:	b480      	push	{r7}
 80056fa:	b089      	sub	sp, #36	@ 0x24
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	6078      	str	r0, [r7, #4]
 8005700:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005702:	2300      	movs	r3, #0
 8005704:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8005706:	4b89      	ldr	r3, [pc, #548]	@ (800592c <HAL_GPIO_Init+0x234>)
 8005708:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800570a:	e194      	b.n	8005a36 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800570c:	683b      	ldr	r3, [r7, #0]
 800570e:	681a      	ldr	r2, [r3, #0]
 8005710:	2101      	movs	r1, #1
 8005712:	69fb      	ldr	r3, [r7, #28]
 8005714:	fa01 f303 	lsl.w	r3, r1, r3
 8005718:	4013      	ands	r3, r2
 800571a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800571c:	693b      	ldr	r3, [r7, #16]
 800571e:	2b00      	cmp	r3, #0
 8005720:	f000 8186 	beq.w	8005a30 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	685b      	ldr	r3, [r3, #4]
 8005728:	f003 0303 	and.w	r3, r3, #3
 800572c:	2b01      	cmp	r3, #1
 800572e:	d005      	beq.n	800573c <HAL_GPIO_Init+0x44>
 8005730:	683b      	ldr	r3, [r7, #0]
 8005732:	685b      	ldr	r3, [r3, #4]
 8005734:	f003 0303 	and.w	r3, r3, #3
 8005738:	2b02      	cmp	r3, #2
 800573a:	d130      	bne.n	800579e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	689b      	ldr	r3, [r3, #8]
 8005740:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005742:	69fb      	ldr	r3, [r7, #28]
 8005744:	005b      	lsls	r3, r3, #1
 8005746:	2203      	movs	r2, #3
 8005748:	fa02 f303 	lsl.w	r3, r2, r3
 800574c:	43db      	mvns	r3, r3
 800574e:	69ba      	ldr	r2, [r7, #24]
 8005750:	4013      	ands	r3, r2
 8005752:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	68da      	ldr	r2, [r3, #12]
 8005758:	69fb      	ldr	r3, [r7, #28]
 800575a:	005b      	lsls	r3, r3, #1
 800575c:	fa02 f303 	lsl.w	r3, r2, r3
 8005760:	69ba      	ldr	r2, [r7, #24]
 8005762:	4313      	orrs	r3, r2
 8005764:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	69ba      	ldr	r2, [r7, #24]
 800576a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	685b      	ldr	r3, [r3, #4]
 8005770:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005772:	2201      	movs	r2, #1
 8005774:	69fb      	ldr	r3, [r7, #28]
 8005776:	fa02 f303 	lsl.w	r3, r2, r3
 800577a:	43db      	mvns	r3, r3
 800577c:	69ba      	ldr	r2, [r7, #24]
 800577e:	4013      	ands	r3, r2
 8005780:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005782:	683b      	ldr	r3, [r7, #0]
 8005784:	685b      	ldr	r3, [r3, #4]
 8005786:	091b      	lsrs	r3, r3, #4
 8005788:	f003 0201 	and.w	r2, r3, #1
 800578c:	69fb      	ldr	r3, [r7, #28]
 800578e:	fa02 f303 	lsl.w	r3, r2, r3
 8005792:	69ba      	ldr	r2, [r7, #24]
 8005794:	4313      	orrs	r3, r2
 8005796:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	69ba      	ldr	r2, [r7, #24]
 800579c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800579e:	683b      	ldr	r3, [r7, #0]
 80057a0:	685b      	ldr	r3, [r3, #4]
 80057a2:	f003 0303 	and.w	r3, r3, #3
 80057a6:	2b03      	cmp	r3, #3
 80057a8:	d017      	beq.n	80057da <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	68db      	ldr	r3, [r3, #12]
 80057ae:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80057b0:	69fb      	ldr	r3, [r7, #28]
 80057b2:	005b      	lsls	r3, r3, #1
 80057b4:	2203      	movs	r2, #3
 80057b6:	fa02 f303 	lsl.w	r3, r2, r3
 80057ba:	43db      	mvns	r3, r3
 80057bc:	69ba      	ldr	r2, [r7, #24]
 80057be:	4013      	ands	r3, r2
 80057c0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80057c2:	683b      	ldr	r3, [r7, #0]
 80057c4:	689a      	ldr	r2, [r3, #8]
 80057c6:	69fb      	ldr	r3, [r7, #28]
 80057c8:	005b      	lsls	r3, r3, #1
 80057ca:	fa02 f303 	lsl.w	r3, r2, r3
 80057ce:	69ba      	ldr	r2, [r7, #24]
 80057d0:	4313      	orrs	r3, r2
 80057d2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	69ba      	ldr	r2, [r7, #24]
 80057d8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80057da:	683b      	ldr	r3, [r7, #0]
 80057dc:	685b      	ldr	r3, [r3, #4]
 80057de:	f003 0303 	and.w	r3, r3, #3
 80057e2:	2b02      	cmp	r3, #2
 80057e4:	d123      	bne.n	800582e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80057e6:	69fb      	ldr	r3, [r7, #28]
 80057e8:	08da      	lsrs	r2, r3, #3
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	3208      	adds	r2, #8
 80057ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80057f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80057f4:	69fb      	ldr	r3, [r7, #28]
 80057f6:	f003 0307 	and.w	r3, r3, #7
 80057fa:	009b      	lsls	r3, r3, #2
 80057fc:	220f      	movs	r2, #15
 80057fe:	fa02 f303 	lsl.w	r3, r2, r3
 8005802:	43db      	mvns	r3, r3
 8005804:	69ba      	ldr	r2, [r7, #24]
 8005806:	4013      	ands	r3, r2
 8005808:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800580a:	683b      	ldr	r3, [r7, #0]
 800580c:	691a      	ldr	r2, [r3, #16]
 800580e:	69fb      	ldr	r3, [r7, #28]
 8005810:	f003 0307 	and.w	r3, r3, #7
 8005814:	009b      	lsls	r3, r3, #2
 8005816:	fa02 f303 	lsl.w	r3, r2, r3
 800581a:	69ba      	ldr	r2, [r7, #24]
 800581c:	4313      	orrs	r3, r2
 800581e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005820:	69fb      	ldr	r3, [r7, #28]
 8005822:	08da      	lsrs	r2, r3, #3
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	3208      	adds	r2, #8
 8005828:	69b9      	ldr	r1, [r7, #24]
 800582a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005834:	69fb      	ldr	r3, [r7, #28]
 8005836:	005b      	lsls	r3, r3, #1
 8005838:	2203      	movs	r2, #3
 800583a:	fa02 f303 	lsl.w	r3, r2, r3
 800583e:	43db      	mvns	r3, r3
 8005840:	69ba      	ldr	r2, [r7, #24]
 8005842:	4013      	ands	r3, r2
 8005844:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005846:	683b      	ldr	r3, [r7, #0]
 8005848:	685b      	ldr	r3, [r3, #4]
 800584a:	f003 0203 	and.w	r2, r3, #3
 800584e:	69fb      	ldr	r3, [r7, #28]
 8005850:	005b      	lsls	r3, r3, #1
 8005852:	fa02 f303 	lsl.w	r3, r2, r3
 8005856:	69ba      	ldr	r2, [r7, #24]
 8005858:	4313      	orrs	r3, r2
 800585a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	69ba      	ldr	r2, [r7, #24]
 8005860:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	685b      	ldr	r3, [r3, #4]
 8005866:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800586a:	2b00      	cmp	r3, #0
 800586c:	f000 80e0 	beq.w	8005a30 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005870:	4b2f      	ldr	r3, [pc, #188]	@ (8005930 <HAL_GPIO_Init+0x238>)
 8005872:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005876:	4a2e      	ldr	r2, [pc, #184]	@ (8005930 <HAL_GPIO_Init+0x238>)
 8005878:	f043 0302 	orr.w	r3, r3, #2
 800587c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8005880:	4b2b      	ldr	r3, [pc, #172]	@ (8005930 <HAL_GPIO_Init+0x238>)
 8005882:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005886:	f003 0302 	and.w	r3, r3, #2
 800588a:	60fb      	str	r3, [r7, #12]
 800588c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800588e:	4a29      	ldr	r2, [pc, #164]	@ (8005934 <HAL_GPIO_Init+0x23c>)
 8005890:	69fb      	ldr	r3, [r7, #28]
 8005892:	089b      	lsrs	r3, r3, #2
 8005894:	3302      	adds	r3, #2
 8005896:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800589a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800589c:	69fb      	ldr	r3, [r7, #28]
 800589e:	f003 0303 	and.w	r3, r3, #3
 80058a2:	009b      	lsls	r3, r3, #2
 80058a4:	220f      	movs	r2, #15
 80058a6:	fa02 f303 	lsl.w	r3, r2, r3
 80058aa:	43db      	mvns	r3, r3
 80058ac:	69ba      	ldr	r2, [r7, #24]
 80058ae:	4013      	ands	r3, r2
 80058b0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	4a20      	ldr	r2, [pc, #128]	@ (8005938 <HAL_GPIO_Init+0x240>)
 80058b6:	4293      	cmp	r3, r2
 80058b8:	d052      	beq.n	8005960 <HAL_GPIO_Init+0x268>
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	4a1f      	ldr	r2, [pc, #124]	@ (800593c <HAL_GPIO_Init+0x244>)
 80058be:	4293      	cmp	r3, r2
 80058c0:	d031      	beq.n	8005926 <HAL_GPIO_Init+0x22e>
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	4a1e      	ldr	r2, [pc, #120]	@ (8005940 <HAL_GPIO_Init+0x248>)
 80058c6:	4293      	cmp	r3, r2
 80058c8:	d02b      	beq.n	8005922 <HAL_GPIO_Init+0x22a>
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	4a1d      	ldr	r2, [pc, #116]	@ (8005944 <HAL_GPIO_Init+0x24c>)
 80058ce:	4293      	cmp	r3, r2
 80058d0:	d025      	beq.n	800591e <HAL_GPIO_Init+0x226>
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	4a1c      	ldr	r2, [pc, #112]	@ (8005948 <HAL_GPIO_Init+0x250>)
 80058d6:	4293      	cmp	r3, r2
 80058d8:	d01f      	beq.n	800591a <HAL_GPIO_Init+0x222>
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	4a1b      	ldr	r2, [pc, #108]	@ (800594c <HAL_GPIO_Init+0x254>)
 80058de:	4293      	cmp	r3, r2
 80058e0:	d019      	beq.n	8005916 <HAL_GPIO_Init+0x21e>
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	4a1a      	ldr	r2, [pc, #104]	@ (8005950 <HAL_GPIO_Init+0x258>)
 80058e6:	4293      	cmp	r3, r2
 80058e8:	d013      	beq.n	8005912 <HAL_GPIO_Init+0x21a>
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	4a19      	ldr	r2, [pc, #100]	@ (8005954 <HAL_GPIO_Init+0x25c>)
 80058ee:	4293      	cmp	r3, r2
 80058f0:	d00d      	beq.n	800590e <HAL_GPIO_Init+0x216>
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	4a18      	ldr	r2, [pc, #96]	@ (8005958 <HAL_GPIO_Init+0x260>)
 80058f6:	4293      	cmp	r3, r2
 80058f8:	d007      	beq.n	800590a <HAL_GPIO_Init+0x212>
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	4a17      	ldr	r2, [pc, #92]	@ (800595c <HAL_GPIO_Init+0x264>)
 80058fe:	4293      	cmp	r3, r2
 8005900:	d101      	bne.n	8005906 <HAL_GPIO_Init+0x20e>
 8005902:	2309      	movs	r3, #9
 8005904:	e02d      	b.n	8005962 <HAL_GPIO_Init+0x26a>
 8005906:	230a      	movs	r3, #10
 8005908:	e02b      	b.n	8005962 <HAL_GPIO_Init+0x26a>
 800590a:	2308      	movs	r3, #8
 800590c:	e029      	b.n	8005962 <HAL_GPIO_Init+0x26a>
 800590e:	2307      	movs	r3, #7
 8005910:	e027      	b.n	8005962 <HAL_GPIO_Init+0x26a>
 8005912:	2306      	movs	r3, #6
 8005914:	e025      	b.n	8005962 <HAL_GPIO_Init+0x26a>
 8005916:	2305      	movs	r3, #5
 8005918:	e023      	b.n	8005962 <HAL_GPIO_Init+0x26a>
 800591a:	2304      	movs	r3, #4
 800591c:	e021      	b.n	8005962 <HAL_GPIO_Init+0x26a>
 800591e:	2303      	movs	r3, #3
 8005920:	e01f      	b.n	8005962 <HAL_GPIO_Init+0x26a>
 8005922:	2302      	movs	r3, #2
 8005924:	e01d      	b.n	8005962 <HAL_GPIO_Init+0x26a>
 8005926:	2301      	movs	r3, #1
 8005928:	e01b      	b.n	8005962 <HAL_GPIO_Init+0x26a>
 800592a:	bf00      	nop
 800592c:	58000080 	.word	0x58000080
 8005930:	58024400 	.word	0x58024400
 8005934:	58000400 	.word	0x58000400
 8005938:	58020000 	.word	0x58020000
 800593c:	58020400 	.word	0x58020400
 8005940:	58020800 	.word	0x58020800
 8005944:	58020c00 	.word	0x58020c00
 8005948:	58021000 	.word	0x58021000
 800594c:	58021400 	.word	0x58021400
 8005950:	58021800 	.word	0x58021800
 8005954:	58021c00 	.word	0x58021c00
 8005958:	58022000 	.word	0x58022000
 800595c:	58022400 	.word	0x58022400
 8005960:	2300      	movs	r3, #0
 8005962:	69fa      	ldr	r2, [r7, #28]
 8005964:	f002 0203 	and.w	r2, r2, #3
 8005968:	0092      	lsls	r2, r2, #2
 800596a:	4093      	lsls	r3, r2
 800596c:	69ba      	ldr	r2, [r7, #24]
 800596e:	4313      	orrs	r3, r2
 8005970:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005972:	4938      	ldr	r1, [pc, #224]	@ (8005a54 <HAL_GPIO_Init+0x35c>)
 8005974:	69fb      	ldr	r3, [r7, #28]
 8005976:	089b      	lsrs	r3, r3, #2
 8005978:	3302      	adds	r3, #2
 800597a:	69ba      	ldr	r2, [r7, #24]
 800597c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005980:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005988:	693b      	ldr	r3, [r7, #16]
 800598a:	43db      	mvns	r3, r3
 800598c:	69ba      	ldr	r2, [r7, #24]
 800598e:	4013      	ands	r3, r2
 8005990:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	685b      	ldr	r3, [r3, #4]
 8005996:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800599a:	2b00      	cmp	r3, #0
 800599c:	d003      	beq.n	80059a6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800599e:	69ba      	ldr	r2, [r7, #24]
 80059a0:	693b      	ldr	r3, [r7, #16]
 80059a2:	4313      	orrs	r3, r2
 80059a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80059a6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80059aa:	69bb      	ldr	r3, [r7, #24]
 80059ac:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80059ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80059b2:	685b      	ldr	r3, [r3, #4]
 80059b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80059b6:	693b      	ldr	r3, [r7, #16]
 80059b8:	43db      	mvns	r3, r3
 80059ba:	69ba      	ldr	r2, [r7, #24]
 80059bc:	4013      	ands	r3, r2
 80059be:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80059c0:	683b      	ldr	r3, [r7, #0]
 80059c2:	685b      	ldr	r3, [r3, #4]
 80059c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d003      	beq.n	80059d4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80059cc:	69ba      	ldr	r2, [r7, #24]
 80059ce:	693b      	ldr	r3, [r7, #16]
 80059d0:	4313      	orrs	r3, r2
 80059d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80059d4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80059d8:	69bb      	ldr	r3, [r7, #24]
 80059da:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80059dc:	697b      	ldr	r3, [r7, #20]
 80059de:	685b      	ldr	r3, [r3, #4]
 80059e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80059e2:	693b      	ldr	r3, [r7, #16]
 80059e4:	43db      	mvns	r3, r3
 80059e6:	69ba      	ldr	r2, [r7, #24]
 80059e8:	4013      	ands	r3, r2
 80059ea:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80059ec:	683b      	ldr	r3, [r7, #0]
 80059ee:	685b      	ldr	r3, [r3, #4]
 80059f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d003      	beq.n	8005a00 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80059f8:	69ba      	ldr	r2, [r7, #24]
 80059fa:	693b      	ldr	r3, [r7, #16]
 80059fc:	4313      	orrs	r3, r2
 80059fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8005a00:	697b      	ldr	r3, [r7, #20]
 8005a02:	69ba      	ldr	r2, [r7, #24]
 8005a04:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8005a06:	697b      	ldr	r3, [r7, #20]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005a0c:	693b      	ldr	r3, [r7, #16]
 8005a0e:	43db      	mvns	r3, r3
 8005a10:	69ba      	ldr	r2, [r7, #24]
 8005a12:	4013      	ands	r3, r2
 8005a14:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005a16:	683b      	ldr	r3, [r7, #0]
 8005a18:	685b      	ldr	r3, [r3, #4]
 8005a1a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d003      	beq.n	8005a2a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8005a22:	69ba      	ldr	r2, [r7, #24]
 8005a24:	693b      	ldr	r3, [r7, #16]
 8005a26:	4313      	orrs	r3, r2
 8005a28:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8005a2a:	697b      	ldr	r3, [r7, #20]
 8005a2c:	69ba      	ldr	r2, [r7, #24]
 8005a2e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8005a30:	69fb      	ldr	r3, [r7, #28]
 8005a32:	3301      	adds	r3, #1
 8005a34:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	681a      	ldr	r2, [r3, #0]
 8005a3a:	69fb      	ldr	r3, [r7, #28]
 8005a3c:	fa22 f303 	lsr.w	r3, r2, r3
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	f47f ae63 	bne.w	800570c <HAL_GPIO_Init+0x14>
  }
}
 8005a46:	bf00      	nop
 8005a48:	bf00      	nop
 8005a4a:	3724      	adds	r7, #36	@ 0x24
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a52:	4770      	bx	lr
 8005a54:	58000400 	.word	0x58000400

08005a58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005a58:	b480      	push	{r7}
 8005a5a:	b083      	sub	sp, #12
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
 8005a60:	460b      	mov	r3, r1
 8005a62:	807b      	strh	r3, [r7, #2]
 8005a64:	4613      	mov	r3, r2
 8005a66:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005a68:	787b      	ldrb	r3, [r7, #1]
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d003      	beq.n	8005a76 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005a6e:	887a      	ldrh	r2, [r7, #2]
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8005a74:	e003      	b.n	8005a7e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8005a76:	887b      	ldrh	r3, [r7, #2]
 8005a78:	041a      	lsls	r2, r3, #16
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	619a      	str	r2, [r3, #24]
}
 8005a7e:	bf00      	nop
 8005a80:	370c      	adds	r7, #12
 8005a82:	46bd      	mov	sp, r7
 8005a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a88:	4770      	bx	lr

08005a8a <HAL_MDMA_Init>:
  * @param  hmdma: Pointer to a MDMA_HandleTypeDef structure that contains
  *               the configuration information for the specified MDMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_Init(MDMA_HandleTypeDef *hmdma)
{
 8005a8a:	b580      	push	{r7, lr}
 8005a8c:	b084      	sub	sp, #16
 8005a8e:	af00      	add	r7, sp, #0
 8005a90:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005a92:	f7fb ffd3 	bl	8001a3c <HAL_GetTick>
 8005a96:	60f8      	str	r0, [r7, #12]

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d101      	bne.n	8005aa2 <HAL_MDMA_Init+0x18>
  {
    return HAL_ERROR;
 8005a9e:	2301      	movs	r3, #1
 8005aa0:	e03b      	b.n	8005b1a <HAL_MDMA_Init+0x90>
  assert_param(IS_MDMA_BLOCK_ADDR_OFFSET(hmdma->Init.SourceBlockAddressOffset));
  assert_param(IS_MDMA_BLOCK_ADDR_OFFSET(hmdma->Init.DestBlockAddressOffset));


  /* Allocate lock resource */
  __HAL_UNLOCK(hmdma);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	2200      	movs	r2, #0
 8005aa6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change MDMA peripheral state */
  hmdma->State = HAL_MDMA_STATE_BUSY;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	2202      	movs	r2, #2
 8005aae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the MDMA channel */
  __HAL_MDMA_DISABLE(hmdma);
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	68da      	ldr	r2, [r3, #12]
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	f022 0201 	bic.w	r2, r2, #1
 8005ac0:	60da      	str	r2, [r3, #12]

  /* Check if the MDMA channel is effectively disabled */
  while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 8005ac2:	e00f      	b.n	8005ae4 <HAL_MDMA_Init+0x5a>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_MDMA_ABORT)
 8005ac4:	f7fb ffba 	bl	8001a3c <HAL_GetTick>
 8005ac8:	4602      	mov	r2, r0
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	1ad3      	subs	r3, r2, r3
 8005ace:	2b05      	cmp	r3, #5
 8005ad0:	d908      	bls.n	8005ae4 <HAL_MDMA_Init+0x5a>
    {
      /* Update error code */
      hmdma->ErrorCode = HAL_MDMA_ERROR_TIMEOUT;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	2240      	movs	r2, #64	@ 0x40
 8005ad6:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Change the MDMA state */
      hmdma->State = HAL_MDMA_STATE_ERROR;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2203      	movs	r2, #3
 8005adc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      return HAL_ERROR;
 8005ae0:	2301      	movs	r3, #1
 8005ae2:	e01a      	b.n	8005b1a <HAL_MDMA_Init+0x90>
  while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	68db      	ldr	r3, [r3, #12]
 8005aea:	f003 0301 	and.w	r3, r3, #1
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d1e8      	bne.n	8005ac4 <HAL_MDMA_Init+0x3a>
    }
  }

  /* Initialize the MDMA channel registers */
  MDMA_Init(hmdma);
 8005af2:	6878      	ldr	r0, [r7, #4]
 8005af4:	f000 fc90 	bl	8006418 <MDMA_Init>

  /* Reset the MDMA first/last linkedlist node addresses and node counter */
  hmdma->FirstLinkedListNodeAddress  = 0;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	2200      	movs	r2, #0
 8005afc:	65da      	str	r2, [r3, #92]	@ 0x5c
  hmdma->LastLinkedListNodeAddress   = 0;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	2200      	movs	r2, #0
 8005b02:	661a      	str	r2, [r3, #96]	@ 0x60
  hmdma->LinkedListNodeCounter  = 0;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2200      	movs	r2, #0
 8005b08:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Initialize the error code */
  hmdma->ErrorCode = HAL_MDMA_ERROR_NONE;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Initialize the MDMA state */
  hmdma->State = HAL_MDMA_STATE_READY;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2201      	movs	r2, #1
 8005b14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005b18:	2300      	movs	r3, #0
}
 8005b1a:	4618      	mov	r0, r3
 8005b1c:	3710      	adds	r7, #16
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	bd80      	pop	{r7, pc}

08005b22 <HAL_MDMA_ConfigPostRequestMask>:
  * @param  MaskData:    specifies the value to be written to MaskAddress after a request is served.
  *                      MaskAddress and MaskData could be used to automatically clear a peripheral flag when the request is served.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_ConfigPostRequestMask(MDMA_HandleTypeDef *hmdma, uint32_t MaskAddress, uint32_t MaskData)
{
 8005b22:	b480      	push	{r7}
 8005b24:	b087      	sub	sp, #28
 8005b26:	af00      	add	r7, sp, #0
 8005b28:	60f8      	str	r0, [r7, #12]
 8005b2a:	60b9      	str	r1, [r7, #8]
 8005b2c:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8005b2e:	2300      	movs	r3, #0
 8005b30:	75fb      	strb	r3, [r7, #23]

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d101      	bne.n	8005b3c <HAL_MDMA_ConfigPostRequestMask+0x1a>
  {
    return HAL_ERROR;
 8005b38:	2301      	movs	r3, #1
 8005b3a:	e03e      	b.n	8005bba <HAL_MDMA_ConfigPostRequestMask+0x98>
  }

  /* Process locked */
  __HAL_LOCK(hmdma);
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005b42:	2b01      	cmp	r3, #1
 8005b44:	d101      	bne.n	8005b4a <HAL_MDMA_ConfigPostRequestMask+0x28>
 8005b46:	2302      	movs	r3, #2
 8005b48:	e037      	b.n	8005bba <HAL_MDMA_ConfigPostRequestMask+0x98>
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	2201      	movs	r2, #1
 8005b4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if(HAL_MDMA_STATE_READY == hmdma->State)
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b58:	b2db      	uxtb	r3, r3
 8005b5a:	2b01      	cmp	r3, #1
 8005b5c:	d126      	bne.n	8005bac <HAL_MDMA_ConfigPostRequestMask+0x8a>
  {
    /* if HW request set Post Request MaskAddress and MaskData,  */
    if((hmdma->Instance->CTCR & MDMA_CTCR_SWRM) == 0U)
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	691b      	ldr	r3, [r3, #16]
 8005b64:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d11c      	bne.n	8005ba6 <HAL_MDMA_ConfigPostRequestMask+0x84>
    {
      /* Set the HW request clear Mask and Data */
      hmdma->Instance->CMAR = MaskAddress;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	68ba      	ldr	r2, [r7, #8]
 8005b72:	631a      	str	r2, [r3, #48]	@ 0x30
      hmdma->Instance->CMDR = MaskData;
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	687a      	ldr	r2, [r7, #4]
 8005b7a:	635a      	str	r2, [r3, #52]	@ 0x34
      -If the request is done by SW : BWM could be set to 1 or 0.
      -If the request is done by a peripheral :
         If mask address not set (0) => BWM must be set to 0
         If mask address set (different than 0) => BWM could be set to 1 or 0
      */
      if(MaskAddress == 0U)
 8005b7c:	68bb      	ldr	r3, [r7, #8]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d108      	bne.n	8005b94 <HAL_MDMA_ConfigPostRequestMask+0x72>
      {
        hmdma->Instance->CTCR &=  ~MDMA_CTCR_BWM;
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	691a      	ldr	r2, [r3, #16]
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8005b90:	611a      	str	r2, [r3, #16]
 8005b92:	e00d      	b.n	8005bb0 <HAL_MDMA_ConfigPostRequestMask+0x8e>
      }
      else
      {
        hmdma->Instance->CTCR |=  MDMA_CTCR_BWM;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	691a      	ldr	r2, [r3, #16]
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8005ba2:	611a      	str	r2, [r3, #16]
 8005ba4:	e004      	b.n	8005bb0 <HAL_MDMA_ConfigPostRequestMask+0x8e>
      }
    }
    else
    {
      /* Return error status */
      status =  HAL_ERROR;
 8005ba6:	2301      	movs	r3, #1
 8005ba8:	75fb      	strb	r3, [r7, #23]
 8005baa:	e001      	b.n	8005bb0 <HAL_MDMA_ConfigPostRequestMask+0x8e>
    }
  }
  else
  {
    /* Return error status */
    status =  HAL_ERROR;
 8005bac:	2301      	movs	r3, #1
 8005bae:	75fb      	strb	r3, [r7, #23]
  }
  /* Release Lock */
  __HAL_UNLOCK(hmdma);
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005bb8:	7dfb      	ldrb	r3, [r7, #23]
}
 8005bba:	4618      	mov	r0, r3
 8005bbc:	371c      	adds	r7, #28
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc4:	4770      	bx	lr

08005bc6 <HAL_MDMA_LinkedList_CreateNode>:
  * @param  pNodeConfig: Pointer to a MDMA_LinkNodeConfTypeDef structure that contains
  *               the configuration information for the specified MDMA Linked List Node.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_LinkedList_CreateNode(MDMA_LinkNodeTypeDef *pNode, MDMA_LinkNodeConfTypeDef *pNodeConfig)
{
 8005bc6:	b480      	push	{r7}
 8005bc8:	b085      	sub	sp, #20
 8005bca:	af00      	add	r7, sp, #0
 8005bcc:	6078      	str	r0, [r7, #4]
 8005bce:	6039      	str	r1, [r7, #0]
  uint32_t addressMask;
  uint32_t blockoffset;

  /* Check the MDMA peripheral state */
  if((pNode == NULL) || (pNodeConfig == NULL))
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d002      	beq.n	8005bdc <HAL_MDMA_LinkedList_CreateNode+0x16>
 8005bd6:	683b      	ldr	r3, [r7, #0]
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d101      	bne.n	8005be0 <HAL_MDMA_LinkedList_CreateNode+0x1a>
  {
    return HAL_ERROR;
 8005bdc:	2301      	movs	r3, #1
 8005bde:	e0c8      	b.n	8005d72 <HAL_MDMA_LinkedList_CreateNode+0x1ac>
  assert_param(IS_MDMA_TRANSFER_LENGTH(pNodeConfig->BlockDataLength));
  assert_param(IS_MDMA_BLOCK_COUNT(pNodeConfig->BlockCount));


  /* Configure next Link node Address Register to zero */
  pNode->CLAR =  0;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2200      	movs	r2, #0
 8005be4:	615a      	str	r2, [r3, #20]

  /* Configure the Link Node registers*/
  pNode->CTBR   = 0;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	2200      	movs	r2, #0
 8005bea:	619a      	str	r2, [r3, #24]
  pNode->CMAR   = 0;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2200      	movs	r2, #0
 8005bf0:	621a      	str	r2, [r3, #32]
  pNode->CMDR   = 0;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	625a      	str	r2, [r3, #36]	@ 0x24
  pNode->Reserved = 0;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2200      	movs	r2, #0
 8005bfc:	61da      	str	r2, [r3, #28]

  /* Write new CTCR Register value */
  pNode->CTCR =  pNodeConfig->Init.SourceInc | pNodeConfig->Init.DestinationInc | \
 8005bfe:	683b      	ldr	r3, [r7, #0]
 8005c00:	691a      	ldr	r2, [r3, #16]
 8005c02:	683b      	ldr	r3, [r7, #0]
 8005c04:	695b      	ldr	r3, [r3, #20]
 8005c06:	431a      	orrs	r2, r3
    pNodeConfig->Init.SourceDataSize | pNodeConfig->Init.DestDataSize           | \
 8005c08:	683b      	ldr	r3, [r7, #0]
 8005c0a:	699b      	ldr	r3, [r3, #24]
  pNode->CTCR =  pNodeConfig->Init.SourceInc | pNodeConfig->Init.DestinationInc | \
 8005c0c:	431a      	orrs	r2, r3
    pNodeConfig->Init.SourceDataSize | pNodeConfig->Init.DestDataSize           | \
 8005c0e:	683b      	ldr	r3, [r7, #0]
 8005c10:	69db      	ldr	r3, [r3, #28]
 8005c12:	431a      	orrs	r2, r3
      pNodeConfig->Init.DataAlignment| pNodeConfig->Init.SourceBurst            | \
 8005c14:	683b      	ldr	r3, [r7, #0]
 8005c16:	6a1b      	ldr	r3, [r3, #32]
    pNodeConfig->Init.SourceDataSize | pNodeConfig->Init.DestDataSize           | \
 8005c18:	431a      	orrs	r2, r3
      pNodeConfig->Init.DataAlignment| pNodeConfig->Init.SourceBurst            | \
 8005c1a:	683b      	ldr	r3, [r7, #0]
 8005c1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c1e:	431a      	orrs	r2, r3
        pNodeConfig->Init.DestBurst                                             | \
 8005c20:	683b      	ldr	r3, [r7, #0]
 8005c22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      pNodeConfig->Init.DataAlignment| pNodeConfig->Init.SourceBurst            | \
 8005c24:	431a      	orrs	r2, r3
          ((pNodeConfig->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 8005c26:	683b      	ldr	r3, [r7, #0]
 8005c28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c2a:	3b01      	subs	r3, #1
 8005c2c:	049b      	lsls	r3, r3, #18
        pNodeConfig->Init.DestBurst                                             | \
 8005c2e:	431a      	orrs	r2, r3
            pNodeConfig->Init.TransferTriggerMode;
 8005c30:	683b      	ldr	r3, [r7, #0]
 8005c32:	685b      	ldr	r3, [r3, #4]
          ((pNodeConfig->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 8005c34:	431a      	orrs	r2, r3
  pNode->CTCR =  pNodeConfig->Init.SourceInc | pNodeConfig->Init.DestinationInc | \
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	601a      	str	r2, [r3, #0]

  /* If SW request set the CTCR register to SW Request Mode*/
  if(pNodeConfig->Init.Request == MDMA_REQUEST_SW)
 8005c3a:	683b      	ldr	r3, [r7, #0]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c42:	d105      	bne.n	8005c50 <HAL_MDMA_LinkedList_CreateNode+0x8a>
  {
    pNode->CTCR |= MDMA_CTCR_SWRM;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	601a      	str	r2, [r3, #0]
  -If the request is done by SW : BWM could be set to 1 or 0.
  -If the request is done by a peripheral :
     If mask address not set (0) => BWM must be set to 0
     If mask address set (different than 0) => BWM could be set to 1 or 0
  */
  if((pNodeConfig->Init.Request == MDMA_REQUEST_SW) || (pNodeConfig->PostRequestMaskAddress != 0U))
 8005c50:	683b      	ldr	r3, [r7, #0]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c58:	d003      	beq.n	8005c62 <HAL_MDMA_LinkedList_CreateNode+0x9c>
 8005c5a:	683b      	ldr	r3, [r7, #0]
 8005c5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d005      	beq.n	8005c6e <HAL_MDMA_LinkedList_CreateNode+0xa8>
  {
    pNode->CTCR |=  MDMA_CTCR_BWM;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	601a      	str	r2, [r3, #0]
  }

  /* Set the new CBNDTR Register value */
  pNode->CBNDTR = ((pNodeConfig->BlockCount - 1U) << MDMA_CBNDTR_BRC_Pos) & MDMA_CBNDTR_BRC;
 8005c6e:	683b      	ldr	r3, [r7, #0]
 8005c70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c72:	3b01      	subs	r3, #1
 8005c74:	051a      	lsls	r2, r3, #20
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	605a      	str	r2, [r3, #4]

  /* if block source address offset is negative set the Block Repeat Source address Update Mode to decrement */
  if(pNodeConfig->Init.SourceBlockAddressOffset < 0)
 8005c7a:	683b      	ldr	r3, [r7, #0]
 8005c7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	da0e      	bge.n	8005ca0 <HAL_MDMA_LinkedList_CreateNode+0xda>
  {
    pNode->CBNDTR |= MDMA_CBNDTR_BRSUM;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	685b      	ldr	r3, [r3, #4]
 8005c86:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	605a      	str	r2, [r3, #4]
    /*write new CBRUR Register value : source repeat block offset */
    blockoffset = (uint32_t)(- pNodeConfig->Init.SourceBlockAddressOffset);
 8005c8e:	683b      	ldr	r3, [r7, #0]
 8005c90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c92:	425b      	negs	r3, r3
 8005c94:	60fb      	str	r3, [r7, #12]
    pNode->CBRUR = blockoffset & 0x0000FFFFU;
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	b29a      	uxth	r2, r3
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	611a      	str	r2, [r3, #16]
 8005c9e:	e004      	b.n	8005caa <HAL_MDMA_LinkedList_CreateNode+0xe4>
  }
  else
  {
    /*write new CBRUR Register value : source repeat block offset */
    pNode->CBRUR = (((uint32_t) pNodeConfig->Init.SourceBlockAddressOffset) & 0x0000FFFFU);
 8005ca0:	683b      	ldr	r3, [r7, #0]
 8005ca2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ca4:	b29a      	uxth	r2, r3
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	611a      	str	r2, [r3, #16]
  }

  /* if block destination address offset is negative set the Block Repeat destination address Update Mode to decrement */
  if(pNodeConfig->Init.DestBlockAddressOffset < 0)
 8005caa:	683b      	ldr	r3, [r7, #0]
 8005cac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	da11      	bge.n	8005cd6 <HAL_MDMA_LinkedList_CreateNode+0x110>
  {
    pNode->CBNDTR |= MDMA_CBNDTR_BRDUM;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	685b      	ldr	r3, [r3, #4]
 8005cb6:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	605a      	str	r2, [r3, #4]
    /*write new CBRUR Register value : destination repeat block offset */
    blockoffset = (uint32_t)(- pNodeConfig->Init.DestBlockAddressOffset);
 8005cbe:	683b      	ldr	r3, [r7, #0]
 8005cc0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005cc2:	425b      	negs	r3, r3
 8005cc4:	60fb      	str	r3, [r7, #12]
    pNode->CBRUR |= ((blockoffset & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	691a      	ldr	r2, [r3, #16]
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	041b      	lsls	r3, r3, #16
 8005cce:	431a      	orrs	r2, r3
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	611a      	str	r2, [r3, #16]
 8005cd4:	e007      	b.n	8005ce6 <HAL_MDMA_LinkedList_CreateNode+0x120>
  }
  else
  {
    /*write new CBRUR Register value : destination repeat block offset */
    pNode->CBRUR |= ((((uint32_t)pNodeConfig->Init.DestBlockAddressOffset) & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	691a      	ldr	r2, [r3, #16]
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005cde:	041b      	lsls	r3, r3, #16
 8005ce0:	431a      	orrs	r2, r3
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	611a      	str	r2, [r3, #16]
  }

  /* Configure MDMA Link Node data length */
  pNode->CBNDTR |=  pNodeConfig->BlockDataLength;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	685a      	ldr	r2, [r3, #4]
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cee:	431a      	orrs	r2, r3
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	605a      	str	r2, [r3, #4]

  /* Configure MDMA Link Node destination address */
  pNode->CDAR = pNodeConfig->DstAddress;
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	60da      	str	r2, [r3, #12]

  /* Configure MDMA Link Node Source address */
  pNode->CSAR = pNodeConfig->SrcAddress;
 8005cfc:	683b      	ldr	r3, [r7, #0]
 8005cfe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	609a      	str	r2, [r3, #8]

  /* if HW request set the HW request and the requet CleraMask and ClearData MaskData,  */
  if(pNodeConfig->Init.Request != MDMA_REQUEST_SW)
 8005d04:	683b      	ldr	r3, [r7, #0]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d0c:	d00c      	beq.n	8005d28 <HAL_MDMA_LinkedList_CreateNode+0x162>
  {
    /* Set the HW request in CTBR register  */
    pNode->CTBR = pNodeConfig->Init.Request & MDMA_CTBR_TSEL;
 8005d0e:	683b      	ldr	r3, [r7, #0]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	b2da      	uxtb	r2, r3
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	619a      	str	r2, [r3, #24]
    /* Set the HW request clear Mask and Data */
    pNode->CMAR = pNodeConfig->PostRequestMaskAddress;
 8005d18:	683b      	ldr	r3, [r7, #0]
 8005d1a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	621a      	str	r2, [r3, #32]
    pNode->CMDR = pNodeConfig->PostRequestMaskData;
 8005d20:	683b      	ldr	r3, [r7, #0]
 8005d22:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	625a      	str	r2, [r3, #36]	@ 0x24
  }

  addressMask = pNodeConfig->SrcAddress & 0xFF000000U;
 8005d28:	683b      	ldr	r3, [r7, #0]
 8005d2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d2c:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8005d30:	60bb      	str	r3, [r7, #8]
  if((addressMask == 0x20000000U) || (addressMask == 0x00000000U))
 8005d32:	68bb      	ldr	r3, [r7, #8]
 8005d34:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005d38:	d002      	beq.n	8005d40 <HAL_MDMA_LinkedList_CreateNode+0x17a>
 8005d3a:	68bb      	ldr	r3, [r7, #8]
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d105      	bne.n	8005d4c <HAL_MDMA_LinkedList_CreateNode+0x186>
  {
    /*The AHBSbus is used as source (read operation) on channel x */
    pNode->CTBR |= MDMA_CTBR_SBUS;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	699b      	ldr	r3, [r3, #24]
 8005d44:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	619a      	str	r2, [r3, #24]
  }

  addressMask = pNodeConfig->DstAddress & 0xFF000000U;
 8005d4c:	683b      	ldr	r3, [r7, #0]
 8005d4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d50:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8005d54:	60bb      	str	r3, [r7, #8]
  if((addressMask == 0x20000000U) || (addressMask == 0x00000000U))
 8005d56:	68bb      	ldr	r3, [r7, #8]
 8005d58:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005d5c:	d002      	beq.n	8005d64 <HAL_MDMA_LinkedList_CreateNode+0x19e>
 8005d5e:	68bb      	ldr	r3, [r7, #8]
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d105      	bne.n	8005d70 <HAL_MDMA_LinkedList_CreateNode+0x1aa>
  {
    /*The AHB bus is used as destination (write operation) on channel x */
    pNode->CTBR |= MDMA_CTBR_DBUS;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	699b      	ldr	r3, [r3, #24]
 8005d68:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	619a      	str	r2, [r3, #24]
  }

  return HAL_OK;
 8005d70:	2300      	movs	r3, #0
}
 8005d72:	4618      	mov	r0, r3
 8005d74:	3714      	adds	r7, #20
 8005d76:	46bd      	mov	sp, r7
 8005d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7c:	4770      	bx	lr

08005d7e <HAL_MDMA_LinkedList_AddNode>:
  *                    at the end of the list
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_LinkedList_AddNode(MDMA_HandleTypeDef *hmdma, MDMA_LinkNodeTypeDef *pNewNode, const MDMA_LinkNodeTypeDef *pPrevNode)
{
 8005d7e:	b480      	push	{r7}
 8005d80:	b089      	sub	sp, #36	@ 0x24
 8005d82:	af00      	add	r7, sp, #0
 8005d84:	60f8      	str	r0, [r7, #12]
 8005d86:	60b9      	str	r1, [r7, #8]
 8005d88:	607a      	str	r2, [r7, #4]
  MDMA_LinkNodeTypeDef *pNode;
  uint32_t counter = 0, nodeInserted = 0;
 8005d8a:	2300      	movs	r3, #0
 8005d8c:	61bb      	str	r3, [r7, #24]
 8005d8e:	2300      	movs	r3, #0
 8005d90:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8005d92:	2300      	movs	r3, #0
 8005d94:	74fb      	strb	r3, [r7, #19]

  /* Check the MDMA peripheral handle */
  if((hmdma == NULL) || (pNewNode == NULL))
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d002      	beq.n	8005da2 <HAL_MDMA_LinkedList_AddNode+0x24>
 8005d9c:	68bb      	ldr	r3, [r7, #8]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d101      	bne.n	8005da6 <HAL_MDMA_LinkedList_AddNode+0x28>
  {
    return HAL_ERROR;
 8005da2:	2301      	movs	r3, #1
 8005da4:	e0a9      	b.n	8005efa <HAL_MDMA_LinkedList_AddNode+0x17c>
  }

  /* Process locked */
  __HAL_LOCK(hmdma);
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005dac:	2b01      	cmp	r3, #1
 8005dae:	d101      	bne.n	8005db4 <HAL_MDMA_LinkedList_AddNode+0x36>
 8005db0:	2302      	movs	r3, #2
 8005db2:	e0a2      	b.n	8005efa <HAL_MDMA_LinkedList_AddNode+0x17c>
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	2201      	movs	r2, #1
 8005db8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if(HAL_MDMA_STATE_READY == hmdma->State)
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005dc2:	b2db      	uxtb	r3, r3
 8005dc4:	2b01      	cmp	r3, #1
 8005dc6:	f040 8093 	bne.w	8005ef0 <HAL_MDMA_LinkedList_AddNode+0x172>
  {
    /* Change MDMA peripheral state */
    hmdma->State = HAL_MDMA_STATE_BUSY;
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	2202      	movs	r2, #2
 8005dce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Check if this is the first node (after the Inititlization node) */
    if((uint32_t)hmdma->FirstLinkedListNodeAddress == 0U)
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d116      	bne.n	8005e08 <HAL_MDMA_LinkedList_AddNode+0x8a>
    {
      if(pPrevNode == NULL)
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d110      	bne.n	8005e02 <HAL_MDMA_LinkedList_AddNode+0x84>
      {
        /* if this is the first node after the initialization
        connect this node to the node 0 by updating
        the MDMA channel CLAR register to this node address */
        hmdma->Instance->CLAR = (uint32_t)pNewNode;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	68ba      	ldr	r2, [r7, #8]
 8005de6:	625a      	str	r2, [r3, #36]	@ 0x24
        /* Set the MDMA handle First linked List node*/
        hmdma->FirstLinkedListNodeAddress = pNewNode;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	68ba      	ldr	r2, [r7, #8]
 8005dec:	65da      	str	r2, [r3, #92]	@ 0x5c

        /*reset New node link */
        pNewNode->CLAR = 0;
 8005dee:	68bb      	ldr	r3, [r7, #8]
 8005df0:	2200      	movs	r2, #0
 8005df2:	615a      	str	r2, [r3, #20]

        /* Update the Handle last node address */
        hmdma->LastLinkedListNodeAddress = pNewNode;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	68ba      	ldr	r2, [r7, #8]
 8005df8:	661a      	str	r2, [r3, #96]	@ 0x60

        hmdma->LinkedListNodeCounter = 1;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	2201      	movs	r2, #1
 8005dfe:	665a      	str	r2, [r3, #100]	@ 0x64
 8005e00:	e06c      	b.n	8005edc <HAL_MDMA_LinkedList_AddNode+0x15e>
      }
      else
      {
        hal_status = HAL_ERROR;
 8005e02:	2301      	movs	r3, #1
 8005e04:	74fb      	strb	r3, [r7, #19]
 8005e06:	e069      	b.n	8005edc <HAL_MDMA_LinkedList_AddNode+0x15e>
      }
    }
    else if(hmdma->FirstLinkedListNodeAddress != pNewNode)
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e0c:	68ba      	ldr	r2, [r7, #8]
 8005e0e:	429a      	cmp	r2, r3
 8005e10:	d062      	beq.n	8005ed8 <HAL_MDMA_LinkedList_AddNode+0x15a>
    {
      /* Check if the node to insert already exists*/
      pNode = hmdma->FirstLinkedListNodeAddress;
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e16:	61fb      	str	r3, [r7, #28]
      while((counter < hmdma->LinkedListNodeCounter) && (hal_status == HAL_OK))
 8005e18:	e00c      	b.n	8005e34 <HAL_MDMA_LinkedList_AddNode+0xb6>
      {
        if(pNode->CLAR == (uint32_t)pNewNode)
 8005e1a:	69fb      	ldr	r3, [r7, #28]
 8005e1c:	695a      	ldr	r2, [r3, #20]
 8005e1e:	68bb      	ldr	r3, [r7, #8]
 8005e20:	429a      	cmp	r2, r3
 8005e22:	d101      	bne.n	8005e28 <HAL_MDMA_LinkedList_AddNode+0xaa>
        {
          hal_status = HAL_ERROR; /* error this node already exist in the linked list and it is not first node */
 8005e24:	2301      	movs	r3, #1
 8005e26:	74fb      	strb	r3, [r7, #19]
        }
        pNode = (MDMA_LinkNodeTypeDef *)pNode->CLAR;
 8005e28:	69fb      	ldr	r3, [r7, #28]
 8005e2a:	695b      	ldr	r3, [r3, #20]
 8005e2c:	61fb      	str	r3, [r7, #28]
        counter++;
 8005e2e:	69bb      	ldr	r3, [r7, #24]
 8005e30:	3301      	adds	r3, #1
 8005e32:	61bb      	str	r3, [r7, #24]
      while((counter < hmdma->LinkedListNodeCounter) && (hal_status == HAL_OK))
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005e38:	69ba      	ldr	r2, [r7, #24]
 8005e3a:	429a      	cmp	r2, r3
 8005e3c:	d202      	bcs.n	8005e44 <HAL_MDMA_LinkedList_AddNode+0xc6>
 8005e3e:	7cfb      	ldrb	r3, [r7, #19]
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d0ea      	beq.n	8005e1a <HAL_MDMA_LinkedList_AddNode+0x9c>
      }

      if(hal_status == HAL_OK)
 8005e44:	7cfb      	ldrb	r3, [r7, #19]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d148      	bne.n	8005edc <HAL_MDMA_LinkedList_AddNode+0x15e>
      {
        /* Check if the previous node is the last one in the current list or zero */
        if((pPrevNode == hmdma->LastLinkedListNodeAddress) || (pPrevNode == NULL))
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e4e:	687a      	ldr	r2, [r7, #4]
 8005e50:	429a      	cmp	r2, r3
 8005e52:	d002      	beq.n	8005e5a <HAL_MDMA_LinkedList_AddNode+0xdc>
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d111      	bne.n	8005e7e <HAL_MDMA_LinkedList_AddNode+0x100>
        {
          /* insert the new node at the end of the list */
          pNewNode->CLAR = hmdma->LastLinkedListNodeAddress->CLAR;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e5e:	695a      	ldr	r2, [r3, #20]
 8005e60:	68bb      	ldr	r3, [r7, #8]
 8005e62:	615a      	str	r2, [r3, #20]
          hmdma->LastLinkedListNodeAddress->CLAR = (uint32_t)pNewNode;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e68:	68ba      	ldr	r2, [r7, #8]
 8005e6a:	615a      	str	r2, [r3, #20]
          /* Update the Handle last node address */
          hmdma->LastLinkedListNodeAddress = pNewNode;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	68ba      	ldr	r2, [r7, #8]
 8005e70:	661a      	str	r2, [r3, #96]	@ 0x60
          /* Increment the linked list node counter */
          hmdma->LinkedListNodeCounter++;
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005e76:	1c5a      	adds	r2, r3, #1
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	665a      	str	r2, [r3, #100]	@ 0x64
 8005e7c:	e02e      	b.n	8005edc <HAL_MDMA_LinkedList_AddNode+0x15e>
        }
        else
        {
          /*insert the new node after the pPreviousNode node */
          pNode = hmdma->FirstLinkedListNodeAddress;
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e82:	61fb      	str	r3, [r7, #28]
          counter = 0;
 8005e84:	2300      	movs	r3, #0
 8005e86:	61bb      	str	r3, [r7, #24]
          while((counter < hmdma->LinkedListNodeCounter) && (nodeInserted == 0U))
 8005e88:	e018      	b.n	8005ebc <HAL_MDMA_LinkedList_AddNode+0x13e>
          {
            counter++;
 8005e8a:	69bb      	ldr	r3, [r7, #24]
 8005e8c:	3301      	adds	r3, #1
 8005e8e:	61bb      	str	r3, [r7, #24]
            if(pNode == pPrevNode)
 8005e90:	69fa      	ldr	r2, [r7, #28]
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	429a      	cmp	r2, r3
 8005e96:	d10e      	bne.n	8005eb6 <HAL_MDMA_LinkedList_AddNode+0x138>
            {
              /*Insert the new node after the previous one */
              pNewNode->CLAR = pNode->CLAR;
 8005e98:	69fb      	ldr	r3, [r7, #28]
 8005e9a:	695a      	ldr	r2, [r3, #20]
 8005e9c:	68bb      	ldr	r3, [r7, #8]
 8005e9e:	615a      	str	r2, [r3, #20]
              pNode->CLAR = (uint32_t)pNewNode;
 8005ea0:	68ba      	ldr	r2, [r7, #8]
 8005ea2:	69fb      	ldr	r3, [r7, #28]
 8005ea4:	615a      	str	r2, [r3, #20]
              /* Increment the linked list node counter */
              hmdma->LinkedListNodeCounter++;
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005eaa:	1c5a      	adds	r2, r3, #1
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	665a      	str	r2, [r3, #100]	@ 0x64
              nodeInserted = 1;
 8005eb0:	2301      	movs	r3, #1
 8005eb2:	617b      	str	r3, [r7, #20]
 8005eb4:	e002      	b.n	8005ebc <HAL_MDMA_LinkedList_AddNode+0x13e>
            }
            else
            {
              pNode = (MDMA_LinkNodeTypeDef *)pNode->CLAR;
 8005eb6:	69fb      	ldr	r3, [r7, #28]
 8005eb8:	695b      	ldr	r3, [r3, #20]
 8005eba:	61fb      	str	r3, [r7, #28]
          while((counter < hmdma->LinkedListNodeCounter) && (nodeInserted == 0U))
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005ec0:	69ba      	ldr	r2, [r7, #24]
 8005ec2:	429a      	cmp	r2, r3
 8005ec4:	d202      	bcs.n	8005ecc <HAL_MDMA_LinkedList_AddNode+0x14e>
 8005ec6:	697b      	ldr	r3, [r7, #20]
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d0de      	beq.n	8005e8a <HAL_MDMA_LinkedList_AddNode+0x10c>
            }
          }

          if(nodeInserted == 0U)
 8005ecc:	697b      	ldr	r3, [r7, #20]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d104      	bne.n	8005edc <HAL_MDMA_LinkedList_AddNode+0x15e>
          {
            hal_status = HAL_ERROR;
 8005ed2:	2301      	movs	r3, #1
 8005ed4:	74fb      	strb	r3, [r7, #19]
 8005ed6:	e001      	b.n	8005edc <HAL_MDMA_LinkedList_AddNode+0x15e>
        }
      }
    }
    else
    {
      hal_status = HAL_ERROR;
 8005ed8:	2301      	movs	r3, #1
 8005eda:	74fb      	strb	r3, [r7, #19]
    }

    /* Process unlocked */
    __HAL_UNLOCK(hmdma);
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	2200      	movs	r2, #0
 8005ee0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    hmdma->State = HAL_MDMA_STATE_READY;
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	2201      	movs	r2, #1
 8005ee8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return hal_status;
 8005eec:	7cfb      	ldrb	r3, [r7, #19]
 8005eee:	e004      	b.n	8005efa <HAL_MDMA_LinkedList_AddNode+0x17c>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hmdma);
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Return error status */
    return HAL_BUSY;
 8005ef8:	2302      	movs	r3, #2
  }
}
 8005efa:	4618      	mov	r0, r3
 8005efc:	3724      	adds	r7, #36	@ 0x24
 8005efe:	46bd      	mov	sp, r7
 8005f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f04:	4770      	bx	lr

08005f06 <HAL_MDMA_LinkedList_EnableCircularMode>:
  * @param  hmdma : Pointer to a MDMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified MDMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_LinkedList_EnableCircularMode(MDMA_HandleTypeDef *hmdma)
{
 8005f06:	b480      	push	{r7}
 8005f08:	b085      	sub	sp, #20
 8005f0a:	af00      	add	r7, sp, #0
 8005f0c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8005f0e:	2300      	movs	r3, #0
 8005f10:	73fb      	strb	r3, [r7, #15]

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d101      	bne.n	8005f1c <HAL_MDMA_LinkedList_EnableCircularMode+0x16>
  {
    return HAL_ERROR;
 8005f18:	2301      	movs	r3, #1
 8005f1a:	e031      	b.n	8005f80 <HAL_MDMA_LinkedList_EnableCircularMode+0x7a>
  }

  /* Process locked */
  __HAL_LOCK(hmdma);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005f22:	2b01      	cmp	r3, #1
 8005f24:	d101      	bne.n	8005f2a <HAL_MDMA_LinkedList_EnableCircularMode+0x24>
 8005f26:	2302      	movs	r3, #2
 8005f28:	e02a      	b.n	8005f80 <HAL_MDMA_LinkedList_EnableCircularMode+0x7a>
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	2201      	movs	r2, #1
 8005f2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if(HAL_MDMA_STATE_READY == hmdma->State)
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f38:	b2db      	uxtb	r3, r3
 8005f3a:	2b01      	cmp	r3, #1
 8005f3c:	d117      	bne.n	8005f6e <HAL_MDMA_LinkedList_EnableCircularMode+0x68>
  {
    /* Change MDMA peripheral state */
    hmdma->State = HAL_MDMA_STATE_BUSY;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	2202      	movs	r2, #2
 8005f42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* If first and last node are null (no nodes in the list) : return error*/
    if(((uint32_t)hmdma->FirstLinkedListNodeAddress == 0U) || ((uint32_t)hmdma->LastLinkedListNodeAddress == 0U) || (hmdma->LinkedListNodeCounter == 0U))
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d007      	beq.n	8005f5e <HAL_MDMA_LinkedList_EnableCircularMode+0x58>
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d003      	beq.n	8005f5e <HAL_MDMA_LinkedList_EnableCircularMode+0x58>
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d102      	bne.n	8005f64 <HAL_MDMA_LinkedList_EnableCircularMode+0x5e>
    {
      hal_status = HAL_ERROR;
 8005f5e:	2301      	movs	r3, #1
 8005f60:	73fb      	strb	r3, [r7, #15]
 8005f62:	e004      	b.n	8005f6e <HAL_MDMA_LinkedList_EnableCircularMode+0x68>
    }
    else
    {
      /* to enable circular mode Last Node should be connected to first node */
      hmdma->LastLinkedListNodeAddress->CLAR = (uint32_t)hmdma->FirstLinkedListNodeAddress;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f6c:	615a      	str	r2, [r3, #20]
    }

  }
  /* Process unlocked */
  __HAL_UNLOCK(hmdma);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	2200      	movs	r2, #0
 8005f72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  hmdma->State = HAL_MDMA_STATE_READY;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	2201      	movs	r2, #1
 8005f7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return hal_status;
 8005f7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f80:	4618      	mov	r0, r3
 8005f82:	3714      	adds	r7, #20
 8005f84:	46bd      	mov	sp, r7
 8005f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8a:	4770      	bx	lr

08005f8c <HAL_MDMA_Start_IT>:
  * @param  BlockDataLength : The length of a block transfer in bytes
  * @param  BlockCount      : The number of a blocks to be transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_Start_IT(MDMA_HandleTypeDef *hmdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t BlockDataLength, uint32_t BlockCount)
{
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	b086      	sub	sp, #24
 8005f90:	af02      	add	r7, sp, #8
 8005f92:	60f8      	str	r0, [r7, #12]
 8005f94:	60b9      	str	r1, [r7, #8]
 8005f96:	607a      	str	r2, [r7, #4]
 8005f98:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_MDMA_TRANSFER_LENGTH(BlockDataLength));
  assert_param(IS_MDMA_BLOCK_COUNT(BlockCount));

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d101      	bne.n	8005fa4 <HAL_MDMA_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005fa0:	2301      	movs	r3, #1
 8005fa2:	e070      	b.n	8006086 <HAL_MDMA_Start_IT+0xfa>
  }

  /* Process locked */
  __HAL_LOCK(hmdma);
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005faa:	2b01      	cmp	r3, #1
 8005fac:	d101      	bne.n	8005fb2 <HAL_MDMA_Start_IT+0x26>
 8005fae:	2302      	movs	r3, #2
 8005fb0:	e069      	b.n	8006086 <HAL_MDMA_Start_IT+0xfa>
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	2201      	movs	r2, #1
 8005fb6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if(HAL_MDMA_STATE_READY == hmdma->State)
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005fc0:	b2db      	uxtb	r3, r3
 8005fc2:	2b01      	cmp	r3, #1
 8005fc4:	d158      	bne.n	8006078 <HAL_MDMA_Start_IT+0xec>
  {
    /* Change MDMA peripheral state */
    hmdma->State = HAL_MDMA_STATE_BUSY;
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	2202      	movs	r2, #2
 8005fca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Initialize the error code */
    hmdma->ErrorCode = HAL_MDMA_ERROR_NONE;
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	669a      	str	r2, [r3, #104]	@ 0x68

    /* Disable the peripheral */
    __HAL_MDMA_DISABLE(hmdma);
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	68da      	ldr	r2, [r3, #12]
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f022 0201 	bic.w	r2, r2, #1
 8005fe2:	60da      	str	r2, [r3, #12]

    /* Configure the source, destination address and the data length */
    MDMA_SetConfig(hmdma, SrcAddress, DstAddress, BlockDataLength, BlockCount);
 8005fe4:	69bb      	ldr	r3, [r7, #24]
 8005fe6:	9300      	str	r3, [sp, #0]
 8005fe8:	683b      	ldr	r3, [r7, #0]
 8005fea:	687a      	ldr	r2, [r7, #4]
 8005fec:	68b9      	ldr	r1, [r7, #8]
 8005fee:	68f8      	ldr	r0, [r7, #12]
 8005ff0:	f000 f9a2 	bl	8006338 <MDMA_SetConfig>

    /* Enable Common interrupts i.e Transfer Error IT and Channel Transfer Complete IT*/
    __HAL_MDMA_ENABLE_IT(hmdma, (MDMA_IT_TE | MDMA_IT_CTC));
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	68da      	ldr	r2, [r3, #12]
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f042 0206 	orr.w	r2, r2, #6
 8006002:	60da      	str	r2, [r3, #12]

    if(hmdma->XferBlockCpltCallback != NULL)
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006008:	2b00      	cmp	r3, #0
 800600a:	d007      	beq.n	800601c <HAL_MDMA_Start_IT+0x90>
    {
      /* if Block transfer complete Callback is set enable the corresponding IT*/
      __HAL_MDMA_ENABLE_IT(hmdma, MDMA_IT_BT);
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	68da      	ldr	r2, [r3, #12]
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	f042 0210 	orr.w	r2, r2, #16
 800601a:	60da      	str	r2, [r3, #12]
    }

    if(hmdma->XferRepeatBlockCpltCallback != NULL)
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006020:	2b00      	cmp	r3, #0
 8006022:	d007      	beq.n	8006034 <HAL_MDMA_Start_IT+0xa8>
    {
      /* if Repeated Block transfer complete Callback is set enable the corresponding IT*/
      __HAL_MDMA_ENABLE_IT(hmdma, MDMA_IT_BRT);
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	68da      	ldr	r2, [r3, #12]
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f042 0208 	orr.w	r2, r2, #8
 8006032:	60da      	str	r2, [r3, #12]
    }

    if(hmdma->XferBufferCpltCallback != NULL)
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006038:	2b00      	cmp	r3, #0
 800603a:	d007      	beq.n	800604c <HAL_MDMA_Start_IT+0xc0>
    {
      /* if buffer transfer complete Callback is set enable the corresponding IT*/
      __HAL_MDMA_ENABLE_IT(hmdma, MDMA_IT_BFTC);
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	68da      	ldr	r2, [r3, #12]
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f042 0220 	orr.w	r2, r2, #32
 800604a:	60da      	str	r2, [r3, #12]
    }

    /* Enable the Peripheral */
    __HAL_MDMA_ENABLE(hmdma);
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	68da      	ldr	r2, [r3, #12]
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	f042 0201 	orr.w	r2, r2, #1
 800605a:	60da      	str	r2, [r3, #12]

    if(hmdma->Init.Request == MDMA_REQUEST_SW)
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	685b      	ldr	r3, [r3, #4]
 8006060:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006064:	d10e      	bne.n	8006084 <HAL_MDMA_Start_IT+0xf8>
    {
      /* activate If SW request mode*/
      hmdma->Instance->CCR |=  MDMA_CCR_SWRQ;
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	68da      	ldr	r2, [r3, #12]
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8006074:	60da      	str	r2, [r3, #12]
 8006076:	e005      	b.n	8006084 <HAL_MDMA_Start_IT+0xf8>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hmdma);
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	2200      	movs	r2, #0
 800607c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Return error status */
    return HAL_BUSY;
 8006080:	2302      	movs	r3, #2
 8006082:	e000      	b.n	8006086 <HAL_MDMA_Start_IT+0xfa>
  }

  return HAL_OK;
 8006084:	2300      	movs	r3, #0
}
 8006086:	4618      	mov	r0, r3
 8006088:	3710      	adds	r7, #16
 800608a:	46bd      	mov	sp, r7
 800608c:	bd80      	pop	{r7, pc}
	...

08006090 <HAL_MDMA_IRQHandler>:
  * @param  hmdma: pointer to a MDMA_HandleTypeDef structure that contains
  *               the configuration information for the specified MDMA Channel.
  * @retval None
  */
void HAL_MDMA_IRQHandler(MDMA_HandleTypeDef *hmdma)
{
 8006090:	b580      	push	{r7, lr}
 8006092:	b086      	sub	sp, #24
 8006094:	af00      	add	r7, sp, #0
 8006096:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0;
 8006098:	2300      	movs	r3, #0
 800609a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800609c:	4b91      	ldr	r3, [pc, #580]	@ (80062e4 <HAL_MDMA_IRQHandler+0x254>)
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	4a91      	ldr	r2, [pc, #580]	@ (80062e8 <HAL_MDMA_IRQHandler+0x258>)
 80060a2:	fba2 2303 	umull	r2, r3, r2, r3
 80060a6:	0a9b      	lsrs	r3, r3, #10
 80060a8:	617b      	str	r3, [r7, #20]

  uint32_t generalIntFlag, errorFlag;

  /* General Interrupt Flag management ****************************************/
  generalIntFlag =  1UL << ((((uint32_t)hmdma->Instance - (uint32_t)(MDMA_Channel0))/HAL_MDMA_CHANNEL_SIZE) & 0x1FU);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	461a      	mov	r2, r3
 80060b0:	4b8e      	ldr	r3, [pc, #568]	@ (80062ec <HAL_MDMA_IRQHandler+0x25c>)
 80060b2:	4413      	add	r3, r2
 80060b4:	099b      	lsrs	r3, r3, #6
 80060b6:	f003 031f 	and.w	r3, r3, #31
 80060ba:	2201      	movs	r2, #1
 80060bc:	fa02 f303 	lsl.w	r3, r2, r3
 80060c0:	613b      	str	r3, [r7, #16]
  if((MDMA->GISR0 & generalIntFlag) == 0U)
 80060c2:	f04f 43a4 	mov.w	r3, #1375731712	@ 0x52000000
 80060c6:	681a      	ldr	r2, [r3, #0]
 80060c8:	693b      	ldr	r3, [r7, #16]
 80060ca:	4013      	ands	r3, r2
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	f000 812d 	beq.w	800632c <HAL_MDMA_IRQHandler+0x29c>
  {
    return; /* the  General interrupt flag for the current channel is down , nothing to do */
  }

  /* Transfer Error Interrupt management ***************************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_TE) != 0U))
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f003 0301 	and.w	r3, r3, #1
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d054      	beq.n	800618a <HAL_MDMA_IRQHandler+0xfa>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_TE) != 0U)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	68db      	ldr	r3, [r3, #12]
 80060e6:	f003 0302 	and.w	r3, r3, #2
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d04d      	beq.n	800618a <HAL_MDMA_IRQHandler+0xfa>
    {
      /* Disable the transfer error interrupt */
      __HAL_MDMA_DISABLE_IT(hmdma, MDMA_IT_TE);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	68da      	ldr	r2, [r3, #12]
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	f022 0202 	bic.w	r2, r2, #2
 80060fc:	60da      	str	r2, [r3, #12]

      /* Get the transfer error source flag */
      errorFlag = hmdma->Instance->CESR;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	689b      	ldr	r3, [r3, #8]
 8006104:	60fb      	str	r3, [r7, #12]

      if((errorFlag & MDMA_CESR_TED) == 0U)
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800610c:	2b00      	cmp	r3, #0
 800610e:	d106      	bne.n	800611e <HAL_MDMA_IRQHandler+0x8e>
      {
        /* Update error code : Read Transfer error  */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_READ_XFER;
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006114:	f043 0201 	orr.w	r2, r3, #1
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	669a      	str	r2, [r3, #104]	@ 0x68
 800611c:	e005      	b.n	800612a <HAL_MDMA_IRQHandler+0x9a>
      }
      else
      {
        /* Update error code : Write Transfer error */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_WRITE_XFER;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006122:	f043 0202 	orr.w	r2, r3, #2
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      if((errorFlag & MDMA_CESR_TEMD) != 0U)
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006130:	2b00      	cmp	r3, #0
 8006132:	d005      	beq.n	8006140 <HAL_MDMA_IRQHandler+0xb0>
      {
        /* Update error code : Error Mask Data */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_MASK_DATA;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006138:	f043 0204 	orr.w	r2, r3, #4
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      if((errorFlag & MDMA_CESR_TELD) != 0U)
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006146:	2b00      	cmp	r3, #0
 8006148:	d005      	beq.n	8006156 <HAL_MDMA_IRQHandler+0xc6>
      {
        /* Update error code : Error Linked list */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_LINKED_LIST;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800614e:	f043 0208 	orr.w	r2, r3, #8
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      if((errorFlag & MDMA_CESR_ASE) != 0U)
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800615c:	2b00      	cmp	r3, #0
 800615e:	d005      	beq.n	800616c <HAL_MDMA_IRQHandler+0xdc>
      {
        /* Update error code : Address/Size alignment error */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_ALIGNMENT;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006164:	f043 0210 	orr.w	r2, r3, #16
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      if((errorFlag & MDMA_CESR_BSE) != 0U)
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006172:	2b00      	cmp	r3, #0
 8006174:	d005      	beq.n	8006182 <HAL_MDMA_IRQHandler+0xf2>
      {
        /* Update error code : Block Size error error */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_BLOCK_SIZE;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800617a:	f043 0220 	orr.w	r2, r3, #32
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      /* Clear the transfer error flags */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_TE);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	2201      	movs	r2, #1
 8006188:	605a      	str	r2, [r3, #4]
    }
  }

  /* Buffer Transfer Complete Interrupt management ******************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_BFTC) != 0U))
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	f003 0310 	and.w	r3, r3, #16
 8006194:	2b00      	cmp	r3, #0
 8006196:	d012      	beq.n	80061be <HAL_MDMA_IRQHandler+0x12e>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_BFTC) != 0U)
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	68db      	ldr	r3, [r3, #12]
 800619e:	f003 0320 	and.w	r3, r3, #32
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d00b      	beq.n	80061be <HAL_MDMA_IRQHandler+0x12e>
    {
      /* Clear the buffer transfer complete flag */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BFTC);
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	2210      	movs	r2, #16
 80061ac:	605a      	str	r2, [r3, #4]

      if(hmdma->XferBufferCpltCallback != NULL)
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d003      	beq.n	80061be <HAL_MDMA_IRQHandler+0x12e>
      {
        /* Buffer transfer callback */
        hmdma->XferBufferCpltCallback(hmdma);
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80061ba:	6878      	ldr	r0, [r7, #4]
 80061bc:	4798      	blx	r3
      }
    }
  }

  /* Block Transfer Complete Interrupt management ******************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_BT) != 0U))
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f003 0308 	and.w	r3, r3, #8
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d012      	beq.n	80061f2 <HAL_MDMA_IRQHandler+0x162>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_BT) != 0U)
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	68db      	ldr	r3, [r3, #12]
 80061d2:	f003 0310 	and.w	r3, r3, #16
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d00b      	beq.n	80061f2 <HAL_MDMA_IRQHandler+0x162>
    {
      /* Clear the block transfer complete flag */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BT);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	2208      	movs	r2, #8
 80061e0:	605a      	str	r2, [r3, #4]

      if(hmdma->XferBlockCpltCallback != NULL)
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d003      	beq.n	80061f2 <HAL_MDMA_IRQHandler+0x162>
      {
        /* Block transfer callback */
        hmdma->XferBlockCpltCallback(hmdma);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80061ee:	6878      	ldr	r0, [r7, #4]
 80061f0:	4798      	blx	r3
      }
    }
  }

  /* Repeated Block Transfer Complete Interrupt management ******************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_BRT) != 0U))
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	f003 0304 	and.w	r3, r3, #4
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d012      	beq.n	8006226 <HAL_MDMA_IRQHandler+0x196>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_BRT) != 0U)
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	68db      	ldr	r3, [r3, #12]
 8006206:	f003 0308 	and.w	r3, r3, #8
 800620a:	2b00      	cmp	r3, #0
 800620c:	d00b      	beq.n	8006226 <HAL_MDMA_IRQHandler+0x196>
    {
      /* Clear the repeat block transfer complete flag */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BRT);
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	2204      	movs	r2, #4
 8006214:	605a      	str	r2, [r3, #4]

      if(hmdma->XferRepeatBlockCpltCallback != NULL)
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800621a:	2b00      	cmp	r3, #0
 800621c:	d003      	beq.n	8006226 <HAL_MDMA_IRQHandler+0x196>
      {
        /* Repeated Block transfer callback */
        hmdma->XferRepeatBlockCpltCallback(hmdma);
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006222:	6878      	ldr	r0, [r7, #4]
 8006224:	4798      	blx	r3
      }
    }
  }

  /* Channel Transfer Complete Interrupt management ***********************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_CTC) != 0U))
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	f003 0302 	and.w	r3, r3, #2
 8006230:	2b00      	cmp	r3, #0
 8006232:	d039      	beq.n	80062a8 <HAL_MDMA_IRQHandler+0x218>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_CTC) != 0U)
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	68db      	ldr	r3, [r3, #12]
 800623a:	f003 0304 	and.w	r3, r3, #4
 800623e:	2b00      	cmp	r3, #0
 8006240:	d032      	beq.n	80062a8 <HAL_MDMA_IRQHandler+0x218>
    {
      /* Disable all the transfer interrupts */
      __HAL_MDMA_DISABLE_IT(hmdma, (MDMA_IT_TE | MDMA_IT_CTC | MDMA_IT_BT | MDMA_IT_BRT | MDMA_IT_BFTC));
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	68da      	ldr	r2, [r3, #12]
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f022 023e 	bic.w	r2, r2, #62	@ 0x3e
 8006250:	60da      	str	r2, [r3, #12]

      if(HAL_MDMA_STATE_ABORT == hmdma->State)
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006258:	b2db      	uxtb	r3, r3
 800625a:	2b04      	cmp	r3, #4
 800625c:	d110      	bne.n	8006280 <HAL_MDMA_IRQHandler+0x1f0>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hmdma);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	2200      	movs	r2, #0
 8006262:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Change the DMA state */
        hmdma->State = HAL_MDMA_STATE_READY;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	2201      	movs	r2, #1
 800626a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        if(hmdma->XferAbortCallback != NULL)
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006272:	2b00      	cmp	r3, #0
 8006274:	d05c      	beq.n	8006330 <HAL_MDMA_IRQHandler+0x2a0>
        {
          hmdma->XferAbortCallback(hmdma);
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800627a:	6878      	ldr	r0, [r7, #4]
 800627c:	4798      	blx	r3
        }
        return;
 800627e:	e057      	b.n	8006330 <HAL_MDMA_IRQHandler+0x2a0>
      }

      /* Clear the Channel Transfer Complete flag */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_CTC);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	2202      	movs	r2, #2
 8006286:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hmdma);
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2200      	movs	r2, #0
 800628c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /* Change MDMA peripheral state */
      hmdma->State = HAL_MDMA_STATE_READY;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2201      	movs	r2, #1
 8006294:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if(hmdma->XferCpltCallback != NULL)
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800629c:	2b00      	cmp	r3, #0
 800629e:	d003      	beq.n	80062a8 <HAL_MDMA_IRQHandler+0x218>
      {
        /* Channel Transfer Complete callback */
        hmdma->XferCpltCallback(hmdma);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062a4:	6878      	ldr	r0, [r7, #4]
 80062a6:	4798      	blx	r3
      }
    }
  }

  /* manage error case */
  if(hmdma->ErrorCode != HAL_MDMA_ERROR_NONE)
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d040      	beq.n	8006332 <HAL_MDMA_IRQHandler+0x2a2>
  {
    hmdma->State = HAL_MDMA_STATE_ABORT;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2204      	movs	r2, #4
 80062b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the channel */
    __HAL_MDMA_DISABLE(hmdma);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	68da      	ldr	r2, [r3, #12]
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	f022 0201 	bic.w	r2, r2, #1
 80062c6:	60da      	str	r2, [r3, #12]

    do
    {
      if (++count > timeout)
 80062c8:	68bb      	ldr	r3, [r7, #8]
 80062ca:	3301      	adds	r3, #1
 80062cc:	60bb      	str	r3, [r7, #8]
 80062ce:	697a      	ldr	r2, [r7, #20]
 80062d0:	429a      	cmp	r2, r3
 80062d2:	d30d      	bcc.n	80062f0 <HAL_MDMA_IRQHandler+0x260>
      {
        break;
      }
    }
    while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	68db      	ldr	r3, [r3, #12]
 80062da:	f003 0301 	and.w	r3, r3, #1
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d1f2      	bne.n	80062c8 <HAL_MDMA_IRQHandler+0x238>
 80062e2:	e006      	b.n	80062f2 <HAL_MDMA_IRQHandler+0x262>
 80062e4:	24000000 	.word	0x24000000
 80062e8:	1b4e81b5 	.word	0x1b4e81b5
 80062ec:	adffffc0 	.word	0xadffffc0
        break;
 80062f0:	bf00      	nop

    /* Process Unlocked */
    __HAL_UNLOCK(hmdma);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	2200      	movs	r2, #0
 80062f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    if((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	68db      	ldr	r3, [r3, #12]
 8006300:	f003 0301 	and.w	r3, r3, #1
 8006304:	2b00      	cmp	r3, #0
 8006306:	d004      	beq.n	8006312 <HAL_MDMA_IRQHandler+0x282>
    {
      /* Change the MDMA state to error if MDMA disable fails */
      hmdma->State = HAL_MDMA_STATE_ERROR;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2203      	movs	r2, #3
 800630c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8006310:	e003      	b.n	800631a <HAL_MDMA_IRQHandler+0x28a>
    }
    else
    {
      /* Change the MDMA state to Ready if MDMA disable success */
      hmdma->State = HAL_MDMA_STATE_READY;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	2201      	movs	r2, #1
 8006316:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    }


    if (hmdma->XferErrorCallback != NULL)
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800631e:	2b00      	cmp	r3, #0
 8006320:	d007      	beq.n	8006332 <HAL_MDMA_IRQHandler+0x2a2>
    {
      /* Transfer error callback */
      hmdma->XferErrorCallback(hmdma);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006326:	6878      	ldr	r0, [r7, #4]
 8006328:	4798      	blx	r3
 800632a:	e002      	b.n	8006332 <HAL_MDMA_IRQHandler+0x2a2>
    return; /* the  General interrupt flag for the current channel is down , nothing to do */
 800632c:	bf00      	nop
 800632e:	e000      	b.n	8006332 <HAL_MDMA_IRQHandler+0x2a2>
        return;
 8006330:	bf00      	nop
    }
  }
}
 8006332:	3718      	adds	r7, #24
 8006334:	46bd      	mov	sp, r7
 8006336:	bd80      	pop	{r7, pc}

08006338 <MDMA_SetConfig>:
  * @param  BlockDataLength : The length of a block transfer in bytes
  * @param  BlockCount: The number of blocks to be transferred
  * @retval HAL status
  */
static void MDMA_SetConfig(MDMA_HandleTypeDef *hmdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t BlockDataLength, uint32_t BlockCount)
{
 8006338:	b480      	push	{r7}
 800633a:	b087      	sub	sp, #28
 800633c:	af00      	add	r7, sp, #0
 800633e:	60f8      	str	r0, [r7, #12]
 8006340:	60b9      	str	r1, [r7, #8]
 8006342:	607a      	str	r2, [r7, #4]
 8006344:	603b      	str	r3, [r7, #0]
  uint32_t addressMask;

  /* Configure the MDMA Channel data length */
  MODIFY_REG(hmdma->Instance->CBNDTR ,MDMA_CBNDTR_BNDT, (BlockDataLength & MDMA_CBNDTR_BNDT));
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	695a      	ldr	r2, [r3, #20]
 800634c:	4b31      	ldr	r3, [pc, #196]	@ (8006414 <MDMA_SetConfig+0xdc>)
 800634e:	4013      	ands	r3, r2
 8006350:	683a      	ldr	r2, [r7, #0]
 8006352:	f3c2 0110 	ubfx	r1, r2, #0, #17
 8006356:	68fa      	ldr	r2, [r7, #12]
 8006358:	6812      	ldr	r2, [r2, #0]
 800635a:	430b      	orrs	r3, r1
 800635c:	6153      	str	r3, [r2, #20]

  /* Configure the MDMA block repeat count */
  MODIFY_REG(hmdma->Instance->CBNDTR , MDMA_CBNDTR_BRC , ((BlockCount - 1U) << MDMA_CBNDTR_BRC_Pos) & MDMA_CBNDTR_BRC);
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	695b      	ldr	r3, [r3, #20]
 8006364:	f3c3 0113 	ubfx	r1, r3, #0, #20
 8006368:	6a3b      	ldr	r3, [r7, #32]
 800636a:	3b01      	subs	r3, #1
 800636c:	051a      	lsls	r2, r3, #20
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	430a      	orrs	r2, r1
 8006374:	615a      	str	r2, [r3, #20]

  /* Clear all interrupt flags */
  __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_TE | MDMA_FLAG_CTC | MDMA_CISR_BRTIF | MDMA_CISR_BTIF | MDMA_CISR_TCIF);
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	221f      	movs	r2, #31
 800637c:	605a      	str	r2, [r3, #4]

  /* Configure MDMA Channel destination address */
  hmdma->Instance->CDAR = DstAddress;
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	687a      	ldr	r2, [r7, #4]
 8006384:	61da      	str	r2, [r3, #28]

  /* Configure MDMA Channel Source address */
  hmdma->Instance->CSAR = SrcAddress;
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	68ba      	ldr	r2, [r7, #8]
 800638c:	619a      	str	r2, [r3, #24]

  addressMask = SrcAddress & 0xFF000000U;
 800638e:	68bb      	ldr	r3, [r7, #8]
 8006390:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8006394:	617b      	str	r3, [r7, #20]
  if((addressMask == 0x20000000U) || (addressMask == 0x00000000U))
 8006396:	697b      	ldr	r3, [r7, #20]
 8006398:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800639c:	d002      	beq.n	80063a4 <MDMA_SetConfig+0x6c>
 800639e:	697b      	ldr	r3, [r7, #20]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d108      	bne.n	80063b6 <MDMA_SetConfig+0x7e>
  {
    /*The AHBSbus is used as source (read operation) on channel x */
    hmdma->Instance->CTBR |= MDMA_CTBR_SBUS;
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80063b2:	629a      	str	r2, [r3, #40]	@ 0x28
 80063b4:	e007      	b.n	80063c6 <MDMA_SetConfig+0x8e>
  }
  else
  {
    /*The AXI bus is used as source (read operation) on channel x */
    hmdma->Instance->CTBR &= (~MDMA_CTBR_SBUS);
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80063c4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  addressMask = DstAddress & 0xFF000000U;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 80063cc:	617b      	str	r3, [r7, #20]
  if((addressMask == 0x20000000U) || (addressMask == 0x00000000U))
 80063ce:	697b      	ldr	r3, [r7, #20]
 80063d0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80063d4:	d002      	beq.n	80063dc <MDMA_SetConfig+0xa4>
 80063d6:	697b      	ldr	r3, [r7, #20]
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d108      	bne.n	80063ee <MDMA_SetConfig+0xb6>
  {
    /*The AHB bus is used as destination (write operation) on channel x */
    hmdma->Instance->CTBR |= MDMA_CTBR_DBUS;
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80063ea:	629a      	str	r2, [r3, #40]	@ 0x28
 80063ec:	e007      	b.n	80063fe <MDMA_SetConfig+0xc6>
  }
  else
  {
    /*The AXI bus is used as destination (write operation) on channel x */
    hmdma->Instance->CTBR &= (~MDMA_CTBR_DBUS);
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80063fc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Set the linked list register to the first node of the list */
  hmdma->Instance->CLAR = (uint32_t)hmdma->FirstLinkedListNodeAddress;
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8006408:	bf00      	nop
 800640a:	371c      	adds	r7, #28
 800640c:	46bd      	mov	sp, r7
 800640e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006412:	4770      	bx	lr
 8006414:	fffe0000 	.word	0xfffe0000

08006418 <MDMA_Init>:
  * @param  hmdma:       pointer to a MDMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified MDMA Channel.
  * @retval None
  */
static void MDMA_Init(MDMA_HandleTypeDef *hmdma)
{
 8006418:	b480      	push	{r7}
 800641a:	b085      	sub	sp, #20
 800641c:	af00      	add	r7, sp, #0
 800641e:	6078      	str	r0, [r7, #4]
  uint32_t blockoffset;

  /* Prepare the MDMA Channel configuration */
  hmdma->Instance->CCR = hmdma->Init.Priority  | hmdma->Init.Endianness;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	68d9      	ldr	r1, [r3, #12]
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	691a      	ldr	r2, [r3, #16]
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	430a      	orrs	r2, r1
 800642e:	60da      	str	r2, [r3, #12]

  /* Write new CTCR Register value */
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	695a      	ldr	r2, [r3, #20]
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	699b      	ldr	r3, [r3, #24]
 8006438:	431a      	orrs	r2, r3
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	69db      	ldr	r3, [r3, #28]
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 800643e:	431a      	orrs	r2, r3
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	6a1b      	ldr	r3, [r3, #32]
 8006444:	431a      	orrs	r2, r3
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
 800644a:	431a      	orrs	r2, r3
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006450:	431a      	orrs	r2, r3
                           hmdma->Init.DestBurst                                   | \
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
 8006456:	431a      	orrs	r2, r3
                           ((hmdma->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800645c:	3b01      	subs	r3, #1
 800645e:	049b      	lsls	r3, r3, #18
                           hmdma->Init.DestBurst                                   | \
 8006460:	ea42 0103 	orr.w	r1, r2, r3
                           hmdma->Init.TransferTriggerMode;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	689a      	ldr	r2, [r3, #8]
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
                           ((hmdma->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 800646c:	430a      	orrs	r2, r1
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 800646e:	611a      	str	r2, [r3, #16]

  /* If SW request set the CTCR register to SW Request Mode */
  if(hmdma->Init.Request == MDMA_REQUEST_SW)
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	685b      	ldr	r3, [r3, #4]
 8006474:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006478:	d107      	bne.n	800648a <MDMA_Init+0x72>
    -If the request is done by SW : BWM could be set to 1 or 0.
    -If the request is done by a peripheral :
    If mask address not set (0) => BWM must be set to 0
    If mask address set (different than 0) => BWM could be set to 1 or 0
    */
    hmdma->Instance->CTCR |= (MDMA_CTCR_SWRM | MDMA_CTCR_BWM);
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	691a      	ldr	r2, [r3, #16]
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	f042 4240 	orr.w	r2, r2, #3221225472	@ 0xc0000000
 8006488:	611a      	str	r2, [r3, #16]
  }

  /* Reset CBNDTR Register */
  hmdma->Instance->CBNDTR = 0;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	2200      	movs	r2, #0
 8006490:	615a      	str	r2, [r3, #20]

  /* if block source address offset is negative set the Block Repeat Source address Update Mode to decrement */
  if(hmdma->Init.SourceBlockAddressOffset < 0)
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006496:	2b00      	cmp	r3, #0
 8006498:	da11      	bge.n	80064be <MDMA_Init+0xa6>
  {
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRSUM;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	695a      	ldr	r2, [r3, #20]
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80064a8:	615a      	str	r2, [r3, #20]
    /* Write new CBRUR Register value : source repeat block offset */
    blockoffset = (uint32_t)(- hmdma->Init.SourceBlockAddressOffset);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80064ae:	425b      	negs	r3, r3
 80064b0:	60fb      	str	r3, [r7, #12]
    hmdma->Instance->CBRUR = (blockoffset & 0x0000FFFFU);
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	68fa      	ldr	r2, [r7, #12]
 80064b8:	b292      	uxth	r2, r2
 80064ba:	621a      	str	r2, [r3, #32]
 80064bc:	e006      	b.n	80064cc <MDMA_Init+0xb4>
  }
  else
  {
    /* Write new CBRUR Register value : source repeat block offset */
    hmdma->Instance->CBRUR = (((uint32_t)hmdma->Init.SourceBlockAddressOffset) & 0x0000FFFFU);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80064c2:	461a      	mov	r2, r3
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	b292      	uxth	r2, r2
 80064ca:	621a      	str	r2, [r3, #32]
  }

  /* If block destination address offset is negative set the Block Repeat destination address Update Mode to decrement */
  if(hmdma->Init.DestBlockAddressOffset < 0)
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	da15      	bge.n	8006500 <MDMA_Init+0xe8>
  {
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRDUM;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	695a      	ldr	r2, [r3, #20]
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 80064e2:	615a      	str	r2, [r3, #20]
    /* Write new CBRUR Register value : destination repeat block offset */
    blockoffset = (uint32_t)(- hmdma->Init.DestBlockAddressOffset);
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064e8:	425b      	negs	r3, r3
 80064ea:	60fb      	str	r3, [r7, #12]
    hmdma->Instance->CBRUR |= ((blockoffset & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	6a19      	ldr	r1, [r3, #32]
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	041a      	lsls	r2, r3, #16
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	430a      	orrs	r2, r1
 80064fc:	621a      	str	r2, [r3, #32]
 80064fe:	e009      	b.n	8006514 <MDMA_Init+0xfc>
  }
  else
  {
    /*write new CBRUR Register value : destination repeat block offset */
    hmdma->Instance->CBRUR |= ((((uint32_t)hmdma->Init.DestBlockAddressOffset) & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	6a19      	ldr	r1, [r3, #32]
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800650a:	041a      	lsls	r2, r3, #16
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	430a      	orrs	r2, r1
 8006512:	621a      	str	r2, [r3, #32]
  }

  /* if HW request set the HW request and the requet CleraMask and ClearData MaskData, */
  if(hmdma->Init.Request != MDMA_REQUEST_SW)
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	685b      	ldr	r3, [r3, #4]
 8006518:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800651c:	d006      	beq.n	800652c <MDMA_Init+0x114>
  {
    /* Set the HW request in CTRB register  */
    hmdma->Instance->CTBR = hmdma->Init.Request & MDMA_CTBR_TSEL;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	685a      	ldr	r2, [r3, #4]
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	b2d2      	uxtb	r2, r2
 8006528:	629a      	str	r2, [r3, #40]	@ 0x28
 800652a:	e003      	b.n	8006534 <MDMA_Init+0x11c>
  }
  else /* SW request : reset the CTBR register */
  {
    hmdma->Instance->CTBR = 0;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	2200      	movs	r2, #0
 8006532:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Write Link Address Register */
  hmdma->Instance->CLAR =  0;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	2200      	movs	r2, #0
 800653a:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800653c:	bf00      	nop
 800653e:	3714      	adds	r7, #20
 8006540:	46bd      	mov	sp, r7
 8006542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006546:	4770      	bx	lr

08006548 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8006548:	b580      	push	{r7, lr}
 800654a:	b084      	sub	sp, #16
 800654c:	af00      	add	r7, sp, #0
 800654e:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8006550:	4b29      	ldr	r3, [pc, #164]	@ (80065f8 <HAL_PWREx_ConfigSupply+0xb0>)
 8006552:	68db      	ldr	r3, [r3, #12]
 8006554:	f003 0307 	and.w	r3, r3, #7
 8006558:	2b06      	cmp	r3, #6
 800655a:	d00a      	beq.n	8006572 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800655c:	4b26      	ldr	r3, [pc, #152]	@ (80065f8 <HAL_PWREx_ConfigSupply+0xb0>)
 800655e:	68db      	ldr	r3, [r3, #12]
 8006560:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006564:	687a      	ldr	r2, [r7, #4]
 8006566:	429a      	cmp	r2, r3
 8006568:	d001      	beq.n	800656e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800656a:	2301      	movs	r3, #1
 800656c:	e040      	b.n	80065f0 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800656e:	2300      	movs	r3, #0
 8006570:	e03e      	b.n	80065f0 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8006572:	4b21      	ldr	r3, [pc, #132]	@ (80065f8 <HAL_PWREx_ConfigSupply+0xb0>)
 8006574:	68db      	ldr	r3, [r3, #12]
 8006576:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 800657a:	491f      	ldr	r1, [pc, #124]	@ (80065f8 <HAL_PWREx_ConfigSupply+0xb0>)
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	4313      	orrs	r3, r2
 8006580:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8006582:	f7fb fa5b 	bl	8001a3c <HAL_GetTick>
 8006586:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006588:	e009      	b.n	800659e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800658a:	f7fb fa57 	bl	8001a3c <HAL_GetTick>
 800658e:	4602      	mov	r2, r0
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	1ad3      	subs	r3, r2, r3
 8006594:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006598:	d901      	bls.n	800659e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800659a:	2301      	movs	r3, #1
 800659c:	e028      	b.n	80065f0 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800659e:	4b16      	ldr	r3, [pc, #88]	@ (80065f8 <HAL_PWREx_ConfigSupply+0xb0>)
 80065a0:	685b      	ldr	r3, [r3, #4]
 80065a2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80065a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80065aa:	d1ee      	bne.n	800658a <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2b1e      	cmp	r3, #30
 80065b0:	d008      	beq.n	80065c4 <HAL_PWREx_ConfigSupply+0x7c>
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	2b2e      	cmp	r3, #46	@ 0x2e
 80065b6:	d005      	beq.n	80065c4 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	2b1d      	cmp	r3, #29
 80065bc:	d002      	beq.n	80065c4 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2b2d      	cmp	r3, #45	@ 0x2d
 80065c2:	d114      	bne.n	80065ee <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 80065c4:	f7fb fa3a 	bl	8001a3c <HAL_GetTick>
 80065c8:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80065ca:	e009      	b.n	80065e0 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80065cc:	f7fb fa36 	bl	8001a3c <HAL_GetTick>
 80065d0:	4602      	mov	r2, r0
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	1ad3      	subs	r3, r2, r3
 80065d6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80065da:	d901      	bls.n	80065e0 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 80065dc:	2301      	movs	r3, #1
 80065de:	e007      	b.n	80065f0 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80065e0:	4b05      	ldr	r3, [pc, #20]	@ (80065f8 <HAL_PWREx_ConfigSupply+0xb0>)
 80065e2:	68db      	ldr	r3, [r3, #12]
 80065e4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80065e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80065ec:	d1ee      	bne.n	80065cc <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80065ee:	2300      	movs	r3, #0
}
 80065f0:	4618      	mov	r0, r3
 80065f2:	3710      	adds	r7, #16
 80065f4:	46bd      	mov	sp, r7
 80065f6:	bd80      	pop	{r7, pc}
 80065f8:	58024800 	.word	0x58024800

080065fc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80065fc:	b580      	push	{r7, lr}
 80065fe:	b08c      	sub	sp, #48	@ 0x30
 8006600:	af00      	add	r7, sp, #0
 8006602:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2b00      	cmp	r3, #0
 8006608:	d102      	bne.n	8006610 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800660a:	2301      	movs	r3, #1
 800660c:	f000 bc48 	b.w	8006ea0 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	f003 0301 	and.w	r3, r3, #1
 8006618:	2b00      	cmp	r3, #0
 800661a:	f000 8088 	beq.w	800672e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800661e:	4b99      	ldr	r3, [pc, #612]	@ (8006884 <HAL_RCC_OscConfig+0x288>)
 8006620:	691b      	ldr	r3, [r3, #16]
 8006622:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006626:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006628:	4b96      	ldr	r3, [pc, #600]	@ (8006884 <HAL_RCC_OscConfig+0x288>)
 800662a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800662c:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800662e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006630:	2b10      	cmp	r3, #16
 8006632:	d007      	beq.n	8006644 <HAL_RCC_OscConfig+0x48>
 8006634:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006636:	2b18      	cmp	r3, #24
 8006638:	d111      	bne.n	800665e <HAL_RCC_OscConfig+0x62>
 800663a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800663c:	f003 0303 	and.w	r3, r3, #3
 8006640:	2b02      	cmp	r3, #2
 8006642:	d10c      	bne.n	800665e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006644:	4b8f      	ldr	r3, [pc, #572]	@ (8006884 <HAL_RCC_OscConfig+0x288>)
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800664c:	2b00      	cmp	r3, #0
 800664e:	d06d      	beq.n	800672c <HAL_RCC_OscConfig+0x130>
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	685b      	ldr	r3, [r3, #4]
 8006654:	2b00      	cmp	r3, #0
 8006656:	d169      	bne.n	800672c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8006658:	2301      	movs	r3, #1
 800665a:	f000 bc21 	b.w	8006ea0 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	685b      	ldr	r3, [r3, #4]
 8006662:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006666:	d106      	bne.n	8006676 <HAL_RCC_OscConfig+0x7a>
 8006668:	4b86      	ldr	r3, [pc, #536]	@ (8006884 <HAL_RCC_OscConfig+0x288>)
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	4a85      	ldr	r2, [pc, #532]	@ (8006884 <HAL_RCC_OscConfig+0x288>)
 800666e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006672:	6013      	str	r3, [r2, #0]
 8006674:	e02e      	b.n	80066d4 <HAL_RCC_OscConfig+0xd8>
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	685b      	ldr	r3, [r3, #4]
 800667a:	2b00      	cmp	r3, #0
 800667c:	d10c      	bne.n	8006698 <HAL_RCC_OscConfig+0x9c>
 800667e:	4b81      	ldr	r3, [pc, #516]	@ (8006884 <HAL_RCC_OscConfig+0x288>)
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	4a80      	ldr	r2, [pc, #512]	@ (8006884 <HAL_RCC_OscConfig+0x288>)
 8006684:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006688:	6013      	str	r3, [r2, #0]
 800668a:	4b7e      	ldr	r3, [pc, #504]	@ (8006884 <HAL_RCC_OscConfig+0x288>)
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	4a7d      	ldr	r2, [pc, #500]	@ (8006884 <HAL_RCC_OscConfig+0x288>)
 8006690:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006694:	6013      	str	r3, [r2, #0]
 8006696:	e01d      	b.n	80066d4 <HAL_RCC_OscConfig+0xd8>
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	685b      	ldr	r3, [r3, #4]
 800669c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80066a0:	d10c      	bne.n	80066bc <HAL_RCC_OscConfig+0xc0>
 80066a2:	4b78      	ldr	r3, [pc, #480]	@ (8006884 <HAL_RCC_OscConfig+0x288>)
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	4a77      	ldr	r2, [pc, #476]	@ (8006884 <HAL_RCC_OscConfig+0x288>)
 80066a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80066ac:	6013      	str	r3, [r2, #0]
 80066ae:	4b75      	ldr	r3, [pc, #468]	@ (8006884 <HAL_RCC_OscConfig+0x288>)
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	4a74      	ldr	r2, [pc, #464]	@ (8006884 <HAL_RCC_OscConfig+0x288>)
 80066b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80066b8:	6013      	str	r3, [r2, #0]
 80066ba:	e00b      	b.n	80066d4 <HAL_RCC_OscConfig+0xd8>
 80066bc:	4b71      	ldr	r3, [pc, #452]	@ (8006884 <HAL_RCC_OscConfig+0x288>)
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	4a70      	ldr	r2, [pc, #448]	@ (8006884 <HAL_RCC_OscConfig+0x288>)
 80066c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80066c6:	6013      	str	r3, [r2, #0]
 80066c8:	4b6e      	ldr	r3, [pc, #440]	@ (8006884 <HAL_RCC_OscConfig+0x288>)
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	4a6d      	ldr	r2, [pc, #436]	@ (8006884 <HAL_RCC_OscConfig+0x288>)
 80066ce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80066d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	685b      	ldr	r3, [r3, #4]
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d013      	beq.n	8006704 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066dc:	f7fb f9ae 	bl	8001a3c <HAL_GetTick>
 80066e0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80066e2:	e008      	b.n	80066f6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80066e4:	f7fb f9aa 	bl	8001a3c <HAL_GetTick>
 80066e8:	4602      	mov	r2, r0
 80066ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066ec:	1ad3      	subs	r3, r2, r3
 80066ee:	2b64      	cmp	r3, #100	@ 0x64
 80066f0:	d901      	bls.n	80066f6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80066f2:	2303      	movs	r3, #3
 80066f4:	e3d4      	b.n	8006ea0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80066f6:	4b63      	ldr	r3, [pc, #396]	@ (8006884 <HAL_RCC_OscConfig+0x288>)
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d0f0      	beq.n	80066e4 <HAL_RCC_OscConfig+0xe8>
 8006702:	e014      	b.n	800672e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006704:	f7fb f99a 	bl	8001a3c <HAL_GetTick>
 8006708:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800670a:	e008      	b.n	800671e <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800670c:	f7fb f996 	bl	8001a3c <HAL_GetTick>
 8006710:	4602      	mov	r2, r0
 8006712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006714:	1ad3      	subs	r3, r2, r3
 8006716:	2b64      	cmp	r3, #100	@ 0x64
 8006718:	d901      	bls.n	800671e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800671a:	2303      	movs	r3, #3
 800671c:	e3c0      	b.n	8006ea0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800671e:	4b59      	ldr	r3, [pc, #356]	@ (8006884 <HAL_RCC_OscConfig+0x288>)
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006726:	2b00      	cmp	r3, #0
 8006728:	d1f0      	bne.n	800670c <HAL_RCC_OscConfig+0x110>
 800672a:	e000      	b.n	800672e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800672c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	f003 0302 	and.w	r3, r3, #2
 8006736:	2b00      	cmp	r3, #0
 8006738:	f000 80ca 	beq.w	80068d0 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800673c:	4b51      	ldr	r3, [pc, #324]	@ (8006884 <HAL_RCC_OscConfig+0x288>)
 800673e:	691b      	ldr	r3, [r3, #16]
 8006740:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006744:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006746:	4b4f      	ldr	r3, [pc, #316]	@ (8006884 <HAL_RCC_OscConfig+0x288>)
 8006748:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800674a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800674c:	6a3b      	ldr	r3, [r7, #32]
 800674e:	2b00      	cmp	r3, #0
 8006750:	d007      	beq.n	8006762 <HAL_RCC_OscConfig+0x166>
 8006752:	6a3b      	ldr	r3, [r7, #32]
 8006754:	2b18      	cmp	r3, #24
 8006756:	d156      	bne.n	8006806 <HAL_RCC_OscConfig+0x20a>
 8006758:	69fb      	ldr	r3, [r7, #28]
 800675a:	f003 0303 	and.w	r3, r3, #3
 800675e:	2b00      	cmp	r3, #0
 8006760:	d151      	bne.n	8006806 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006762:	4b48      	ldr	r3, [pc, #288]	@ (8006884 <HAL_RCC_OscConfig+0x288>)
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	f003 0304 	and.w	r3, r3, #4
 800676a:	2b00      	cmp	r3, #0
 800676c:	d005      	beq.n	800677a <HAL_RCC_OscConfig+0x17e>
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	68db      	ldr	r3, [r3, #12]
 8006772:	2b00      	cmp	r3, #0
 8006774:	d101      	bne.n	800677a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8006776:	2301      	movs	r3, #1
 8006778:	e392      	b.n	8006ea0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800677a:	4b42      	ldr	r3, [pc, #264]	@ (8006884 <HAL_RCC_OscConfig+0x288>)
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	f023 0219 	bic.w	r2, r3, #25
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	68db      	ldr	r3, [r3, #12]
 8006786:	493f      	ldr	r1, [pc, #252]	@ (8006884 <HAL_RCC_OscConfig+0x288>)
 8006788:	4313      	orrs	r3, r2
 800678a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800678c:	f7fb f956 	bl	8001a3c <HAL_GetTick>
 8006790:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006792:	e008      	b.n	80067a6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006794:	f7fb f952 	bl	8001a3c <HAL_GetTick>
 8006798:	4602      	mov	r2, r0
 800679a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800679c:	1ad3      	subs	r3, r2, r3
 800679e:	2b02      	cmp	r3, #2
 80067a0:	d901      	bls.n	80067a6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80067a2:	2303      	movs	r3, #3
 80067a4:	e37c      	b.n	8006ea0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80067a6:	4b37      	ldr	r3, [pc, #220]	@ (8006884 <HAL_RCC_OscConfig+0x288>)
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	f003 0304 	and.w	r3, r3, #4
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d0f0      	beq.n	8006794 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80067b2:	f7fb f94f 	bl	8001a54 <HAL_GetREVID>
 80067b6:	4603      	mov	r3, r0
 80067b8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80067bc:	4293      	cmp	r3, r2
 80067be:	d817      	bhi.n	80067f0 <HAL_RCC_OscConfig+0x1f4>
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	691b      	ldr	r3, [r3, #16]
 80067c4:	2b40      	cmp	r3, #64	@ 0x40
 80067c6:	d108      	bne.n	80067da <HAL_RCC_OscConfig+0x1de>
 80067c8:	4b2e      	ldr	r3, [pc, #184]	@ (8006884 <HAL_RCC_OscConfig+0x288>)
 80067ca:	685b      	ldr	r3, [r3, #4]
 80067cc:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80067d0:	4a2c      	ldr	r2, [pc, #176]	@ (8006884 <HAL_RCC_OscConfig+0x288>)
 80067d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80067d6:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80067d8:	e07a      	b.n	80068d0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80067da:	4b2a      	ldr	r3, [pc, #168]	@ (8006884 <HAL_RCC_OscConfig+0x288>)
 80067dc:	685b      	ldr	r3, [r3, #4]
 80067de:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	691b      	ldr	r3, [r3, #16]
 80067e6:	031b      	lsls	r3, r3, #12
 80067e8:	4926      	ldr	r1, [pc, #152]	@ (8006884 <HAL_RCC_OscConfig+0x288>)
 80067ea:	4313      	orrs	r3, r2
 80067ec:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80067ee:	e06f      	b.n	80068d0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80067f0:	4b24      	ldr	r3, [pc, #144]	@ (8006884 <HAL_RCC_OscConfig+0x288>)
 80067f2:	685b      	ldr	r3, [r3, #4]
 80067f4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	691b      	ldr	r3, [r3, #16]
 80067fc:	061b      	lsls	r3, r3, #24
 80067fe:	4921      	ldr	r1, [pc, #132]	@ (8006884 <HAL_RCC_OscConfig+0x288>)
 8006800:	4313      	orrs	r3, r2
 8006802:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006804:	e064      	b.n	80068d0 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	68db      	ldr	r3, [r3, #12]
 800680a:	2b00      	cmp	r3, #0
 800680c:	d047      	beq.n	800689e <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800680e:	4b1d      	ldr	r3, [pc, #116]	@ (8006884 <HAL_RCC_OscConfig+0x288>)
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	f023 0219 	bic.w	r2, r3, #25
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	68db      	ldr	r3, [r3, #12]
 800681a:	491a      	ldr	r1, [pc, #104]	@ (8006884 <HAL_RCC_OscConfig+0x288>)
 800681c:	4313      	orrs	r3, r2
 800681e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006820:	f7fb f90c 	bl	8001a3c <HAL_GetTick>
 8006824:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006826:	e008      	b.n	800683a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006828:	f7fb f908 	bl	8001a3c <HAL_GetTick>
 800682c:	4602      	mov	r2, r0
 800682e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006830:	1ad3      	subs	r3, r2, r3
 8006832:	2b02      	cmp	r3, #2
 8006834:	d901      	bls.n	800683a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8006836:	2303      	movs	r3, #3
 8006838:	e332      	b.n	8006ea0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800683a:	4b12      	ldr	r3, [pc, #72]	@ (8006884 <HAL_RCC_OscConfig+0x288>)
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	f003 0304 	and.w	r3, r3, #4
 8006842:	2b00      	cmp	r3, #0
 8006844:	d0f0      	beq.n	8006828 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006846:	f7fb f905 	bl	8001a54 <HAL_GetREVID>
 800684a:	4603      	mov	r3, r0
 800684c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8006850:	4293      	cmp	r3, r2
 8006852:	d819      	bhi.n	8006888 <HAL_RCC_OscConfig+0x28c>
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	691b      	ldr	r3, [r3, #16]
 8006858:	2b40      	cmp	r3, #64	@ 0x40
 800685a:	d108      	bne.n	800686e <HAL_RCC_OscConfig+0x272>
 800685c:	4b09      	ldr	r3, [pc, #36]	@ (8006884 <HAL_RCC_OscConfig+0x288>)
 800685e:	685b      	ldr	r3, [r3, #4]
 8006860:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8006864:	4a07      	ldr	r2, [pc, #28]	@ (8006884 <HAL_RCC_OscConfig+0x288>)
 8006866:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800686a:	6053      	str	r3, [r2, #4]
 800686c:	e030      	b.n	80068d0 <HAL_RCC_OscConfig+0x2d4>
 800686e:	4b05      	ldr	r3, [pc, #20]	@ (8006884 <HAL_RCC_OscConfig+0x288>)
 8006870:	685b      	ldr	r3, [r3, #4]
 8006872:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	691b      	ldr	r3, [r3, #16]
 800687a:	031b      	lsls	r3, r3, #12
 800687c:	4901      	ldr	r1, [pc, #4]	@ (8006884 <HAL_RCC_OscConfig+0x288>)
 800687e:	4313      	orrs	r3, r2
 8006880:	604b      	str	r3, [r1, #4]
 8006882:	e025      	b.n	80068d0 <HAL_RCC_OscConfig+0x2d4>
 8006884:	58024400 	.word	0x58024400
 8006888:	4b9a      	ldr	r3, [pc, #616]	@ (8006af4 <HAL_RCC_OscConfig+0x4f8>)
 800688a:	685b      	ldr	r3, [r3, #4]
 800688c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	691b      	ldr	r3, [r3, #16]
 8006894:	061b      	lsls	r3, r3, #24
 8006896:	4997      	ldr	r1, [pc, #604]	@ (8006af4 <HAL_RCC_OscConfig+0x4f8>)
 8006898:	4313      	orrs	r3, r2
 800689a:	604b      	str	r3, [r1, #4]
 800689c:	e018      	b.n	80068d0 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800689e:	4b95      	ldr	r3, [pc, #596]	@ (8006af4 <HAL_RCC_OscConfig+0x4f8>)
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	4a94      	ldr	r2, [pc, #592]	@ (8006af4 <HAL_RCC_OscConfig+0x4f8>)
 80068a4:	f023 0301 	bic.w	r3, r3, #1
 80068a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068aa:	f7fb f8c7 	bl	8001a3c <HAL_GetTick>
 80068ae:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80068b0:	e008      	b.n	80068c4 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80068b2:	f7fb f8c3 	bl	8001a3c <HAL_GetTick>
 80068b6:	4602      	mov	r2, r0
 80068b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068ba:	1ad3      	subs	r3, r2, r3
 80068bc:	2b02      	cmp	r3, #2
 80068be:	d901      	bls.n	80068c4 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80068c0:	2303      	movs	r3, #3
 80068c2:	e2ed      	b.n	8006ea0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80068c4:	4b8b      	ldr	r3, [pc, #556]	@ (8006af4 <HAL_RCC_OscConfig+0x4f8>)
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	f003 0304 	and.w	r3, r3, #4
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d1f0      	bne.n	80068b2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f003 0310 	and.w	r3, r3, #16
 80068d8:	2b00      	cmp	r3, #0
 80068da:	f000 80a9 	beq.w	8006a30 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80068de:	4b85      	ldr	r3, [pc, #532]	@ (8006af4 <HAL_RCC_OscConfig+0x4f8>)
 80068e0:	691b      	ldr	r3, [r3, #16]
 80068e2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80068e6:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80068e8:	4b82      	ldr	r3, [pc, #520]	@ (8006af4 <HAL_RCC_OscConfig+0x4f8>)
 80068ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068ec:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80068ee:	69bb      	ldr	r3, [r7, #24]
 80068f0:	2b08      	cmp	r3, #8
 80068f2:	d007      	beq.n	8006904 <HAL_RCC_OscConfig+0x308>
 80068f4:	69bb      	ldr	r3, [r7, #24]
 80068f6:	2b18      	cmp	r3, #24
 80068f8:	d13a      	bne.n	8006970 <HAL_RCC_OscConfig+0x374>
 80068fa:	697b      	ldr	r3, [r7, #20]
 80068fc:	f003 0303 	and.w	r3, r3, #3
 8006900:	2b01      	cmp	r3, #1
 8006902:	d135      	bne.n	8006970 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006904:	4b7b      	ldr	r3, [pc, #492]	@ (8006af4 <HAL_RCC_OscConfig+0x4f8>)
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800690c:	2b00      	cmp	r3, #0
 800690e:	d005      	beq.n	800691c <HAL_RCC_OscConfig+0x320>
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	69db      	ldr	r3, [r3, #28]
 8006914:	2b80      	cmp	r3, #128	@ 0x80
 8006916:	d001      	beq.n	800691c <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8006918:	2301      	movs	r3, #1
 800691a:	e2c1      	b.n	8006ea0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800691c:	f7fb f89a 	bl	8001a54 <HAL_GetREVID>
 8006920:	4603      	mov	r3, r0
 8006922:	f241 0203 	movw	r2, #4099	@ 0x1003
 8006926:	4293      	cmp	r3, r2
 8006928:	d817      	bhi.n	800695a <HAL_RCC_OscConfig+0x35e>
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	6a1b      	ldr	r3, [r3, #32]
 800692e:	2b20      	cmp	r3, #32
 8006930:	d108      	bne.n	8006944 <HAL_RCC_OscConfig+0x348>
 8006932:	4b70      	ldr	r3, [pc, #448]	@ (8006af4 <HAL_RCC_OscConfig+0x4f8>)
 8006934:	685b      	ldr	r3, [r3, #4]
 8006936:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800693a:	4a6e      	ldr	r2, [pc, #440]	@ (8006af4 <HAL_RCC_OscConfig+0x4f8>)
 800693c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006940:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006942:	e075      	b.n	8006a30 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006944:	4b6b      	ldr	r3, [pc, #428]	@ (8006af4 <HAL_RCC_OscConfig+0x4f8>)
 8006946:	685b      	ldr	r3, [r3, #4]
 8006948:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	6a1b      	ldr	r3, [r3, #32]
 8006950:	069b      	lsls	r3, r3, #26
 8006952:	4968      	ldr	r1, [pc, #416]	@ (8006af4 <HAL_RCC_OscConfig+0x4f8>)
 8006954:	4313      	orrs	r3, r2
 8006956:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006958:	e06a      	b.n	8006a30 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800695a:	4b66      	ldr	r3, [pc, #408]	@ (8006af4 <HAL_RCC_OscConfig+0x4f8>)
 800695c:	68db      	ldr	r3, [r3, #12]
 800695e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	6a1b      	ldr	r3, [r3, #32]
 8006966:	061b      	lsls	r3, r3, #24
 8006968:	4962      	ldr	r1, [pc, #392]	@ (8006af4 <HAL_RCC_OscConfig+0x4f8>)
 800696a:	4313      	orrs	r3, r2
 800696c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800696e:	e05f      	b.n	8006a30 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	69db      	ldr	r3, [r3, #28]
 8006974:	2b00      	cmp	r3, #0
 8006976:	d042      	beq.n	80069fe <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8006978:	4b5e      	ldr	r3, [pc, #376]	@ (8006af4 <HAL_RCC_OscConfig+0x4f8>)
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	4a5d      	ldr	r2, [pc, #372]	@ (8006af4 <HAL_RCC_OscConfig+0x4f8>)
 800697e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006982:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006984:	f7fb f85a 	bl	8001a3c <HAL_GetTick>
 8006988:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800698a:	e008      	b.n	800699e <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800698c:	f7fb f856 	bl	8001a3c <HAL_GetTick>
 8006990:	4602      	mov	r2, r0
 8006992:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006994:	1ad3      	subs	r3, r2, r3
 8006996:	2b02      	cmp	r3, #2
 8006998:	d901      	bls.n	800699e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800699a:	2303      	movs	r3, #3
 800699c:	e280      	b.n	8006ea0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800699e:	4b55      	ldr	r3, [pc, #340]	@ (8006af4 <HAL_RCC_OscConfig+0x4f8>)
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d0f0      	beq.n	800698c <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80069aa:	f7fb f853 	bl	8001a54 <HAL_GetREVID>
 80069ae:	4603      	mov	r3, r0
 80069b0:	f241 0203 	movw	r2, #4099	@ 0x1003
 80069b4:	4293      	cmp	r3, r2
 80069b6:	d817      	bhi.n	80069e8 <HAL_RCC_OscConfig+0x3ec>
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	6a1b      	ldr	r3, [r3, #32]
 80069bc:	2b20      	cmp	r3, #32
 80069be:	d108      	bne.n	80069d2 <HAL_RCC_OscConfig+0x3d6>
 80069c0:	4b4c      	ldr	r3, [pc, #304]	@ (8006af4 <HAL_RCC_OscConfig+0x4f8>)
 80069c2:	685b      	ldr	r3, [r3, #4]
 80069c4:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80069c8:	4a4a      	ldr	r2, [pc, #296]	@ (8006af4 <HAL_RCC_OscConfig+0x4f8>)
 80069ca:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80069ce:	6053      	str	r3, [r2, #4]
 80069d0:	e02e      	b.n	8006a30 <HAL_RCC_OscConfig+0x434>
 80069d2:	4b48      	ldr	r3, [pc, #288]	@ (8006af4 <HAL_RCC_OscConfig+0x4f8>)
 80069d4:	685b      	ldr	r3, [r3, #4]
 80069d6:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	6a1b      	ldr	r3, [r3, #32]
 80069de:	069b      	lsls	r3, r3, #26
 80069e0:	4944      	ldr	r1, [pc, #272]	@ (8006af4 <HAL_RCC_OscConfig+0x4f8>)
 80069e2:	4313      	orrs	r3, r2
 80069e4:	604b      	str	r3, [r1, #4]
 80069e6:	e023      	b.n	8006a30 <HAL_RCC_OscConfig+0x434>
 80069e8:	4b42      	ldr	r3, [pc, #264]	@ (8006af4 <HAL_RCC_OscConfig+0x4f8>)
 80069ea:	68db      	ldr	r3, [r3, #12]
 80069ec:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	6a1b      	ldr	r3, [r3, #32]
 80069f4:	061b      	lsls	r3, r3, #24
 80069f6:	493f      	ldr	r1, [pc, #252]	@ (8006af4 <HAL_RCC_OscConfig+0x4f8>)
 80069f8:	4313      	orrs	r3, r2
 80069fa:	60cb      	str	r3, [r1, #12]
 80069fc:	e018      	b.n	8006a30 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80069fe:	4b3d      	ldr	r3, [pc, #244]	@ (8006af4 <HAL_RCC_OscConfig+0x4f8>)
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	4a3c      	ldr	r2, [pc, #240]	@ (8006af4 <HAL_RCC_OscConfig+0x4f8>)
 8006a04:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006a08:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a0a:	f7fb f817 	bl	8001a3c <HAL_GetTick>
 8006a0e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006a10:	e008      	b.n	8006a24 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8006a12:	f7fb f813 	bl	8001a3c <HAL_GetTick>
 8006a16:	4602      	mov	r2, r0
 8006a18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a1a:	1ad3      	subs	r3, r2, r3
 8006a1c:	2b02      	cmp	r3, #2
 8006a1e:	d901      	bls.n	8006a24 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006a20:	2303      	movs	r3, #3
 8006a22:	e23d      	b.n	8006ea0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006a24:	4b33      	ldr	r3, [pc, #204]	@ (8006af4 <HAL_RCC_OscConfig+0x4f8>)
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d1f0      	bne.n	8006a12 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f003 0308 	and.w	r3, r3, #8
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d036      	beq.n	8006aaa <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	695b      	ldr	r3, [r3, #20]
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d019      	beq.n	8006a78 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006a44:	4b2b      	ldr	r3, [pc, #172]	@ (8006af4 <HAL_RCC_OscConfig+0x4f8>)
 8006a46:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a48:	4a2a      	ldr	r2, [pc, #168]	@ (8006af4 <HAL_RCC_OscConfig+0x4f8>)
 8006a4a:	f043 0301 	orr.w	r3, r3, #1
 8006a4e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a50:	f7fa fff4 	bl	8001a3c <HAL_GetTick>
 8006a54:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006a56:	e008      	b.n	8006a6a <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006a58:	f7fa fff0 	bl	8001a3c <HAL_GetTick>
 8006a5c:	4602      	mov	r2, r0
 8006a5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a60:	1ad3      	subs	r3, r2, r3
 8006a62:	2b02      	cmp	r3, #2
 8006a64:	d901      	bls.n	8006a6a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8006a66:	2303      	movs	r3, #3
 8006a68:	e21a      	b.n	8006ea0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006a6a:	4b22      	ldr	r3, [pc, #136]	@ (8006af4 <HAL_RCC_OscConfig+0x4f8>)
 8006a6c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a6e:	f003 0302 	and.w	r3, r3, #2
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d0f0      	beq.n	8006a58 <HAL_RCC_OscConfig+0x45c>
 8006a76:	e018      	b.n	8006aaa <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006a78:	4b1e      	ldr	r3, [pc, #120]	@ (8006af4 <HAL_RCC_OscConfig+0x4f8>)
 8006a7a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a7c:	4a1d      	ldr	r2, [pc, #116]	@ (8006af4 <HAL_RCC_OscConfig+0x4f8>)
 8006a7e:	f023 0301 	bic.w	r3, r3, #1
 8006a82:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a84:	f7fa ffda 	bl	8001a3c <HAL_GetTick>
 8006a88:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006a8a:	e008      	b.n	8006a9e <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006a8c:	f7fa ffd6 	bl	8001a3c <HAL_GetTick>
 8006a90:	4602      	mov	r2, r0
 8006a92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a94:	1ad3      	subs	r3, r2, r3
 8006a96:	2b02      	cmp	r3, #2
 8006a98:	d901      	bls.n	8006a9e <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8006a9a:	2303      	movs	r3, #3
 8006a9c:	e200      	b.n	8006ea0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006a9e:	4b15      	ldr	r3, [pc, #84]	@ (8006af4 <HAL_RCC_OscConfig+0x4f8>)
 8006aa0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006aa2:	f003 0302 	and.w	r3, r3, #2
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d1f0      	bne.n	8006a8c <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	f003 0320 	and.w	r3, r3, #32
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d039      	beq.n	8006b2a <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	699b      	ldr	r3, [r3, #24]
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d01c      	beq.n	8006af8 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006abe:	4b0d      	ldr	r3, [pc, #52]	@ (8006af4 <HAL_RCC_OscConfig+0x4f8>)
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	4a0c      	ldr	r2, [pc, #48]	@ (8006af4 <HAL_RCC_OscConfig+0x4f8>)
 8006ac4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006ac8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8006aca:	f7fa ffb7 	bl	8001a3c <HAL_GetTick>
 8006ace:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006ad0:	e008      	b.n	8006ae4 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006ad2:	f7fa ffb3 	bl	8001a3c <HAL_GetTick>
 8006ad6:	4602      	mov	r2, r0
 8006ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ada:	1ad3      	subs	r3, r2, r3
 8006adc:	2b02      	cmp	r3, #2
 8006ade:	d901      	bls.n	8006ae4 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8006ae0:	2303      	movs	r3, #3
 8006ae2:	e1dd      	b.n	8006ea0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006ae4:	4b03      	ldr	r3, [pc, #12]	@ (8006af4 <HAL_RCC_OscConfig+0x4f8>)
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d0f0      	beq.n	8006ad2 <HAL_RCC_OscConfig+0x4d6>
 8006af0:	e01b      	b.n	8006b2a <HAL_RCC_OscConfig+0x52e>
 8006af2:	bf00      	nop
 8006af4:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006af8:	4b9b      	ldr	r3, [pc, #620]	@ (8006d68 <HAL_RCC_OscConfig+0x76c>)
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	4a9a      	ldr	r2, [pc, #616]	@ (8006d68 <HAL_RCC_OscConfig+0x76c>)
 8006afe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006b02:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8006b04:	f7fa ff9a 	bl	8001a3c <HAL_GetTick>
 8006b08:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006b0a:	e008      	b.n	8006b1e <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006b0c:	f7fa ff96 	bl	8001a3c <HAL_GetTick>
 8006b10:	4602      	mov	r2, r0
 8006b12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b14:	1ad3      	subs	r3, r2, r3
 8006b16:	2b02      	cmp	r3, #2
 8006b18:	d901      	bls.n	8006b1e <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8006b1a:	2303      	movs	r3, #3
 8006b1c:	e1c0      	b.n	8006ea0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006b1e:	4b92      	ldr	r3, [pc, #584]	@ (8006d68 <HAL_RCC_OscConfig+0x76c>)
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d1f0      	bne.n	8006b0c <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	f003 0304 	and.w	r3, r3, #4
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	f000 8081 	beq.w	8006c3a <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006b38:	4b8c      	ldr	r3, [pc, #560]	@ (8006d6c <HAL_RCC_OscConfig+0x770>)
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	4a8b      	ldr	r2, [pc, #556]	@ (8006d6c <HAL_RCC_OscConfig+0x770>)
 8006b3e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006b42:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006b44:	f7fa ff7a 	bl	8001a3c <HAL_GetTick>
 8006b48:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006b4a:	e008      	b.n	8006b5e <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006b4c:	f7fa ff76 	bl	8001a3c <HAL_GetTick>
 8006b50:	4602      	mov	r2, r0
 8006b52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b54:	1ad3      	subs	r3, r2, r3
 8006b56:	2b64      	cmp	r3, #100	@ 0x64
 8006b58:	d901      	bls.n	8006b5e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8006b5a:	2303      	movs	r3, #3
 8006b5c:	e1a0      	b.n	8006ea0 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006b5e:	4b83      	ldr	r3, [pc, #524]	@ (8006d6c <HAL_RCC_OscConfig+0x770>)
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d0f0      	beq.n	8006b4c <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	689b      	ldr	r3, [r3, #8]
 8006b6e:	2b01      	cmp	r3, #1
 8006b70:	d106      	bne.n	8006b80 <HAL_RCC_OscConfig+0x584>
 8006b72:	4b7d      	ldr	r3, [pc, #500]	@ (8006d68 <HAL_RCC_OscConfig+0x76c>)
 8006b74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b76:	4a7c      	ldr	r2, [pc, #496]	@ (8006d68 <HAL_RCC_OscConfig+0x76c>)
 8006b78:	f043 0301 	orr.w	r3, r3, #1
 8006b7c:	6713      	str	r3, [r2, #112]	@ 0x70
 8006b7e:	e02d      	b.n	8006bdc <HAL_RCC_OscConfig+0x5e0>
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	689b      	ldr	r3, [r3, #8]
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d10c      	bne.n	8006ba2 <HAL_RCC_OscConfig+0x5a6>
 8006b88:	4b77      	ldr	r3, [pc, #476]	@ (8006d68 <HAL_RCC_OscConfig+0x76c>)
 8006b8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b8c:	4a76      	ldr	r2, [pc, #472]	@ (8006d68 <HAL_RCC_OscConfig+0x76c>)
 8006b8e:	f023 0301 	bic.w	r3, r3, #1
 8006b92:	6713      	str	r3, [r2, #112]	@ 0x70
 8006b94:	4b74      	ldr	r3, [pc, #464]	@ (8006d68 <HAL_RCC_OscConfig+0x76c>)
 8006b96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b98:	4a73      	ldr	r2, [pc, #460]	@ (8006d68 <HAL_RCC_OscConfig+0x76c>)
 8006b9a:	f023 0304 	bic.w	r3, r3, #4
 8006b9e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006ba0:	e01c      	b.n	8006bdc <HAL_RCC_OscConfig+0x5e0>
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	689b      	ldr	r3, [r3, #8]
 8006ba6:	2b05      	cmp	r3, #5
 8006ba8:	d10c      	bne.n	8006bc4 <HAL_RCC_OscConfig+0x5c8>
 8006baa:	4b6f      	ldr	r3, [pc, #444]	@ (8006d68 <HAL_RCC_OscConfig+0x76c>)
 8006bac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006bae:	4a6e      	ldr	r2, [pc, #440]	@ (8006d68 <HAL_RCC_OscConfig+0x76c>)
 8006bb0:	f043 0304 	orr.w	r3, r3, #4
 8006bb4:	6713      	str	r3, [r2, #112]	@ 0x70
 8006bb6:	4b6c      	ldr	r3, [pc, #432]	@ (8006d68 <HAL_RCC_OscConfig+0x76c>)
 8006bb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006bba:	4a6b      	ldr	r2, [pc, #428]	@ (8006d68 <HAL_RCC_OscConfig+0x76c>)
 8006bbc:	f043 0301 	orr.w	r3, r3, #1
 8006bc0:	6713      	str	r3, [r2, #112]	@ 0x70
 8006bc2:	e00b      	b.n	8006bdc <HAL_RCC_OscConfig+0x5e0>
 8006bc4:	4b68      	ldr	r3, [pc, #416]	@ (8006d68 <HAL_RCC_OscConfig+0x76c>)
 8006bc6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006bc8:	4a67      	ldr	r2, [pc, #412]	@ (8006d68 <HAL_RCC_OscConfig+0x76c>)
 8006bca:	f023 0301 	bic.w	r3, r3, #1
 8006bce:	6713      	str	r3, [r2, #112]	@ 0x70
 8006bd0:	4b65      	ldr	r3, [pc, #404]	@ (8006d68 <HAL_RCC_OscConfig+0x76c>)
 8006bd2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006bd4:	4a64      	ldr	r2, [pc, #400]	@ (8006d68 <HAL_RCC_OscConfig+0x76c>)
 8006bd6:	f023 0304 	bic.w	r3, r3, #4
 8006bda:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	689b      	ldr	r3, [r3, #8]
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d015      	beq.n	8006c10 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006be4:	f7fa ff2a 	bl	8001a3c <HAL_GetTick>
 8006be8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006bea:	e00a      	b.n	8006c02 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006bec:	f7fa ff26 	bl	8001a3c <HAL_GetTick>
 8006bf0:	4602      	mov	r2, r0
 8006bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bf4:	1ad3      	subs	r3, r2, r3
 8006bf6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006bfa:	4293      	cmp	r3, r2
 8006bfc:	d901      	bls.n	8006c02 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8006bfe:	2303      	movs	r3, #3
 8006c00:	e14e      	b.n	8006ea0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006c02:	4b59      	ldr	r3, [pc, #356]	@ (8006d68 <HAL_RCC_OscConfig+0x76c>)
 8006c04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c06:	f003 0302 	and.w	r3, r3, #2
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d0ee      	beq.n	8006bec <HAL_RCC_OscConfig+0x5f0>
 8006c0e:	e014      	b.n	8006c3a <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c10:	f7fa ff14 	bl	8001a3c <HAL_GetTick>
 8006c14:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006c16:	e00a      	b.n	8006c2e <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006c18:	f7fa ff10 	bl	8001a3c <HAL_GetTick>
 8006c1c:	4602      	mov	r2, r0
 8006c1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c20:	1ad3      	subs	r3, r2, r3
 8006c22:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006c26:	4293      	cmp	r3, r2
 8006c28:	d901      	bls.n	8006c2e <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8006c2a:	2303      	movs	r3, #3
 8006c2c:	e138      	b.n	8006ea0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006c2e:	4b4e      	ldr	r3, [pc, #312]	@ (8006d68 <HAL_RCC_OscConfig+0x76c>)
 8006c30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c32:	f003 0302 	and.w	r3, r3, #2
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d1ee      	bne.n	8006c18 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	f000 812d 	beq.w	8006e9e <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8006c44:	4b48      	ldr	r3, [pc, #288]	@ (8006d68 <HAL_RCC_OscConfig+0x76c>)
 8006c46:	691b      	ldr	r3, [r3, #16]
 8006c48:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006c4c:	2b18      	cmp	r3, #24
 8006c4e:	f000 80bd 	beq.w	8006dcc <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c56:	2b02      	cmp	r3, #2
 8006c58:	f040 809e 	bne.w	8006d98 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006c5c:	4b42      	ldr	r3, [pc, #264]	@ (8006d68 <HAL_RCC_OscConfig+0x76c>)
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	4a41      	ldr	r2, [pc, #260]	@ (8006d68 <HAL_RCC_OscConfig+0x76c>)
 8006c62:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006c66:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c68:	f7fa fee8 	bl	8001a3c <HAL_GetTick>
 8006c6c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006c6e:	e008      	b.n	8006c82 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006c70:	f7fa fee4 	bl	8001a3c <HAL_GetTick>
 8006c74:	4602      	mov	r2, r0
 8006c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c78:	1ad3      	subs	r3, r2, r3
 8006c7a:	2b02      	cmp	r3, #2
 8006c7c:	d901      	bls.n	8006c82 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8006c7e:	2303      	movs	r3, #3
 8006c80:	e10e      	b.n	8006ea0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006c82:	4b39      	ldr	r3, [pc, #228]	@ (8006d68 <HAL_RCC_OscConfig+0x76c>)
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d1f0      	bne.n	8006c70 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006c8e:	4b36      	ldr	r3, [pc, #216]	@ (8006d68 <HAL_RCC_OscConfig+0x76c>)
 8006c90:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006c92:	4b37      	ldr	r3, [pc, #220]	@ (8006d70 <HAL_RCC_OscConfig+0x774>)
 8006c94:	4013      	ands	r3, r2
 8006c96:	687a      	ldr	r2, [r7, #4]
 8006c98:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8006c9a:	687a      	ldr	r2, [r7, #4]
 8006c9c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006c9e:	0112      	lsls	r2, r2, #4
 8006ca0:	430a      	orrs	r2, r1
 8006ca2:	4931      	ldr	r1, [pc, #196]	@ (8006d68 <HAL_RCC_OscConfig+0x76c>)
 8006ca4:	4313      	orrs	r3, r2
 8006ca6:	628b      	str	r3, [r1, #40]	@ 0x28
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cac:	3b01      	subs	r3, #1
 8006cae:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006cb6:	3b01      	subs	r3, #1
 8006cb8:	025b      	lsls	r3, r3, #9
 8006cba:	b29b      	uxth	r3, r3
 8006cbc:	431a      	orrs	r2, r3
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cc2:	3b01      	subs	r3, #1
 8006cc4:	041b      	lsls	r3, r3, #16
 8006cc6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006cca:	431a      	orrs	r2, r3
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cd0:	3b01      	subs	r3, #1
 8006cd2:	061b      	lsls	r3, r3, #24
 8006cd4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006cd8:	4923      	ldr	r1, [pc, #140]	@ (8006d68 <HAL_RCC_OscConfig+0x76c>)
 8006cda:	4313      	orrs	r3, r2
 8006cdc:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8006cde:	4b22      	ldr	r3, [pc, #136]	@ (8006d68 <HAL_RCC_OscConfig+0x76c>)
 8006ce0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ce2:	4a21      	ldr	r2, [pc, #132]	@ (8006d68 <HAL_RCC_OscConfig+0x76c>)
 8006ce4:	f023 0301 	bic.w	r3, r3, #1
 8006ce8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006cea:	4b1f      	ldr	r3, [pc, #124]	@ (8006d68 <HAL_RCC_OscConfig+0x76c>)
 8006cec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006cee:	4b21      	ldr	r3, [pc, #132]	@ (8006d74 <HAL_RCC_OscConfig+0x778>)
 8006cf0:	4013      	ands	r3, r2
 8006cf2:	687a      	ldr	r2, [r7, #4]
 8006cf4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006cf6:	00d2      	lsls	r2, r2, #3
 8006cf8:	491b      	ldr	r1, [pc, #108]	@ (8006d68 <HAL_RCC_OscConfig+0x76c>)
 8006cfa:	4313      	orrs	r3, r2
 8006cfc:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8006cfe:	4b1a      	ldr	r3, [pc, #104]	@ (8006d68 <HAL_RCC_OscConfig+0x76c>)
 8006d00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d02:	f023 020c 	bic.w	r2, r3, #12
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d0a:	4917      	ldr	r1, [pc, #92]	@ (8006d68 <HAL_RCC_OscConfig+0x76c>)
 8006d0c:	4313      	orrs	r3, r2
 8006d0e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8006d10:	4b15      	ldr	r3, [pc, #84]	@ (8006d68 <HAL_RCC_OscConfig+0x76c>)
 8006d12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d14:	f023 0202 	bic.w	r2, r3, #2
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d1c:	4912      	ldr	r1, [pc, #72]	@ (8006d68 <HAL_RCC_OscConfig+0x76c>)
 8006d1e:	4313      	orrs	r3, r2
 8006d20:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006d22:	4b11      	ldr	r3, [pc, #68]	@ (8006d68 <HAL_RCC_OscConfig+0x76c>)
 8006d24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d26:	4a10      	ldr	r2, [pc, #64]	@ (8006d68 <HAL_RCC_OscConfig+0x76c>)
 8006d28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006d2c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006d2e:	4b0e      	ldr	r3, [pc, #56]	@ (8006d68 <HAL_RCC_OscConfig+0x76c>)
 8006d30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d32:	4a0d      	ldr	r2, [pc, #52]	@ (8006d68 <HAL_RCC_OscConfig+0x76c>)
 8006d34:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006d38:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8006d3a:	4b0b      	ldr	r3, [pc, #44]	@ (8006d68 <HAL_RCC_OscConfig+0x76c>)
 8006d3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d3e:	4a0a      	ldr	r2, [pc, #40]	@ (8006d68 <HAL_RCC_OscConfig+0x76c>)
 8006d40:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006d44:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8006d46:	4b08      	ldr	r3, [pc, #32]	@ (8006d68 <HAL_RCC_OscConfig+0x76c>)
 8006d48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d4a:	4a07      	ldr	r2, [pc, #28]	@ (8006d68 <HAL_RCC_OscConfig+0x76c>)
 8006d4c:	f043 0301 	orr.w	r3, r3, #1
 8006d50:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006d52:	4b05      	ldr	r3, [pc, #20]	@ (8006d68 <HAL_RCC_OscConfig+0x76c>)
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	4a04      	ldr	r2, [pc, #16]	@ (8006d68 <HAL_RCC_OscConfig+0x76c>)
 8006d58:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006d5c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d5e:	f7fa fe6d 	bl	8001a3c <HAL_GetTick>
 8006d62:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006d64:	e011      	b.n	8006d8a <HAL_RCC_OscConfig+0x78e>
 8006d66:	bf00      	nop
 8006d68:	58024400 	.word	0x58024400
 8006d6c:	58024800 	.word	0x58024800
 8006d70:	fffffc0c 	.word	0xfffffc0c
 8006d74:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006d78:	f7fa fe60 	bl	8001a3c <HAL_GetTick>
 8006d7c:	4602      	mov	r2, r0
 8006d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d80:	1ad3      	subs	r3, r2, r3
 8006d82:	2b02      	cmp	r3, #2
 8006d84:	d901      	bls.n	8006d8a <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8006d86:	2303      	movs	r3, #3
 8006d88:	e08a      	b.n	8006ea0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006d8a:	4b47      	ldr	r3, [pc, #284]	@ (8006ea8 <HAL_RCC_OscConfig+0x8ac>)
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d0f0      	beq.n	8006d78 <HAL_RCC_OscConfig+0x77c>
 8006d96:	e082      	b.n	8006e9e <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006d98:	4b43      	ldr	r3, [pc, #268]	@ (8006ea8 <HAL_RCC_OscConfig+0x8ac>)
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	4a42      	ldr	r2, [pc, #264]	@ (8006ea8 <HAL_RCC_OscConfig+0x8ac>)
 8006d9e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006da2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006da4:	f7fa fe4a 	bl	8001a3c <HAL_GetTick>
 8006da8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006daa:	e008      	b.n	8006dbe <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006dac:	f7fa fe46 	bl	8001a3c <HAL_GetTick>
 8006db0:	4602      	mov	r2, r0
 8006db2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006db4:	1ad3      	subs	r3, r2, r3
 8006db6:	2b02      	cmp	r3, #2
 8006db8:	d901      	bls.n	8006dbe <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8006dba:	2303      	movs	r3, #3
 8006dbc:	e070      	b.n	8006ea0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006dbe:	4b3a      	ldr	r3, [pc, #232]	@ (8006ea8 <HAL_RCC_OscConfig+0x8ac>)
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d1f0      	bne.n	8006dac <HAL_RCC_OscConfig+0x7b0>
 8006dca:	e068      	b.n	8006e9e <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8006dcc:	4b36      	ldr	r3, [pc, #216]	@ (8006ea8 <HAL_RCC_OscConfig+0x8ac>)
 8006dce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dd0:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8006dd2:	4b35      	ldr	r3, [pc, #212]	@ (8006ea8 <HAL_RCC_OscConfig+0x8ac>)
 8006dd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dd6:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ddc:	2b01      	cmp	r3, #1
 8006dde:	d031      	beq.n	8006e44 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006de0:	693b      	ldr	r3, [r7, #16]
 8006de2:	f003 0203 	and.w	r2, r3, #3
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006dea:	429a      	cmp	r2, r3
 8006dec:	d12a      	bne.n	8006e44 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006dee:	693b      	ldr	r3, [r7, #16]
 8006df0:	091b      	lsrs	r3, r3, #4
 8006df2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006dfa:	429a      	cmp	r2, r3
 8006dfc:	d122      	bne.n	8006e44 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e08:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006e0a:	429a      	cmp	r2, r3
 8006e0c:	d11a      	bne.n	8006e44 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	0a5b      	lsrs	r3, r3, #9
 8006e12:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e1a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006e1c:	429a      	cmp	r2, r3
 8006e1e:	d111      	bne.n	8006e44 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	0c1b      	lsrs	r3, r3, #16
 8006e24:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e2c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006e2e:	429a      	cmp	r2, r3
 8006e30:	d108      	bne.n	8006e44 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	0e1b      	lsrs	r3, r3, #24
 8006e36:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e3e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006e40:	429a      	cmp	r2, r3
 8006e42:	d001      	beq.n	8006e48 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8006e44:	2301      	movs	r3, #1
 8006e46:	e02b      	b.n	8006ea0 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8006e48:	4b17      	ldr	r3, [pc, #92]	@ (8006ea8 <HAL_RCC_OscConfig+0x8ac>)
 8006e4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e4c:	08db      	lsrs	r3, r3, #3
 8006e4e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006e52:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006e58:	693a      	ldr	r2, [r7, #16]
 8006e5a:	429a      	cmp	r2, r3
 8006e5c:	d01f      	beq.n	8006e9e <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8006e5e:	4b12      	ldr	r3, [pc, #72]	@ (8006ea8 <HAL_RCC_OscConfig+0x8ac>)
 8006e60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e62:	4a11      	ldr	r2, [pc, #68]	@ (8006ea8 <HAL_RCC_OscConfig+0x8ac>)
 8006e64:	f023 0301 	bic.w	r3, r3, #1
 8006e68:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006e6a:	f7fa fde7 	bl	8001a3c <HAL_GetTick>
 8006e6e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8006e70:	bf00      	nop
 8006e72:	f7fa fde3 	bl	8001a3c <HAL_GetTick>
 8006e76:	4602      	mov	r2, r0
 8006e78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e7a:	4293      	cmp	r3, r2
 8006e7c:	d0f9      	beq.n	8006e72 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006e7e:	4b0a      	ldr	r3, [pc, #40]	@ (8006ea8 <HAL_RCC_OscConfig+0x8ac>)
 8006e80:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006e82:	4b0a      	ldr	r3, [pc, #40]	@ (8006eac <HAL_RCC_OscConfig+0x8b0>)
 8006e84:	4013      	ands	r3, r2
 8006e86:	687a      	ldr	r2, [r7, #4]
 8006e88:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006e8a:	00d2      	lsls	r2, r2, #3
 8006e8c:	4906      	ldr	r1, [pc, #24]	@ (8006ea8 <HAL_RCC_OscConfig+0x8ac>)
 8006e8e:	4313      	orrs	r3, r2
 8006e90:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8006e92:	4b05      	ldr	r3, [pc, #20]	@ (8006ea8 <HAL_RCC_OscConfig+0x8ac>)
 8006e94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e96:	4a04      	ldr	r2, [pc, #16]	@ (8006ea8 <HAL_RCC_OscConfig+0x8ac>)
 8006e98:	f043 0301 	orr.w	r3, r3, #1
 8006e9c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8006e9e:	2300      	movs	r3, #0
}
 8006ea0:	4618      	mov	r0, r3
 8006ea2:	3730      	adds	r7, #48	@ 0x30
 8006ea4:	46bd      	mov	sp, r7
 8006ea6:	bd80      	pop	{r7, pc}
 8006ea8:	58024400 	.word	0x58024400
 8006eac:	ffff0007 	.word	0xffff0007

08006eb0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006eb0:	b580      	push	{r7, lr}
 8006eb2:	b086      	sub	sp, #24
 8006eb4:	af00      	add	r7, sp, #0
 8006eb6:	6078      	str	r0, [r7, #4]
 8006eb8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d101      	bne.n	8006ec4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006ec0:	2301      	movs	r3, #1
 8006ec2:	e19c      	b.n	80071fe <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006ec4:	4b8a      	ldr	r3, [pc, #552]	@ (80070f0 <HAL_RCC_ClockConfig+0x240>)
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	f003 030f 	and.w	r3, r3, #15
 8006ecc:	683a      	ldr	r2, [r7, #0]
 8006ece:	429a      	cmp	r2, r3
 8006ed0:	d910      	bls.n	8006ef4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006ed2:	4b87      	ldr	r3, [pc, #540]	@ (80070f0 <HAL_RCC_ClockConfig+0x240>)
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	f023 020f 	bic.w	r2, r3, #15
 8006eda:	4985      	ldr	r1, [pc, #532]	@ (80070f0 <HAL_RCC_ClockConfig+0x240>)
 8006edc:	683b      	ldr	r3, [r7, #0]
 8006ede:	4313      	orrs	r3, r2
 8006ee0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006ee2:	4b83      	ldr	r3, [pc, #524]	@ (80070f0 <HAL_RCC_ClockConfig+0x240>)
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	f003 030f 	and.w	r3, r3, #15
 8006eea:	683a      	ldr	r2, [r7, #0]
 8006eec:	429a      	cmp	r2, r3
 8006eee:	d001      	beq.n	8006ef4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006ef0:	2301      	movs	r3, #1
 8006ef2:	e184      	b.n	80071fe <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	f003 0304 	and.w	r3, r3, #4
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d010      	beq.n	8006f22 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	691a      	ldr	r2, [r3, #16]
 8006f04:	4b7b      	ldr	r3, [pc, #492]	@ (80070f4 <HAL_RCC_ClockConfig+0x244>)
 8006f06:	699b      	ldr	r3, [r3, #24]
 8006f08:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006f0c:	429a      	cmp	r2, r3
 8006f0e:	d908      	bls.n	8006f22 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006f10:	4b78      	ldr	r3, [pc, #480]	@ (80070f4 <HAL_RCC_ClockConfig+0x244>)
 8006f12:	699b      	ldr	r3, [r3, #24]
 8006f14:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	691b      	ldr	r3, [r3, #16]
 8006f1c:	4975      	ldr	r1, [pc, #468]	@ (80070f4 <HAL_RCC_ClockConfig+0x244>)
 8006f1e:	4313      	orrs	r3, r2
 8006f20:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	f003 0308 	and.w	r3, r3, #8
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d010      	beq.n	8006f50 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	695a      	ldr	r2, [r3, #20]
 8006f32:	4b70      	ldr	r3, [pc, #448]	@ (80070f4 <HAL_RCC_ClockConfig+0x244>)
 8006f34:	69db      	ldr	r3, [r3, #28]
 8006f36:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006f3a:	429a      	cmp	r2, r3
 8006f3c:	d908      	bls.n	8006f50 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006f3e:	4b6d      	ldr	r3, [pc, #436]	@ (80070f4 <HAL_RCC_ClockConfig+0x244>)
 8006f40:	69db      	ldr	r3, [r3, #28]
 8006f42:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	695b      	ldr	r3, [r3, #20]
 8006f4a:	496a      	ldr	r1, [pc, #424]	@ (80070f4 <HAL_RCC_ClockConfig+0x244>)
 8006f4c:	4313      	orrs	r3, r2
 8006f4e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	f003 0310 	and.w	r3, r3, #16
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d010      	beq.n	8006f7e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	699a      	ldr	r2, [r3, #24]
 8006f60:	4b64      	ldr	r3, [pc, #400]	@ (80070f4 <HAL_RCC_ClockConfig+0x244>)
 8006f62:	69db      	ldr	r3, [r3, #28]
 8006f64:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006f68:	429a      	cmp	r2, r3
 8006f6a:	d908      	bls.n	8006f7e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006f6c:	4b61      	ldr	r3, [pc, #388]	@ (80070f4 <HAL_RCC_ClockConfig+0x244>)
 8006f6e:	69db      	ldr	r3, [r3, #28]
 8006f70:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	699b      	ldr	r3, [r3, #24]
 8006f78:	495e      	ldr	r1, [pc, #376]	@ (80070f4 <HAL_RCC_ClockConfig+0x244>)
 8006f7a:	4313      	orrs	r3, r2
 8006f7c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	f003 0320 	and.w	r3, r3, #32
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d010      	beq.n	8006fac <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	69da      	ldr	r2, [r3, #28]
 8006f8e:	4b59      	ldr	r3, [pc, #356]	@ (80070f4 <HAL_RCC_ClockConfig+0x244>)
 8006f90:	6a1b      	ldr	r3, [r3, #32]
 8006f92:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006f96:	429a      	cmp	r2, r3
 8006f98:	d908      	bls.n	8006fac <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006f9a:	4b56      	ldr	r3, [pc, #344]	@ (80070f4 <HAL_RCC_ClockConfig+0x244>)
 8006f9c:	6a1b      	ldr	r3, [r3, #32]
 8006f9e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	69db      	ldr	r3, [r3, #28]
 8006fa6:	4953      	ldr	r1, [pc, #332]	@ (80070f4 <HAL_RCC_ClockConfig+0x244>)
 8006fa8:	4313      	orrs	r3, r2
 8006faa:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	f003 0302 	and.w	r3, r3, #2
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d010      	beq.n	8006fda <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	68da      	ldr	r2, [r3, #12]
 8006fbc:	4b4d      	ldr	r3, [pc, #308]	@ (80070f4 <HAL_RCC_ClockConfig+0x244>)
 8006fbe:	699b      	ldr	r3, [r3, #24]
 8006fc0:	f003 030f 	and.w	r3, r3, #15
 8006fc4:	429a      	cmp	r2, r3
 8006fc6:	d908      	bls.n	8006fda <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006fc8:	4b4a      	ldr	r3, [pc, #296]	@ (80070f4 <HAL_RCC_ClockConfig+0x244>)
 8006fca:	699b      	ldr	r3, [r3, #24]
 8006fcc:	f023 020f 	bic.w	r2, r3, #15
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	68db      	ldr	r3, [r3, #12]
 8006fd4:	4947      	ldr	r1, [pc, #284]	@ (80070f4 <HAL_RCC_ClockConfig+0x244>)
 8006fd6:	4313      	orrs	r3, r2
 8006fd8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	f003 0301 	and.w	r3, r3, #1
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d055      	beq.n	8007092 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8006fe6:	4b43      	ldr	r3, [pc, #268]	@ (80070f4 <HAL_RCC_ClockConfig+0x244>)
 8006fe8:	699b      	ldr	r3, [r3, #24]
 8006fea:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	689b      	ldr	r3, [r3, #8]
 8006ff2:	4940      	ldr	r1, [pc, #256]	@ (80070f4 <HAL_RCC_ClockConfig+0x244>)
 8006ff4:	4313      	orrs	r3, r2
 8006ff6:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	685b      	ldr	r3, [r3, #4]
 8006ffc:	2b02      	cmp	r3, #2
 8006ffe:	d107      	bne.n	8007010 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007000:	4b3c      	ldr	r3, [pc, #240]	@ (80070f4 <HAL_RCC_ClockConfig+0x244>)
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007008:	2b00      	cmp	r3, #0
 800700a:	d121      	bne.n	8007050 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800700c:	2301      	movs	r3, #1
 800700e:	e0f6      	b.n	80071fe <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	685b      	ldr	r3, [r3, #4]
 8007014:	2b03      	cmp	r3, #3
 8007016:	d107      	bne.n	8007028 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007018:	4b36      	ldr	r3, [pc, #216]	@ (80070f4 <HAL_RCC_ClockConfig+0x244>)
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007020:	2b00      	cmp	r3, #0
 8007022:	d115      	bne.n	8007050 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8007024:	2301      	movs	r3, #1
 8007026:	e0ea      	b.n	80071fe <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	685b      	ldr	r3, [r3, #4]
 800702c:	2b01      	cmp	r3, #1
 800702e:	d107      	bne.n	8007040 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007030:	4b30      	ldr	r3, [pc, #192]	@ (80070f4 <HAL_RCC_ClockConfig+0x244>)
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007038:	2b00      	cmp	r3, #0
 800703a:	d109      	bne.n	8007050 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800703c:	2301      	movs	r3, #1
 800703e:	e0de      	b.n	80071fe <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007040:	4b2c      	ldr	r3, [pc, #176]	@ (80070f4 <HAL_RCC_ClockConfig+0x244>)
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	f003 0304 	and.w	r3, r3, #4
 8007048:	2b00      	cmp	r3, #0
 800704a:	d101      	bne.n	8007050 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800704c:	2301      	movs	r3, #1
 800704e:	e0d6      	b.n	80071fe <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007050:	4b28      	ldr	r3, [pc, #160]	@ (80070f4 <HAL_RCC_ClockConfig+0x244>)
 8007052:	691b      	ldr	r3, [r3, #16]
 8007054:	f023 0207 	bic.w	r2, r3, #7
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	685b      	ldr	r3, [r3, #4]
 800705c:	4925      	ldr	r1, [pc, #148]	@ (80070f4 <HAL_RCC_ClockConfig+0x244>)
 800705e:	4313      	orrs	r3, r2
 8007060:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007062:	f7fa fceb 	bl	8001a3c <HAL_GetTick>
 8007066:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007068:	e00a      	b.n	8007080 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800706a:	f7fa fce7 	bl	8001a3c <HAL_GetTick>
 800706e:	4602      	mov	r2, r0
 8007070:	697b      	ldr	r3, [r7, #20]
 8007072:	1ad3      	subs	r3, r2, r3
 8007074:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007078:	4293      	cmp	r3, r2
 800707a:	d901      	bls.n	8007080 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800707c:	2303      	movs	r3, #3
 800707e:	e0be      	b.n	80071fe <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007080:	4b1c      	ldr	r3, [pc, #112]	@ (80070f4 <HAL_RCC_ClockConfig+0x244>)
 8007082:	691b      	ldr	r3, [r3, #16]
 8007084:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	685b      	ldr	r3, [r3, #4]
 800708c:	00db      	lsls	r3, r3, #3
 800708e:	429a      	cmp	r2, r3
 8007090:	d1eb      	bne.n	800706a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	f003 0302 	and.w	r3, r3, #2
 800709a:	2b00      	cmp	r3, #0
 800709c:	d010      	beq.n	80070c0 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	68da      	ldr	r2, [r3, #12]
 80070a2:	4b14      	ldr	r3, [pc, #80]	@ (80070f4 <HAL_RCC_ClockConfig+0x244>)
 80070a4:	699b      	ldr	r3, [r3, #24]
 80070a6:	f003 030f 	and.w	r3, r3, #15
 80070aa:	429a      	cmp	r2, r3
 80070ac:	d208      	bcs.n	80070c0 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80070ae:	4b11      	ldr	r3, [pc, #68]	@ (80070f4 <HAL_RCC_ClockConfig+0x244>)
 80070b0:	699b      	ldr	r3, [r3, #24]
 80070b2:	f023 020f 	bic.w	r2, r3, #15
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	68db      	ldr	r3, [r3, #12]
 80070ba:	490e      	ldr	r1, [pc, #56]	@ (80070f4 <HAL_RCC_ClockConfig+0x244>)
 80070bc:	4313      	orrs	r3, r2
 80070be:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80070c0:	4b0b      	ldr	r3, [pc, #44]	@ (80070f0 <HAL_RCC_ClockConfig+0x240>)
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	f003 030f 	and.w	r3, r3, #15
 80070c8:	683a      	ldr	r2, [r7, #0]
 80070ca:	429a      	cmp	r2, r3
 80070cc:	d214      	bcs.n	80070f8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80070ce:	4b08      	ldr	r3, [pc, #32]	@ (80070f0 <HAL_RCC_ClockConfig+0x240>)
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	f023 020f 	bic.w	r2, r3, #15
 80070d6:	4906      	ldr	r1, [pc, #24]	@ (80070f0 <HAL_RCC_ClockConfig+0x240>)
 80070d8:	683b      	ldr	r3, [r7, #0]
 80070da:	4313      	orrs	r3, r2
 80070dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80070de:	4b04      	ldr	r3, [pc, #16]	@ (80070f0 <HAL_RCC_ClockConfig+0x240>)
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	f003 030f 	and.w	r3, r3, #15
 80070e6:	683a      	ldr	r2, [r7, #0]
 80070e8:	429a      	cmp	r2, r3
 80070ea:	d005      	beq.n	80070f8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80070ec:	2301      	movs	r3, #1
 80070ee:	e086      	b.n	80071fe <HAL_RCC_ClockConfig+0x34e>
 80070f0:	52002000 	.word	0x52002000
 80070f4:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	f003 0304 	and.w	r3, r3, #4
 8007100:	2b00      	cmp	r3, #0
 8007102:	d010      	beq.n	8007126 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	691a      	ldr	r2, [r3, #16]
 8007108:	4b3f      	ldr	r3, [pc, #252]	@ (8007208 <HAL_RCC_ClockConfig+0x358>)
 800710a:	699b      	ldr	r3, [r3, #24]
 800710c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007110:	429a      	cmp	r2, r3
 8007112:	d208      	bcs.n	8007126 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8007114:	4b3c      	ldr	r3, [pc, #240]	@ (8007208 <HAL_RCC_ClockConfig+0x358>)
 8007116:	699b      	ldr	r3, [r3, #24]
 8007118:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	691b      	ldr	r3, [r3, #16]
 8007120:	4939      	ldr	r1, [pc, #228]	@ (8007208 <HAL_RCC_ClockConfig+0x358>)
 8007122:	4313      	orrs	r3, r2
 8007124:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	f003 0308 	and.w	r3, r3, #8
 800712e:	2b00      	cmp	r3, #0
 8007130:	d010      	beq.n	8007154 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	695a      	ldr	r2, [r3, #20]
 8007136:	4b34      	ldr	r3, [pc, #208]	@ (8007208 <HAL_RCC_ClockConfig+0x358>)
 8007138:	69db      	ldr	r3, [r3, #28]
 800713a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800713e:	429a      	cmp	r2, r3
 8007140:	d208      	bcs.n	8007154 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8007142:	4b31      	ldr	r3, [pc, #196]	@ (8007208 <HAL_RCC_ClockConfig+0x358>)
 8007144:	69db      	ldr	r3, [r3, #28]
 8007146:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	695b      	ldr	r3, [r3, #20]
 800714e:	492e      	ldr	r1, [pc, #184]	@ (8007208 <HAL_RCC_ClockConfig+0x358>)
 8007150:	4313      	orrs	r3, r2
 8007152:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	f003 0310 	and.w	r3, r3, #16
 800715c:	2b00      	cmp	r3, #0
 800715e:	d010      	beq.n	8007182 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	699a      	ldr	r2, [r3, #24]
 8007164:	4b28      	ldr	r3, [pc, #160]	@ (8007208 <HAL_RCC_ClockConfig+0x358>)
 8007166:	69db      	ldr	r3, [r3, #28]
 8007168:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800716c:	429a      	cmp	r2, r3
 800716e:	d208      	bcs.n	8007182 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8007170:	4b25      	ldr	r3, [pc, #148]	@ (8007208 <HAL_RCC_ClockConfig+0x358>)
 8007172:	69db      	ldr	r3, [r3, #28]
 8007174:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	699b      	ldr	r3, [r3, #24]
 800717c:	4922      	ldr	r1, [pc, #136]	@ (8007208 <HAL_RCC_ClockConfig+0x358>)
 800717e:	4313      	orrs	r3, r2
 8007180:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	f003 0320 	and.w	r3, r3, #32
 800718a:	2b00      	cmp	r3, #0
 800718c:	d010      	beq.n	80071b0 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	69da      	ldr	r2, [r3, #28]
 8007192:	4b1d      	ldr	r3, [pc, #116]	@ (8007208 <HAL_RCC_ClockConfig+0x358>)
 8007194:	6a1b      	ldr	r3, [r3, #32]
 8007196:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800719a:	429a      	cmp	r2, r3
 800719c:	d208      	bcs.n	80071b0 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800719e:	4b1a      	ldr	r3, [pc, #104]	@ (8007208 <HAL_RCC_ClockConfig+0x358>)
 80071a0:	6a1b      	ldr	r3, [r3, #32]
 80071a2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	69db      	ldr	r3, [r3, #28]
 80071aa:	4917      	ldr	r1, [pc, #92]	@ (8007208 <HAL_RCC_ClockConfig+0x358>)
 80071ac:	4313      	orrs	r3, r2
 80071ae:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80071b0:	f000 f834 	bl	800721c <HAL_RCC_GetSysClockFreq>
 80071b4:	4602      	mov	r2, r0
 80071b6:	4b14      	ldr	r3, [pc, #80]	@ (8007208 <HAL_RCC_ClockConfig+0x358>)
 80071b8:	699b      	ldr	r3, [r3, #24]
 80071ba:	0a1b      	lsrs	r3, r3, #8
 80071bc:	f003 030f 	and.w	r3, r3, #15
 80071c0:	4912      	ldr	r1, [pc, #72]	@ (800720c <HAL_RCC_ClockConfig+0x35c>)
 80071c2:	5ccb      	ldrb	r3, [r1, r3]
 80071c4:	f003 031f 	and.w	r3, r3, #31
 80071c8:	fa22 f303 	lsr.w	r3, r2, r3
 80071cc:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80071ce:	4b0e      	ldr	r3, [pc, #56]	@ (8007208 <HAL_RCC_ClockConfig+0x358>)
 80071d0:	699b      	ldr	r3, [r3, #24]
 80071d2:	f003 030f 	and.w	r3, r3, #15
 80071d6:	4a0d      	ldr	r2, [pc, #52]	@ (800720c <HAL_RCC_ClockConfig+0x35c>)
 80071d8:	5cd3      	ldrb	r3, [r2, r3]
 80071da:	f003 031f 	and.w	r3, r3, #31
 80071de:	693a      	ldr	r2, [r7, #16]
 80071e0:	fa22 f303 	lsr.w	r3, r2, r3
 80071e4:	4a0a      	ldr	r2, [pc, #40]	@ (8007210 <HAL_RCC_ClockConfig+0x360>)
 80071e6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80071e8:	4a0a      	ldr	r2, [pc, #40]	@ (8007214 <HAL_RCC_ClockConfig+0x364>)
 80071ea:	693b      	ldr	r3, [r7, #16]
 80071ec:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80071ee:	4b0a      	ldr	r3, [pc, #40]	@ (8007218 <HAL_RCC_ClockConfig+0x368>)
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	4618      	mov	r0, r3
 80071f4:	f7fa fbd8 	bl	80019a8 <HAL_InitTick>
 80071f8:	4603      	mov	r3, r0
 80071fa:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80071fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80071fe:	4618      	mov	r0, r3
 8007200:	3718      	adds	r7, #24
 8007202:	46bd      	mov	sp, r7
 8007204:	bd80      	pop	{r7, pc}
 8007206:	bf00      	nop
 8007208:	58024400 	.word	0x58024400
 800720c:	0800c060 	.word	0x0800c060
 8007210:	24000004 	.word	0x24000004
 8007214:	24000000 	.word	0x24000000
 8007218:	24000024 	.word	0x24000024

0800721c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800721c:	b480      	push	{r7}
 800721e:	b089      	sub	sp, #36	@ 0x24
 8007220:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007222:	4bb3      	ldr	r3, [pc, #716]	@ (80074f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007224:	691b      	ldr	r3, [r3, #16]
 8007226:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800722a:	2b18      	cmp	r3, #24
 800722c:	f200 8155 	bhi.w	80074da <HAL_RCC_GetSysClockFreq+0x2be>
 8007230:	a201      	add	r2, pc, #4	@ (adr r2, 8007238 <HAL_RCC_GetSysClockFreq+0x1c>)
 8007232:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007236:	bf00      	nop
 8007238:	0800729d 	.word	0x0800729d
 800723c:	080074db 	.word	0x080074db
 8007240:	080074db 	.word	0x080074db
 8007244:	080074db 	.word	0x080074db
 8007248:	080074db 	.word	0x080074db
 800724c:	080074db 	.word	0x080074db
 8007250:	080074db 	.word	0x080074db
 8007254:	080074db 	.word	0x080074db
 8007258:	080072c3 	.word	0x080072c3
 800725c:	080074db 	.word	0x080074db
 8007260:	080074db 	.word	0x080074db
 8007264:	080074db 	.word	0x080074db
 8007268:	080074db 	.word	0x080074db
 800726c:	080074db 	.word	0x080074db
 8007270:	080074db 	.word	0x080074db
 8007274:	080074db 	.word	0x080074db
 8007278:	080072c9 	.word	0x080072c9
 800727c:	080074db 	.word	0x080074db
 8007280:	080074db 	.word	0x080074db
 8007284:	080074db 	.word	0x080074db
 8007288:	080074db 	.word	0x080074db
 800728c:	080074db 	.word	0x080074db
 8007290:	080074db 	.word	0x080074db
 8007294:	080074db 	.word	0x080074db
 8007298:	080072cf 	.word	0x080072cf
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800729c:	4b94      	ldr	r3, [pc, #592]	@ (80074f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	f003 0320 	and.w	r3, r3, #32
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d009      	beq.n	80072bc <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80072a8:	4b91      	ldr	r3, [pc, #580]	@ (80074f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	08db      	lsrs	r3, r3, #3
 80072ae:	f003 0303 	and.w	r3, r3, #3
 80072b2:	4a90      	ldr	r2, [pc, #576]	@ (80074f4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80072b4:	fa22 f303 	lsr.w	r3, r2, r3
 80072b8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80072ba:	e111      	b.n	80074e0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80072bc:	4b8d      	ldr	r3, [pc, #564]	@ (80074f4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80072be:	61bb      	str	r3, [r7, #24]
      break;
 80072c0:	e10e      	b.n	80074e0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80072c2:	4b8d      	ldr	r3, [pc, #564]	@ (80074f8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80072c4:	61bb      	str	r3, [r7, #24]
      break;
 80072c6:	e10b      	b.n	80074e0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80072c8:	4b8c      	ldr	r3, [pc, #560]	@ (80074fc <HAL_RCC_GetSysClockFreq+0x2e0>)
 80072ca:	61bb      	str	r3, [r7, #24]
      break;
 80072cc:	e108      	b.n	80074e0 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80072ce:	4b88      	ldr	r3, [pc, #544]	@ (80074f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80072d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072d2:	f003 0303 	and.w	r3, r3, #3
 80072d6:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80072d8:	4b85      	ldr	r3, [pc, #532]	@ (80074f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80072da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072dc:	091b      	lsrs	r3, r3, #4
 80072de:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80072e2:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80072e4:	4b82      	ldr	r3, [pc, #520]	@ (80074f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80072e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072e8:	f003 0301 	and.w	r3, r3, #1
 80072ec:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80072ee:	4b80      	ldr	r3, [pc, #512]	@ (80074f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80072f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80072f2:	08db      	lsrs	r3, r3, #3
 80072f4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80072f8:	68fa      	ldr	r2, [r7, #12]
 80072fa:	fb02 f303 	mul.w	r3, r2, r3
 80072fe:	ee07 3a90 	vmov	s15, r3
 8007302:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007306:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800730a:	693b      	ldr	r3, [r7, #16]
 800730c:	2b00      	cmp	r3, #0
 800730e:	f000 80e1 	beq.w	80074d4 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8007312:	697b      	ldr	r3, [r7, #20]
 8007314:	2b02      	cmp	r3, #2
 8007316:	f000 8083 	beq.w	8007420 <HAL_RCC_GetSysClockFreq+0x204>
 800731a:	697b      	ldr	r3, [r7, #20]
 800731c:	2b02      	cmp	r3, #2
 800731e:	f200 80a1 	bhi.w	8007464 <HAL_RCC_GetSysClockFreq+0x248>
 8007322:	697b      	ldr	r3, [r7, #20]
 8007324:	2b00      	cmp	r3, #0
 8007326:	d003      	beq.n	8007330 <HAL_RCC_GetSysClockFreq+0x114>
 8007328:	697b      	ldr	r3, [r7, #20]
 800732a:	2b01      	cmp	r3, #1
 800732c:	d056      	beq.n	80073dc <HAL_RCC_GetSysClockFreq+0x1c0>
 800732e:	e099      	b.n	8007464 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007330:	4b6f      	ldr	r3, [pc, #444]	@ (80074f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	f003 0320 	and.w	r3, r3, #32
 8007338:	2b00      	cmp	r3, #0
 800733a:	d02d      	beq.n	8007398 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800733c:	4b6c      	ldr	r3, [pc, #432]	@ (80074f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	08db      	lsrs	r3, r3, #3
 8007342:	f003 0303 	and.w	r3, r3, #3
 8007346:	4a6b      	ldr	r2, [pc, #428]	@ (80074f4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007348:	fa22 f303 	lsr.w	r3, r2, r3
 800734c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	ee07 3a90 	vmov	s15, r3
 8007354:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007358:	693b      	ldr	r3, [r7, #16]
 800735a:	ee07 3a90 	vmov	s15, r3
 800735e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007362:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007366:	4b62      	ldr	r3, [pc, #392]	@ (80074f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800736a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800736e:	ee07 3a90 	vmov	s15, r3
 8007372:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007376:	ed97 6a02 	vldr	s12, [r7, #8]
 800737a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8007500 <HAL_RCC_GetSysClockFreq+0x2e4>
 800737e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007382:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007386:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800738a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800738e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007392:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8007396:	e087      	b.n	80074a8 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007398:	693b      	ldr	r3, [r7, #16]
 800739a:	ee07 3a90 	vmov	s15, r3
 800739e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80073a2:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8007504 <HAL_RCC_GetSysClockFreq+0x2e8>
 80073a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80073aa:	4b51      	ldr	r3, [pc, #324]	@ (80074f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80073ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80073b2:	ee07 3a90 	vmov	s15, r3
 80073b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80073ba:	ed97 6a02 	vldr	s12, [r7, #8]
 80073be:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8007500 <HAL_RCC_GetSysClockFreq+0x2e4>
 80073c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80073c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80073ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80073ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80073d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80073d6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80073da:	e065      	b.n	80074a8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80073dc:	693b      	ldr	r3, [r7, #16]
 80073de:	ee07 3a90 	vmov	s15, r3
 80073e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80073e6:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8007508 <HAL_RCC_GetSysClockFreq+0x2ec>
 80073ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80073ee:	4b40      	ldr	r3, [pc, #256]	@ (80074f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80073f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80073f6:	ee07 3a90 	vmov	s15, r3
 80073fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80073fe:	ed97 6a02 	vldr	s12, [r7, #8]
 8007402:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8007500 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007406:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800740a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800740e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007412:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007416:	ee67 7a27 	vmul.f32	s15, s14, s15
 800741a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800741e:	e043      	b.n	80074a8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007420:	693b      	ldr	r3, [r7, #16]
 8007422:	ee07 3a90 	vmov	s15, r3
 8007426:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800742a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800750c <HAL_RCC_GetSysClockFreq+0x2f0>
 800742e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007432:	4b2f      	ldr	r3, [pc, #188]	@ (80074f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007434:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007436:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800743a:	ee07 3a90 	vmov	s15, r3
 800743e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007442:	ed97 6a02 	vldr	s12, [r7, #8]
 8007446:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8007500 <HAL_RCC_GetSysClockFreq+0x2e4>
 800744a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800744e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007452:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007456:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800745a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800745e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007462:	e021      	b.n	80074a8 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007464:	693b      	ldr	r3, [r7, #16]
 8007466:	ee07 3a90 	vmov	s15, r3
 800746a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800746e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8007508 <HAL_RCC_GetSysClockFreq+0x2ec>
 8007472:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007476:	4b1e      	ldr	r3, [pc, #120]	@ (80074f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007478:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800747a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800747e:	ee07 3a90 	vmov	s15, r3
 8007482:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007486:	ed97 6a02 	vldr	s12, [r7, #8]
 800748a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8007500 <HAL_RCC_GetSysClockFreq+0x2e4>
 800748e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007492:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007496:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800749a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800749e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80074a2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80074a6:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80074a8:	4b11      	ldr	r3, [pc, #68]	@ (80074f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80074aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074ac:	0a5b      	lsrs	r3, r3, #9
 80074ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80074b2:	3301      	adds	r3, #1
 80074b4:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80074b6:	683b      	ldr	r3, [r7, #0]
 80074b8:	ee07 3a90 	vmov	s15, r3
 80074bc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80074c0:	edd7 6a07 	vldr	s13, [r7, #28]
 80074c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80074c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80074cc:	ee17 3a90 	vmov	r3, s15
 80074d0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80074d2:	e005      	b.n	80074e0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80074d4:	2300      	movs	r3, #0
 80074d6:	61bb      	str	r3, [r7, #24]
      break;
 80074d8:	e002      	b.n	80074e0 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80074da:	4b07      	ldr	r3, [pc, #28]	@ (80074f8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80074dc:	61bb      	str	r3, [r7, #24]
      break;
 80074de:	bf00      	nop
  }

  return sysclockfreq;
 80074e0:	69bb      	ldr	r3, [r7, #24]
}
 80074e2:	4618      	mov	r0, r3
 80074e4:	3724      	adds	r7, #36	@ 0x24
 80074e6:	46bd      	mov	sp, r7
 80074e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ec:	4770      	bx	lr
 80074ee:	bf00      	nop
 80074f0:	58024400 	.word	0x58024400
 80074f4:	03d09000 	.word	0x03d09000
 80074f8:	003d0900 	.word	0x003d0900
 80074fc:	017d7840 	.word	0x017d7840
 8007500:	46000000 	.word	0x46000000
 8007504:	4c742400 	.word	0x4c742400
 8007508:	4a742400 	.word	0x4a742400
 800750c:	4bbebc20 	.word	0x4bbebc20

08007510 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007510:	b580      	push	{r7, lr}
 8007512:	b082      	sub	sp, #8
 8007514:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8007516:	f7ff fe81 	bl	800721c <HAL_RCC_GetSysClockFreq>
 800751a:	4602      	mov	r2, r0
 800751c:	4b10      	ldr	r3, [pc, #64]	@ (8007560 <HAL_RCC_GetHCLKFreq+0x50>)
 800751e:	699b      	ldr	r3, [r3, #24]
 8007520:	0a1b      	lsrs	r3, r3, #8
 8007522:	f003 030f 	and.w	r3, r3, #15
 8007526:	490f      	ldr	r1, [pc, #60]	@ (8007564 <HAL_RCC_GetHCLKFreq+0x54>)
 8007528:	5ccb      	ldrb	r3, [r1, r3]
 800752a:	f003 031f 	and.w	r3, r3, #31
 800752e:	fa22 f303 	lsr.w	r3, r2, r3
 8007532:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007534:	4b0a      	ldr	r3, [pc, #40]	@ (8007560 <HAL_RCC_GetHCLKFreq+0x50>)
 8007536:	699b      	ldr	r3, [r3, #24]
 8007538:	f003 030f 	and.w	r3, r3, #15
 800753c:	4a09      	ldr	r2, [pc, #36]	@ (8007564 <HAL_RCC_GetHCLKFreq+0x54>)
 800753e:	5cd3      	ldrb	r3, [r2, r3]
 8007540:	f003 031f 	and.w	r3, r3, #31
 8007544:	687a      	ldr	r2, [r7, #4]
 8007546:	fa22 f303 	lsr.w	r3, r2, r3
 800754a:	4a07      	ldr	r2, [pc, #28]	@ (8007568 <HAL_RCC_GetHCLKFreq+0x58>)
 800754c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800754e:	4a07      	ldr	r2, [pc, #28]	@ (800756c <HAL_RCC_GetHCLKFreq+0x5c>)
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8007554:	4b04      	ldr	r3, [pc, #16]	@ (8007568 <HAL_RCC_GetHCLKFreq+0x58>)
 8007556:	681b      	ldr	r3, [r3, #0]
}
 8007558:	4618      	mov	r0, r3
 800755a:	3708      	adds	r7, #8
 800755c:	46bd      	mov	sp, r7
 800755e:	bd80      	pop	{r7, pc}
 8007560:	58024400 	.word	0x58024400
 8007564:	0800c060 	.word	0x0800c060
 8007568:	24000004 	.word	0x24000004
 800756c:	24000000 	.word	0x24000000

08007570 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007570:	b580      	push	{r7, lr}
 8007572:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8007574:	f7ff ffcc 	bl	8007510 <HAL_RCC_GetHCLKFreq>
 8007578:	4602      	mov	r2, r0
 800757a:	4b06      	ldr	r3, [pc, #24]	@ (8007594 <HAL_RCC_GetPCLK1Freq+0x24>)
 800757c:	69db      	ldr	r3, [r3, #28]
 800757e:	091b      	lsrs	r3, r3, #4
 8007580:	f003 0307 	and.w	r3, r3, #7
 8007584:	4904      	ldr	r1, [pc, #16]	@ (8007598 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007586:	5ccb      	ldrb	r3, [r1, r3]
 8007588:	f003 031f 	and.w	r3, r3, #31
 800758c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8007590:	4618      	mov	r0, r3
 8007592:	bd80      	pop	{r7, pc}
 8007594:	58024400 	.word	0x58024400
 8007598:	0800c060 	.word	0x0800c060

0800759c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800759c:	b580      	push	{r7, lr}
 800759e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80075a0:	f7ff ffb6 	bl	8007510 <HAL_RCC_GetHCLKFreq>
 80075a4:	4602      	mov	r2, r0
 80075a6:	4b06      	ldr	r3, [pc, #24]	@ (80075c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80075a8:	69db      	ldr	r3, [r3, #28]
 80075aa:	0a1b      	lsrs	r3, r3, #8
 80075ac:	f003 0307 	and.w	r3, r3, #7
 80075b0:	4904      	ldr	r1, [pc, #16]	@ (80075c4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80075b2:	5ccb      	ldrb	r3, [r1, r3]
 80075b4:	f003 031f 	and.w	r3, r3, #31
 80075b8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80075bc:	4618      	mov	r0, r3
 80075be:	bd80      	pop	{r7, pc}
 80075c0:	58024400 	.word	0x58024400
 80075c4:	0800c060 	.word	0x0800c060

080075c8 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80075c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80075cc:	b0ca      	sub	sp, #296	@ 0x128
 80075ce:	af00      	add	r7, sp, #0
 80075d0:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80075d4:	2300      	movs	r3, #0
 80075d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80075da:	2300      	movs	r3, #0
 80075dc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80075e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075e8:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80075ec:	2500      	movs	r5, #0
 80075ee:	ea54 0305 	orrs.w	r3, r4, r5
 80075f2:	d049      	beq.n	8007688 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80075f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075f8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80075fa:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80075fe:	d02f      	beq.n	8007660 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8007600:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007604:	d828      	bhi.n	8007658 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8007606:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800760a:	d01a      	beq.n	8007642 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800760c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007610:	d822      	bhi.n	8007658 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8007612:	2b00      	cmp	r3, #0
 8007614:	d003      	beq.n	800761e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8007616:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800761a:	d007      	beq.n	800762c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800761c:	e01c      	b.n	8007658 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800761e:	4bb8      	ldr	r3, [pc, #736]	@ (8007900 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007620:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007622:	4ab7      	ldr	r2, [pc, #732]	@ (8007900 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007624:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007628:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800762a:	e01a      	b.n	8007662 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800762c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007630:	3308      	adds	r3, #8
 8007632:	2102      	movs	r1, #2
 8007634:	4618      	mov	r0, r3
 8007636:	f002 fb61 	bl	8009cfc <RCCEx_PLL2_Config>
 800763a:	4603      	mov	r3, r0
 800763c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007640:	e00f      	b.n	8007662 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007642:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007646:	3328      	adds	r3, #40	@ 0x28
 8007648:	2102      	movs	r1, #2
 800764a:	4618      	mov	r0, r3
 800764c:	f002 fc08 	bl	8009e60 <RCCEx_PLL3_Config>
 8007650:	4603      	mov	r3, r0
 8007652:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007656:	e004      	b.n	8007662 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007658:	2301      	movs	r3, #1
 800765a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800765e:	e000      	b.n	8007662 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8007660:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007662:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007666:	2b00      	cmp	r3, #0
 8007668:	d10a      	bne.n	8007680 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800766a:	4ba5      	ldr	r3, [pc, #660]	@ (8007900 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800766c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800766e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8007672:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007676:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007678:	4aa1      	ldr	r2, [pc, #644]	@ (8007900 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800767a:	430b      	orrs	r3, r1
 800767c:	6513      	str	r3, [r2, #80]	@ 0x50
 800767e:	e003      	b.n	8007688 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007680:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007684:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007688:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800768c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007690:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8007694:	f04f 0900 	mov.w	r9, #0
 8007698:	ea58 0309 	orrs.w	r3, r8, r9
 800769c:	d047      	beq.n	800772e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800769e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80076a4:	2b04      	cmp	r3, #4
 80076a6:	d82a      	bhi.n	80076fe <HAL_RCCEx_PeriphCLKConfig+0x136>
 80076a8:	a201      	add	r2, pc, #4	@ (adr r2, 80076b0 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80076aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076ae:	bf00      	nop
 80076b0:	080076c5 	.word	0x080076c5
 80076b4:	080076d3 	.word	0x080076d3
 80076b8:	080076e9 	.word	0x080076e9
 80076bc:	08007707 	.word	0x08007707
 80076c0:	08007707 	.word	0x08007707
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80076c4:	4b8e      	ldr	r3, [pc, #568]	@ (8007900 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80076c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076c8:	4a8d      	ldr	r2, [pc, #564]	@ (8007900 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80076ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80076ce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80076d0:	e01a      	b.n	8007708 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80076d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076d6:	3308      	adds	r3, #8
 80076d8:	2100      	movs	r1, #0
 80076da:	4618      	mov	r0, r3
 80076dc:	f002 fb0e 	bl	8009cfc <RCCEx_PLL2_Config>
 80076e0:	4603      	mov	r3, r0
 80076e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80076e6:	e00f      	b.n	8007708 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80076e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076ec:	3328      	adds	r3, #40	@ 0x28
 80076ee:	2100      	movs	r1, #0
 80076f0:	4618      	mov	r0, r3
 80076f2:	f002 fbb5 	bl	8009e60 <RCCEx_PLL3_Config>
 80076f6:	4603      	mov	r3, r0
 80076f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80076fc:	e004      	b.n	8007708 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80076fe:	2301      	movs	r3, #1
 8007700:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007704:	e000      	b.n	8007708 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8007706:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007708:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800770c:	2b00      	cmp	r3, #0
 800770e:	d10a      	bne.n	8007726 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007710:	4b7b      	ldr	r3, [pc, #492]	@ (8007900 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007712:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007714:	f023 0107 	bic.w	r1, r3, #7
 8007718:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800771c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800771e:	4a78      	ldr	r2, [pc, #480]	@ (8007900 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007720:	430b      	orrs	r3, r1
 8007722:	6513      	str	r3, [r2, #80]	@ 0x50
 8007724:	e003      	b.n	800772e <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007726:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800772a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800772e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007732:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007736:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800773a:	f04f 0b00 	mov.w	fp, #0
 800773e:	ea5a 030b 	orrs.w	r3, sl, fp
 8007742:	d04c      	beq.n	80077de <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8007744:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007748:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800774a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800774e:	d030      	beq.n	80077b2 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8007750:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007754:	d829      	bhi.n	80077aa <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8007756:	2bc0      	cmp	r3, #192	@ 0xc0
 8007758:	d02d      	beq.n	80077b6 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800775a:	2bc0      	cmp	r3, #192	@ 0xc0
 800775c:	d825      	bhi.n	80077aa <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800775e:	2b80      	cmp	r3, #128	@ 0x80
 8007760:	d018      	beq.n	8007794 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8007762:	2b80      	cmp	r3, #128	@ 0x80
 8007764:	d821      	bhi.n	80077aa <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8007766:	2b00      	cmp	r3, #0
 8007768:	d002      	beq.n	8007770 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800776a:	2b40      	cmp	r3, #64	@ 0x40
 800776c:	d007      	beq.n	800777e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800776e:	e01c      	b.n	80077aa <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007770:	4b63      	ldr	r3, [pc, #396]	@ (8007900 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007772:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007774:	4a62      	ldr	r2, [pc, #392]	@ (8007900 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007776:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800777a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800777c:	e01c      	b.n	80077b8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800777e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007782:	3308      	adds	r3, #8
 8007784:	2100      	movs	r1, #0
 8007786:	4618      	mov	r0, r3
 8007788:	f002 fab8 	bl	8009cfc <RCCEx_PLL2_Config>
 800778c:	4603      	mov	r3, r0
 800778e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8007792:	e011      	b.n	80077b8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007794:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007798:	3328      	adds	r3, #40	@ 0x28
 800779a:	2100      	movs	r1, #0
 800779c:	4618      	mov	r0, r3
 800779e:	f002 fb5f 	bl	8009e60 <RCCEx_PLL3_Config>
 80077a2:	4603      	mov	r3, r0
 80077a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80077a8:	e006      	b.n	80077b8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80077aa:	2301      	movs	r3, #1
 80077ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80077b0:	e002      	b.n	80077b8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80077b2:	bf00      	nop
 80077b4:	e000      	b.n	80077b8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80077b6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80077b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d10a      	bne.n	80077d6 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80077c0:	4b4f      	ldr	r3, [pc, #316]	@ (8007900 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80077c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80077c4:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80077c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80077ce:	4a4c      	ldr	r2, [pc, #304]	@ (8007900 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80077d0:	430b      	orrs	r3, r1
 80077d2:	6513      	str	r3, [r2, #80]	@ 0x50
 80077d4:	e003      	b.n	80077de <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80077d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80077da:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80077de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077e6:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80077ea:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80077ee:	2300      	movs	r3, #0
 80077f0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80077f4:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 80077f8:	460b      	mov	r3, r1
 80077fa:	4313      	orrs	r3, r2
 80077fc:	d053      	beq.n	80078a6 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80077fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007802:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8007806:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800780a:	d035      	beq.n	8007878 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800780c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007810:	d82e      	bhi.n	8007870 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8007812:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007816:	d031      	beq.n	800787c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8007818:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800781c:	d828      	bhi.n	8007870 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800781e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007822:	d01a      	beq.n	800785a <HAL_RCCEx_PeriphCLKConfig+0x292>
 8007824:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007828:	d822      	bhi.n	8007870 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800782a:	2b00      	cmp	r3, #0
 800782c:	d003      	beq.n	8007836 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800782e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007832:	d007      	beq.n	8007844 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8007834:	e01c      	b.n	8007870 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007836:	4b32      	ldr	r3, [pc, #200]	@ (8007900 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007838:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800783a:	4a31      	ldr	r2, [pc, #196]	@ (8007900 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800783c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007840:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007842:	e01c      	b.n	800787e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007844:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007848:	3308      	adds	r3, #8
 800784a:	2100      	movs	r1, #0
 800784c:	4618      	mov	r0, r3
 800784e:	f002 fa55 	bl	8009cfc <RCCEx_PLL2_Config>
 8007852:	4603      	mov	r3, r0
 8007854:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8007858:	e011      	b.n	800787e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800785a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800785e:	3328      	adds	r3, #40	@ 0x28
 8007860:	2100      	movs	r1, #0
 8007862:	4618      	mov	r0, r3
 8007864:	f002 fafc 	bl	8009e60 <RCCEx_PLL3_Config>
 8007868:	4603      	mov	r3, r0
 800786a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800786e:	e006      	b.n	800787e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8007870:	2301      	movs	r3, #1
 8007872:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007876:	e002      	b.n	800787e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8007878:	bf00      	nop
 800787a:	e000      	b.n	800787e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800787c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800787e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007882:	2b00      	cmp	r3, #0
 8007884:	d10b      	bne.n	800789e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8007886:	4b1e      	ldr	r3, [pc, #120]	@ (8007900 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007888:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800788a:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800788e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007892:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8007896:	4a1a      	ldr	r2, [pc, #104]	@ (8007900 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007898:	430b      	orrs	r3, r1
 800789a:	6593      	str	r3, [r2, #88]	@ 0x58
 800789c:	e003      	b.n	80078a6 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800789e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80078a2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80078a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078ae:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80078b2:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80078b6:	2300      	movs	r3, #0
 80078b8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80078bc:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80078c0:	460b      	mov	r3, r1
 80078c2:	4313      	orrs	r3, r2
 80078c4:	d056      	beq.n	8007974 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80078c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078ca:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80078ce:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80078d2:	d038      	beq.n	8007946 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80078d4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80078d8:	d831      	bhi.n	800793e <HAL_RCCEx_PeriphCLKConfig+0x376>
 80078da:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80078de:	d034      	beq.n	800794a <HAL_RCCEx_PeriphCLKConfig+0x382>
 80078e0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80078e4:	d82b      	bhi.n	800793e <HAL_RCCEx_PeriphCLKConfig+0x376>
 80078e6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80078ea:	d01d      	beq.n	8007928 <HAL_RCCEx_PeriphCLKConfig+0x360>
 80078ec:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80078f0:	d825      	bhi.n	800793e <HAL_RCCEx_PeriphCLKConfig+0x376>
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d006      	beq.n	8007904 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80078f6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80078fa:	d00a      	beq.n	8007912 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80078fc:	e01f      	b.n	800793e <HAL_RCCEx_PeriphCLKConfig+0x376>
 80078fe:	bf00      	nop
 8007900:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007904:	4ba2      	ldr	r3, [pc, #648]	@ (8007b90 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007906:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007908:	4aa1      	ldr	r2, [pc, #644]	@ (8007b90 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800790a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800790e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007910:	e01c      	b.n	800794c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007912:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007916:	3308      	adds	r3, #8
 8007918:	2100      	movs	r1, #0
 800791a:	4618      	mov	r0, r3
 800791c:	f002 f9ee 	bl	8009cfc <RCCEx_PLL2_Config>
 8007920:	4603      	mov	r3, r0
 8007922:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8007926:	e011      	b.n	800794c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007928:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800792c:	3328      	adds	r3, #40	@ 0x28
 800792e:	2100      	movs	r1, #0
 8007930:	4618      	mov	r0, r3
 8007932:	f002 fa95 	bl	8009e60 <RCCEx_PLL3_Config>
 8007936:	4603      	mov	r3, r0
 8007938:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800793c:	e006      	b.n	800794c <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800793e:	2301      	movs	r3, #1
 8007940:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007944:	e002      	b.n	800794c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8007946:	bf00      	nop
 8007948:	e000      	b.n	800794c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800794a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800794c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007950:	2b00      	cmp	r3, #0
 8007952:	d10b      	bne.n	800796c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8007954:	4b8e      	ldr	r3, [pc, #568]	@ (8007b90 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007956:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007958:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800795c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007960:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8007964:	4a8a      	ldr	r2, [pc, #552]	@ (8007b90 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007966:	430b      	orrs	r3, r1
 8007968:	6593      	str	r3, [r2, #88]	@ 0x58
 800796a:	e003      	b.n	8007974 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800796c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007970:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8007974:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007978:	e9d3 2300 	ldrd	r2, r3, [r3]
 800797c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8007980:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8007984:	2300      	movs	r3, #0
 8007986:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800798a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800798e:	460b      	mov	r3, r1
 8007990:	4313      	orrs	r3, r2
 8007992:	d03a      	beq.n	8007a0a <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8007994:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007998:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800799a:	2b30      	cmp	r3, #48	@ 0x30
 800799c:	d01f      	beq.n	80079de <HAL_RCCEx_PeriphCLKConfig+0x416>
 800799e:	2b30      	cmp	r3, #48	@ 0x30
 80079a0:	d819      	bhi.n	80079d6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80079a2:	2b20      	cmp	r3, #32
 80079a4:	d00c      	beq.n	80079c0 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80079a6:	2b20      	cmp	r3, #32
 80079a8:	d815      	bhi.n	80079d6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d019      	beq.n	80079e2 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80079ae:	2b10      	cmp	r3, #16
 80079b0:	d111      	bne.n	80079d6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80079b2:	4b77      	ldr	r3, [pc, #476]	@ (8007b90 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80079b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079b6:	4a76      	ldr	r2, [pc, #472]	@ (8007b90 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80079b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80079bc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80079be:	e011      	b.n	80079e4 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80079c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079c4:	3308      	adds	r3, #8
 80079c6:	2102      	movs	r1, #2
 80079c8:	4618      	mov	r0, r3
 80079ca:	f002 f997 	bl	8009cfc <RCCEx_PLL2_Config>
 80079ce:	4603      	mov	r3, r0
 80079d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80079d4:	e006      	b.n	80079e4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80079d6:	2301      	movs	r3, #1
 80079d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80079dc:	e002      	b.n	80079e4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80079de:	bf00      	nop
 80079e0:	e000      	b.n	80079e4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80079e2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80079e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d10a      	bne.n	8007a02 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80079ec:	4b68      	ldr	r3, [pc, #416]	@ (8007b90 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80079ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80079f0:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80079f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80079fa:	4a65      	ldr	r2, [pc, #404]	@ (8007b90 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80079fc:	430b      	orrs	r3, r1
 80079fe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007a00:	e003      	b.n	8007a0a <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a06:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8007a0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a12:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8007a16:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8007a1a:	2300      	movs	r3, #0
 8007a1c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8007a20:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8007a24:	460b      	mov	r3, r1
 8007a26:	4313      	orrs	r3, r2
 8007a28:	d051      	beq.n	8007ace <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8007a2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007a30:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007a34:	d035      	beq.n	8007aa2 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8007a36:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007a3a:	d82e      	bhi.n	8007a9a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8007a3c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007a40:	d031      	beq.n	8007aa6 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8007a42:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007a46:	d828      	bhi.n	8007a9a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8007a48:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007a4c:	d01a      	beq.n	8007a84 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8007a4e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007a52:	d822      	bhi.n	8007a9a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d003      	beq.n	8007a60 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8007a58:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007a5c:	d007      	beq.n	8007a6e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8007a5e:	e01c      	b.n	8007a9a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007a60:	4b4b      	ldr	r3, [pc, #300]	@ (8007b90 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007a62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a64:	4a4a      	ldr	r2, [pc, #296]	@ (8007b90 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007a66:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007a6a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007a6c:	e01c      	b.n	8007aa8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007a6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a72:	3308      	adds	r3, #8
 8007a74:	2100      	movs	r1, #0
 8007a76:	4618      	mov	r0, r3
 8007a78:	f002 f940 	bl	8009cfc <RCCEx_PLL2_Config>
 8007a7c:	4603      	mov	r3, r0
 8007a7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007a82:	e011      	b.n	8007aa8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007a84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a88:	3328      	adds	r3, #40	@ 0x28
 8007a8a:	2100      	movs	r1, #0
 8007a8c:	4618      	mov	r0, r3
 8007a8e:	f002 f9e7 	bl	8009e60 <RCCEx_PLL3_Config>
 8007a92:	4603      	mov	r3, r0
 8007a94:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007a98:	e006      	b.n	8007aa8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007a9a:	2301      	movs	r3, #1
 8007a9c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007aa0:	e002      	b.n	8007aa8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8007aa2:	bf00      	nop
 8007aa4:	e000      	b.n	8007aa8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8007aa6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007aa8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d10a      	bne.n	8007ac6 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8007ab0:	4b37      	ldr	r3, [pc, #220]	@ (8007b90 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007ab2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007ab4:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8007ab8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007abc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007abe:	4a34      	ldr	r2, [pc, #208]	@ (8007b90 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007ac0:	430b      	orrs	r3, r1
 8007ac2:	6513      	str	r3, [r2, #80]	@ 0x50
 8007ac4:	e003      	b.n	8007ace <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ac6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007aca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8007ace:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ad2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ad6:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8007ada:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007ade:	2300      	movs	r3, #0
 8007ae0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8007ae4:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8007ae8:	460b      	mov	r3, r1
 8007aea:	4313      	orrs	r3, r2
 8007aec:	d056      	beq.n	8007b9c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8007aee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007af2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007af4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007af8:	d033      	beq.n	8007b62 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8007afa:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007afe:	d82c      	bhi.n	8007b5a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007b00:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007b04:	d02f      	beq.n	8007b66 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8007b06:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007b0a:	d826      	bhi.n	8007b5a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007b0c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007b10:	d02b      	beq.n	8007b6a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8007b12:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007b16:	d820      	bhi.n	8007b5a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007b18:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007b1c:	d012      	beq.n	8007b44 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8007b1e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007b22:	d81a      	bhi.n	8007b5a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d022      	beq.n	8007b6e <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8007b28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007b2c:	d115      	bne.n	8007b5a <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007b2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b32:	3308      	adds	r3, #8
 8007b34:	2101      	movs	r1, #1
 8007b36:	4618      	mov	r0, r3
 8007b38:	f002 f8e0 	bl	8009cfc <RCCEx_PLL2_Config>
 8007b3c:	4603      	mov	r3, r0
 8007b3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8007b42:	e015      	b.n	8007b70 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007b44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b48:	3328      	adds	r3, #40	@ 0x28
 8007b4a:	2101      	movs	r1, #1
 8007b4c:	4618      	mov	r0, r3
 8007b4e:	f002 f987 	bl	8009e60 <RCCEx_PLL3_Config>
 8007b52:	4603      	mov	r3, r0
 8007b54:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8007b58:	e00a      	b.n	8007b70 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007b5a:	2301      	movs	r3, #1
 8007b5c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007b60:	e006      	b.n	8007b70 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8007b62:	bf00      	nop
 8007b64:	e004      	b.n	8007b70 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8007b66:	bf00      	nop
 8007b68:	e002      	b.n	8007b70 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8007b6a:	bf00      	nop
 8007b6c:	e000      	b.n	8007b70 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8007b6e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007b70:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d10d      	bne.n	8007b94 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8007b78:	4b05      	ldr	r3, [pc, #20]	@ (8007b90 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007b7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b7c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8007b80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b84:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007b86:	4a02      	ldr	r2, [pc, #8]	@ (8007b90 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007b88:	430b      	orrs	r3, r1
 8007b8a:	6513      	str	r3, [r2, #80]	@ 0x50
 8007b8c:	e006      	b.n	8007b9c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8007b8e:	bf00      	nop
 8007b90:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b94:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007b98:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8007b9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ba0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ba4:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8007ba8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007bac:	2300      	movs	r3, #0
 8007bae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007bb2:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8007bb6:	460b      	mov	r3, r1
 8007bb8:	4313      	orrs	r3, r2
 8007bba:	d055      	beq.n	8007c68 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8007bbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007bc0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007bc4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007bc8:	d033      	beq.n	8007c32 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8007bca:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007bce:	d82c      	bhi.n	8007c2a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007bd0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007bd4:	d02f      	beq.n	8007c36 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8007bd6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007bda:	d826      	bhi.n	8007c2a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007bdc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007be0:	d02b      	beq.n	8007c3a <HAL_RCCEx_PeriphCLKConfig+0x672>
 8007be2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007be6:	d820      	bhi.n	8007c2a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007be8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007bec:	d012      	beq.n	8007c14 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8007bee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007bf2:	d81a      	bhi.n	8007c2a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d022      	beq.n	8007c3e <HAL_RCCEx_PeriphCLKConfig+0x676>
 8007bf8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007bfc:	d115      	bne.n	8007c2a <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007bfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c02:	3308      	adds	r3, #8
 8007c04:	2101      	movs	r1, #1
 8007c06:	4618      	mov	r0, r3
 8007c08:	f002 f878 	bl	8009cfc <RCCEx_PLL2_Config>
 8007c0c:	4603      	mov	r3, r0
 8007c0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8007c12:	e015      	b.n	8007c40 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007c14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c18:	3328      	adds	r3, #40	@ 0x28
 8007c1a:	2101      	movs	r1, #1
 8007c1c:	4618      	mov	r0, r3
 8007c1e:	f002 f91f 	bl	8009e60 <RCCEx_PLL3_Config>
 8007c22:	4603      	mov	r3, r0
 8007c24:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8007c28:	e00a      	b.n	8007c40 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8007c2a:	2301      	movs	r3, #1
 8007c2c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007c30:	e006      	b.n	8007c40 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8007c32:	bf00      	nop
 8007c34:	e004      	b.n	8007c40 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8007c36:	bf00      	nop
 8007c38:	e002      	b.n	8007c40 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8007c3a:	bf00      	nop
 8007c3c:	e000      	b.n	8007c40 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8007c3e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007c40:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d10b      	bne.n	8007c60 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8007c48:	4ba3      	ldr	r3, [pc, #652]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007c4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c4c:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8007c50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c54:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007c58:	4a9f      	ldr	r2, [pc, #636]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007c5a:	430b      	orrs	r3, r1
 8007c5c:	6593      	str	r3, [r2, #88]	@ 0x58
 8007c5e:	e003      	b.n	8007c68 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c60:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007c64:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007c68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c70:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8007c74:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007c78:	2300      	movs	r3, #0
 8007c7a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8007c7e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007c82:	460b      	mov	r3, r1
 8007c84:	4313      	orrs	r3, r2
 8007c86:	d037      	beq.n	8007cf8 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8007c88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007c8e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007c92:	d00e      	beq.n	8007cb2 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8007c94:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007c98:	d816      	bhi.n	8007cc8 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d018      	beq.n	8007cd0 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8007c9e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007ca2:	d111      	bne.n	8007cc8 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007ca4:	4b8c      	ldr	r3, [pc, #560]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007ca6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ca8:	4a8b      	ldr	r2, [pc, #556]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007caa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007cae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8007cb0:	e00f      	b.n	8007cd2 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007cb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007cb6:	3308      	adds	r3, #8
 8007cb8:	2101      	movs	r1, #1
 8007cba:	4618      	mov	r0, r3
 8007cbc:	f002 f81e 	bl	8009cfc <RCCEx_PLL2_Config>
 8007cc0:	4603      	mov	r3, r0
 8007cc2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8007cc6:	e004      	b.n	8007cd2 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007cc8:	2301      	movs	r3, #1
 8007cca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007cce:	e000      	b.n	8007cd2 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8007cd0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007cd2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d10a      	bne.n	8007cf0 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007cda:	4b7f      	ldr	r3, [pc, #508]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007cdc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007cde:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8007ce2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ce6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007ce8:	4a7b      	ldr	r2, [pc, #492]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007cea:	430b      	orrs	r3, r1
 8007cec:	6513      	str	r3, [r2, #80]	@ 0x50
 8007cee:	e003      	b.n	8007cf8 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007cf0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007cf4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8007cf8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007cfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d00:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8007d04:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007d08:	2300      	movs	r3, #0
 8007d0a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8007d0e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8007d12:	460b      	mov	r3, r1
 8007d14:	4313      	orrs	r3, r2
 8007d16:	d039      	beq.n	8007d8c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8007d18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007d1e:	2b03      	cmp	r3, #3
 8007d20:	d81c      	bhi.n	8007d5c <HAL_RCCEx_PeriphCLKConfig+0x794>
 8007d22:	a201      	add	r2, pc, #4	@ (adr r2, 8007d28 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8007d24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d28:	08007d65 	.word	0x08007d65
 8007d2c:	08007d39 	.word	0x08007d39
 8007d30:	08007d47 	.word	0x08007d47
 8007d34:	08007d65 	.word	0x08007d65
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007d38:	4b67      	ldr	r3, [pc, #412]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007d3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d3c:	4a66      	ldr	r2, [pc, #408]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007d3e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007d42:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8007d44:	e00f      	b.n	8007d66 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007d46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d4a:	3308      	adds	r3, #8
 8007d4c:	2102      	movs	r1, #2
 8007d4e:	4618      	mov	r0, r3
 8007d50:	f001 ffd4 	bl	8009cfc <RCCEx_PLL2_Config>
 8007d54:	4603      	mov	r3, r0
 8007d56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8007d5a:	e004      	b.n	8007d66 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8007d5c:	2301      	movs	r3, #1
 8007d5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007d62:	e000      	b.n	8007d66 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8007d64:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007d66:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d10a      	bne.n	8007d84 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8007d6e:	4b5a      	ldr	r3, [pc, #360]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007d70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007d72:	f023 0103 	bic.w	r1, r3, #3
 8007d76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d7a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007d7c:	4a56      	ldr	r2, [pc, #344]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007d7e:	430b      	orrs	r3, r1
 8007d80:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007d82:	e003      	b.n	8007d8c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d84:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007d88:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007d8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d94:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8007d98:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007d9c:	2300      	movs	r3, #0
 8007d9e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007da2:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8007da6:	460b      	mov	r3, r1
 8007da8:	4313      	orrs	r3, r2
 8007daa:	f000 809f 	beq.w	8007eec <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007dae:	4b4b      	ldr	r3, [pc, #300]	@ (8007edc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	4a4a      	ldr	r2, [pc, #296]	@ (8007edc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8007db4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007db8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007dba:	f7f9 fe3f 	bl	8001a3c <HAL_GetTick>
 8007dbe:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007dc2:	e00b      	b.n	8007ddc <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007dc4:	f7f9 fe3a 	bl	8001a3c <HAL_GetTick>
 8007dc8:	4602      	mov	r2, r0
 8007dca:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8007dce:	1ad3      	subs	r3, r2, r3
 8007dd0:	2b64      	cmp	r3, #100	@ 0x64
 8007dd2:	d903      	bls.n	8007ddc <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8007dd4:	2303      	movs	r3, #3
 8007dd6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007dda:	e005      	b.n	8007de8 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007ddc:	4b3f      	ldr	r3, [pc, #252]	@ (8007edc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d0ed      	beq.n	8007dc4 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8007de8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d179      	bne.n	8007ee4 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8007df0:	4b39      	ldr	r3, [pc, #228]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007df2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007df4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007df8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007dfc:	4053      	eors	r3, r2
 8007dfe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d015      	beq.n	8007e32 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007e06:	4b34      	ldr	r3, [pc, #208]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007e08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e0a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007e0e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007e12:	4b31      	ldr	r3, [pc, #196]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007e14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e16:	4a30      	ldr	r2, [pc, #192]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007e18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007e1c:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007e1e:	4b2e      	ldr	r3, [pc, #184]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007e20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e22:	4a2d      	ldr	r2, [pc, #180]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007e24:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007e28:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8007e2a:	4a2b      	ldr	r2, [pc, #172]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007e2c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8007e30:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8007e32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e36:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007e3a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007e3e:	d118      	bne.n	8007e72 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e40:	f7f9 fdfc 	bl	8001a3c <HAL_GetTick>
 8007e44:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007e48:	e00d      	b.n	8007e66 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007e4a:	f7f9 fdf7 	bl	8001a3c <HAL_GetTick>
 8007e4e:	4602      	mov	r2, r0
 8007e50:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8007e54:	1ad2      	subs	r2, r2, r3
 8007e56:	f241 3388 	movw	r3, #5000	@ 0x1388
 8007e5a:	429a      	cmp	r2, r3
 8007e5c:	d903      	bls.n	8007e66 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8007e5e:	2303      	movs	r3, #3
 8007e60:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8007e64:	e005      	b.n	8007e72 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007e66:	4b1c      	ldr	r3, [pc, #112]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007e68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e6a:	f003 0302 	and.w	r3, r3, #2
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d0eb      	beq.n	8007e4a <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8007e72:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d129      	bne.n	8007ece <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007e7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e7e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007e82:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007e86:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007e8a:	d10e      	bne.n	8007eaa <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8007e8c:	4b12      	ldr	r3, [pc, #72]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007e8e:	691b      	ldr	r3, [r3, #16]
 8007e90:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8007e94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e98:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007e9c:	091a      	lsrs	r2, r3, #4
 8007e9e:	4b10      	ldr	r3, [pc, #64]	@ (8007ee0 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8007ea0:	4013      	ands	r3, r2
 8007ea2:	4a0d      	ldr	r2, [pc, #52]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007ea4:	430b      	orrs	r3, r1
 8007ea6:	6113      	str	r3, [r2, #16]
 8007ea8:	e005      	b.n	8007eb6 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8007eaa:	4b0b      	ldr	r3, [pc, #44]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007eac:	691b      	ldr	r3, [r3, #16]
 8007eae:	4a0a      	ldr	r2, [pc, #40]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007eb0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007eb4:	6113      	str	r3, [r2, #16]
 8007eb6:	4b08      	ldr	r3, [pc, #32]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007eb8:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8007eba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ebe:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007ec2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007ec6:	4a04      	ldr	r2, [pc, #16]	@ (8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007ec8:	430b      	orrs	r3, r1
 8007eca:	6713      	str	r3, [r2, #112]	@ 0x70
 8007ecc:	e00e      	b.n	8007eec <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007ece:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007ed2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8007ed6:	e009      	b.n	8007eec <HAL_RCCEx_PeriphCLKConfig+0x924>
 8007ed8:	58024400 	.word	0x58024400
 8007edc:	58024800 	.word	0x58024800
 8007ee0:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ee4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007ee8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8007eec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ef0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ef4:	f002 0301 	and.w	r3, r2, #1
 8007ef8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007efc:	2300      	movs	r3, #0
 8007efe:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007f02:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007f06:	460b      	mov	r3, r1
 8007f08:	4313      	orrs	r3, r2
 8007f0a:	f000 8089 	beq.w	8008020 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8007f0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f12:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007f14:	2b28      	cmp	r3, #40	@ 0x28
 8007f16:	d86b      	bhi.n	8007ff0 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8007f18:	a201      	add	r2, pc, #4	@ (adr r2, 8007f20 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8007f1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f1e:	bf00      	nop
 8007f20:	08007ff9 	.word	0x08007ff9
 8007f24:	08007ff1 	.word	0x08007ff1
 8007f28:	08007ff1 	.word	0x08007ff1
 8007f2c:	08007ff1 	.word	0x08007ff1
 8007f30:	08007ff1 	.word	0x08007ff1
 8007f34:	08007ff1 	.word	0x08007ff1
 8007f38:	08007ff1 	.word	0x08007ff1
 8007f3c:	08007ff1 	.word	0x08007ff1
 8007f40:	08007fc5 	.word	0x08007fc5
 8007f44:	08007ff1 	.word	0x08007ff1
 8007f48:	08007ff1 	.word	0x08007ff1
 8007f4c:	08007ff1 	.word	0x08007ff1
 8007f50:	08007ff1 	.word	0x08007ff1
 8007f54:	08007ff1 	.word	0x08007ff1
 8007f58:	08007ff1 	.word	0x08007ff1
 8007f5c:	08007ff1 	.word	0x08007ff1
 8007f60:	08007fdb 	.word	0x08007fdb
 8007f64:	08007ff1 	.word	0x08007ff1
 8007f68:	08007ff1 	.word	0x08007ff1
 8007f6c:	08007ff1 	.word	0x08007ff1
 8007f70:	08007ff1 	.word	0x08007ff1
 8007f74:	08007ff1 	.word	0x08007ff1
 8007f78:	08007ff1 	.word	0x08007ff1
 8007f7c:	08007ff1 	.word	0x08007ff1
 8007f80:	08007ff9 	.word	0x08007ff9
 8007f84:	08007ff1 	.word	0x08007ff1
 8007f88:	08007ff1 	.word	0x08007ff1
 8007f8c:	08007ff1 	.word	0x08007ff1
 8007f90:	08007ff1 	.word	0x08007ff1
 8007f94:	08007ff1 	.word	0x08007ff1
 8007f98:	08007ff1 	.word	0x08007ff1
 8007f9c:	08007ff1 	.word	0x08007ff1
 8007fa0:	08007ff9 	.word	0x08007ff9
 8007fa4:	08007ff1 	.word	0x08007ff1
 8007fa8:	08007ff1 	.word	0x08007ff1
 8007fac:	08007ff1 	.word	0x08007ff1
 8007fb0:	08007ff1 	.word	0x08007ff1
 8007fb4:	08007ff1 	.word	0x08007ff1
 8007fb8:	08007ff1 	.word	0x08007ff1
 8007fbc:	08007ff1 	.word	0x08007ff1
 8007fc0:	08007ff9 	.word	0x08007ff9
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007fc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007fc8:	3308      	adds	r3, #8
 8007fca:	2101      	movs	r1, #1
 8007fcc:	4618      	mov	r0, r3
 8007fce:	f001 fe95 	bl	8009cfc <RCCEx_PLL2_Config>
 8007fd2:	4603      	mov	r3, r0
 8007fd4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007fd8:	e00f      	b.n	8007ffa <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007fda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007fde:	3328      	adds	r3, #40	@ 0x28
 8007fe0:	2101      	movs	r1, #1
 8007fe2:	4618      	mov	r0, r3
 8007fe4:	f001 ff3c 	bl	8009e60 <RCCEx_PLL3_Config>
 8007fe8:	4603      	mov	r3, r0
 8007fea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007fee:	e004      	b.n	8007ffa <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007ff0:	2301      	movs	r3, #1
 8007ff2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007ff6:	e000      	b.n	8007ffa <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8007ff8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007ffa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d10a      	bne.n	8008018 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8008002:	4bbf      	ldr	r3, [pc, #764]	@ (8008300 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008004:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008006:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800800a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800800e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008010:	4abb      	ldr	r2, [pc, #748]	@ (8008300 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008012:	430b      	orrs	r3, r1
 8008014:	6553      	str	r3, [r2, #84]	@ 0x54
 8008016:	e003      	b.n	8008020 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008018:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800801c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8008020:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008024:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008028:	f002 0302 	and.w	r3, r2, #2
 800802c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008030:	2300      	movs	r3, #0
 8008032:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8008036:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800803a:	460b      	mov	r3, r1
 800803c:	4313      	orrs	r3, r2
 800803e:	d041      	beq.n	80080c4 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8008040:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008044:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008046:	2b05      	cmp	r3, #5
 8008048:	d824      	bhi.n	8008094 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800804a:	a201      	add	r2, pc, #4	@ (adr r2, 8008050 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800804c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008050:	0800809d 	.word	0x0800809d
 8008054:	08008069 	.word	0x08008069
 8008058:	0800807f 	.word	0x0800807f
 800805c:	0800809d 	.word	0x0800809d
 8008060:	0800809d 	.word	0x0800809d
 8008064:	0800809d 	.word	0x0800809d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008068:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800806c:	3308      	adds	r3, #8
 800806e:	2101      	movs	r1, #1
 8008070:	4618      	mov	r0, r3
 8008072:	f001 fe43 	bl	8009cfc <RCCEx_PLL2_Config>
 8008076:	4603      	mov	r3, r0
 8008078:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800807c:	e00f      	b.n	800809e <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800807e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008082:	3328      	adds	r3, #40	@ 0x28
 8008084:	2101      	movs	r1, #1
 8008086:	4618      	mov	r0, r3
 8008088:	f001 feea 	bl	8009e60 <RCCEx_PLL3_Config>
 800808c:	4603      	mov	r3, r0
 800808e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8008092:	e004      	b.n	800809e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008094:	2301      	movs	r3, #1
 8008096:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800809a:	e000      	b.n	800809e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800809c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800809e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d10a      	bne.n	80080bc <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80080a6:	4b96      	ldr	r3, [pc, #600]	@ (8008300 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80080a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80080aa:	f023 0107 	bic.w	r1, r3, #7
 80080ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080b2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80080b4:	4a92      	ldr	r2, [pc, #584]	@ (8008300 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80080b6:	430b      	orrs	r3, r1
 80080b8:	6553      	str	r3, [r2, #84]	@ 0x54
 80080ba:	e003      	b.n	80080c4 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80080bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80080c0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80080c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080cc:	f002 0304 	and.w	r3, r2, #4
 80080d0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80080d4:	2300      	movs	r3, #0
 80080d6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80080da:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80080de:	460b      	mov	r3, r1
 80080e0:	4313      	orrs	r3, r2
 80080e2:	d044      	beq.n	800816e <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80080e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80080ec:	2b05      	cmp	r3, #5
 80080ee:	d825      	bhi.n	800813c <HAL_RCCEx_PeriphCLKConfig+0xb74>
 80080f0:	a201      	add	r2, pc, #4	@ (adr r2, 80080f8 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 80080f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080f6:	bf00      	nop
 80080f8:	08008145 	.word	0x08008145
 80080fc:	08008111 	.word	0x08008111
 8008100:	08008127 	.word	0x08008127
 8008104:	08008145 	.word	0x08008145
 8008108:	08008145 	.word	0x08008145
 800810c:	08008145 	.word	0x08008145
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008110:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008114:	3308      	adds	r3, #8
 8008116:	2101      	movs	r1, #1
 8008118:	4618      	mov	r0, r3
 800811a:	f001 fdef 	bl	8009cfc <RCCEx_PLL2_Config>
 800811e:	4603      	mov	r3, r0
 8008120:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8008124:	e00f      	b.n	8008146 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008126:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800812a:	3328      	adds	r3, #40	@ 0x28
 800812c:	2101      	movs	r1, #1
 800812e:	4618      	mov	r0, r3
 8008130:	f001 fe96 	bl	8009e60 <RCCEx_PLL3_Config>
 8008134:	4603      	mov	r3, r0
 8008136:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800813a:	e004      	b.n	8008146 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800813c:	2301      	movs	r3, #1
 800813e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008142:	e000      	b.n	8008146 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8008144:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008146:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800814a:	2b00      	cmp	r3, #0
 800814c:	d10b      	bne.n	8008166 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800814e:	4b6c      	ldr	r3, [pc, #432]	@ (8008300 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008150:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008152:	f023 0107 	bic.w	r1, r3, #7
 8008156:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800815a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800815e:	4a68      	ldr	r2, [pc, #416]	@ (8008300 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008160:	430b      	orrs	r3, r1
 8008162:	6593      	str	r3, [r2, #88]	@ 0x58
 8008164:	e003      	b.n	800816e <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008166:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800816a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800816e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008172:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008176:	f002 0320 	and.w	r3, r2, #32
 800817a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800817e:	2300      	movs	r3, #0
 8008180:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008184:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008188:	460b      	mov	r3, r1
 800818a:	4313      	orrs	r3, r2
 800818c:	d055      	beq.n	800823a <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800818e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008192:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008196:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800819a:	d033      	beq.n	8008204 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800819c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80081a0:	d82c      	bhi.n	80081fc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80081a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80081a6:	d02f      	beq.n	8008208 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 80081a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80081ac:	d826      	bhi.n	80081fc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80081ae:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80081b2:	d02b      	beq.n	800820c <HAL_RCCEx_PeriphCLKConfig+0xc44>
 80081b4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80081b8:	d820      	bhi.n	80081fc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80081ba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80081be:	d012      	beq.n	80081e6 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 80081c0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80081c4:	d81a      	bhi.n	80081fc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d022      	beq.n	8008210 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 80081ca:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80081ce:	d115      	bne.n	80081fc <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80081d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081d4:	3308      	adds	r3, #8
 80081d6:	2100      	movs	r1, #0
 80081d8:	4618      	mov	r0, r3
 80081da:	f001 fd8f 	bl	8009cfc <RCCEx_PLL2_Config>
 80081de:	4603      	mov	r3, r0
 80081e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80081e4:	e015      	b.n	8008212 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80081e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081ea:	3328      	adds	r3, #40	@ 0x28
 80081ec:	2102      	movs	r1, #2
 80081ee:	4618      	mov	r0, r3
 80081f0:	f001 fe36 	bl	8009e60 <RCCEx_PLL3_Config>
 80081f4:	4603      	mov	r3, r0
 80081f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80081fa:	e00a      	b.n	8008212 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80081fc:	2301      	movs	r3, #1
 80081fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008202:	e006      	b.n	8008212 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8008204:	bf00      	nop
 8008206:	e004      	b.n	8008212 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8008208:	bf00      	nop
 800820a:	e002      	b.n	8008212 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800820c:	bf00      	nop
 800820e:	e000      	b.n	8008212 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8008210:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008212:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008216:	2b00      	cmp	r3, #0
 8008218:	d10b      	bne.n	8008232 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800821a:	4b39      	ldr	r3, [pc, #228]	@ (8008300 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800821c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800821e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8008222:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008226:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800822a:	4a35      	ldr	r2, [pc, #212]	@ (8008300 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800822c:	430b      	orrs	r3, r1
 800822e:	6553      	str	r3, [r2, #84]	@ 0x54
 8008230:	e003      	b.n	800823a <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008232:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008236:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800823a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800823e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008242:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8008246:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800824a:	2300      	movs	r3, #0
 800824c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8008250:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8008254:	460b      	mov	r3, r1
 8008256:	4313      	orrs	r3, r2
 8008258:	d058      	beq.n	800830c <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800825a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800825e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008262:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8008266:	d033      	beq.n	80082d0 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8008268:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800826c:	d82c      	bhi.n	80082c8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800826e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008272:	d02f      	beq.n	80082d4 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8008274:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008278:	d826      	bhi.n	80082c8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800827a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800827e:	d02b      	beq.n	80082d8 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8008280:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008284:	d820      	bhi.n	80082c8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8008286:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800828a:	d012      	beq.n	80082b2 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800828c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008290:	d81a      	bhi.n	80082c8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8008292:	2b00      	cmp	r3, #0
 8008294:	d022      	beq.n	80082dc <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8008296:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800829a:	d115      	bne.n	80082c8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800829c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082a0:	3308      	adds	r3, #8
 80082a2:	2100      	movs	r1, #0
 80082a4:	4618      	mov	r0, r3
 80082a6:	f001 fd29 	bl	8009cfc <RCCEx_PLL2_Config>
 80082aa:	4603      	mov	r3, r0
 80082ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80082b0:	e015      	b.n	80082de <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80082b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082b6:	3328      	adds	r3, #40	@ 0x28
 80082b8:	2102      	movs	r1, #2
 80082ba:	4618      	mov	r0, r3
 80082bc:	f001 fdd0 	bl	8009e60 <RCCEx_PLL3_Config>
 80082c0:	4603      	mov	r3, r0
 80082c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80082c6:	e00a      	b.n	80082de <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80082c8:	2301      	movs	r3, #1
 80082ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80082ce:	e006      	b.n	80082de <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80082d0:	bf00      	nop
 80082d2:	e004      	b.n	80082de <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80082d4:	bf00      	nop
 80082d6:	e002      	b.n	80082de <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80082d8:	bf00      	nop
 80082da:	e000      	b.n	80082de <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80082dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80082de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d10e      	bne.n	8008304 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80082e6:	4b06      	ldr	r3, [pc, #24]	@ (8008300 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80082e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80082ea:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80082ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082f2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80082f6:	4a02      	ldr	r2, [pc, #8]	@ (8008300 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80082f8:	430b      	orrs	r3, r1
 80082fa:	6593      	str	r3, [r2, #88]	@ 0x58
 80082fc:	e006      	b.n	800830c <HAL_RCCEx_PeriphCLKConfig+0xd44>
 80082fe:	bf00      	nop
 8008300:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008304:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008308:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800830c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008310:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008314:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8008318:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800831c:	2300      	movs	r3, #0
 800831e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008322:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8008326:	460b      	mov	r3, r1
 8008328:	4313      	orrs	r3, r2
 800832a:	d055      	beq.n	80083d8 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800832c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008330:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008334:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8008338:	d033      	beq.n	80083a2 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800833a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800833e:	d82c      	bhi.n	800839a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8008340:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008344:	d02f      	beq.n	80083a6 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8008346:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800834a:	d826      	bhi.n	800839a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800834c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8008350:	d02b      	beq.n	80083aa <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8008352:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8008356:	d820      	bhi.n	800839a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8008358:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800835c:	d012      	beq.n	8008384 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800835e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008362:	d81a      	bhi.n	800839a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8008364:	2b00      	cmp	r3, #0
 8008366:	d022      	beq.n	80083ae <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8008368:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800836c:	d115      	bne.n	800839a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800836e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008372:	3308      	adds	r3, #8
 8008374:	2100      	movs	r1, #0
 8008376:	4618      	mov	r0, r3
 8008378:	f001 fcc0 	bl	8009cfc <RCCEx_PLL2_Config>
 800837c:	4603      	mov	r3, r0
 800837e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8008382:	e015      	b.n	80083b0 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008384:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008388:	3328      	adds	r3, #40	@ 0x28
 800838a:	2102      	movs	r1, #2
 800838c:	4618      	mov	r0, r3
 800838e:	f001 fd67 	bl	8009e60 <RCCEx_PLL3_Config>
 8008392:	4603      	mov	r3, r0
 8008394:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8008398:	e00a      	b.n	80083b0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800839a:	2301      	movs	r3, #1
 800839c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80083a0:	e006      	b.n	80083b0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80083a2:	bf00      	nop
 80083a4:	e004      	b.n	80083b0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80083a6:	bf00      	nop
 80083a8:	e002      	b.n	80083b0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80083aa:	bf00      	nop
 80083ac:	e000      	b.n	80083b0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80083ae:	bf00      	nop
    }

    if (ret == HAL_OK)
 80083b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d10b      	bne.n	80083d0 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80083b8:	4ba1      	ldr	r3, [pc, #644]	@ (8008640 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80083ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80083bc:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80083c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80083c4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80083c8:	4a9d      	ldr	r2, [pc, #628]	@ (8008640 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80083ca:	430b      	orrs	r3, r1
 80083cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80083ce:	e003      	b.n	80083d8 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80083d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80083d4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80083d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80083dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083e0:	f002 0308 	and.w	r3, r2, #8
 80083e4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80083e8:	2300      	movs	r3, #0
 80083ea:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80083ee:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80083f2:	460b      	mov	r3, r1
 80083f4:	4313      	orrs	r3, r2
 80083f6:	d01e      	beq.n	8008436 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80083f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80083fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008400:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008404:	d10c      	bne.n	8008420 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008406:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800840a:	3328      	adds	r3, #40	@ 0x28
 800840c:	2102      	movs	r1, #2
 800840e:	4618      	mov	r0, r3
 8008410:	f001 fd26 	bl	8009e60 <RCCEx_PLL3_Config>
 8008414:	4603      	mov	r3, r0
 8008416:	2b00      	cmp	r3, #0
 8008418:	d002      	beq.n	8008420 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800841a:	2301      	movs	r3, #1
 800841c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8008420:	4b87      	ldr	r3, [pc, #540]	@ (8008640 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008422:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008424:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008428:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800842c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008430:	4a83      	ldr	r2, [pc, #524]	@ (8008640 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008432:	430b      	orrs	r3, r1
 8008434:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008436:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800843a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800843e:	f002 0310 	and.w	r3, r2, #16
 8008442:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008446:	2300      	movs	r3, #0
 8008448:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800844c:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8008450:	460b      	mov	r3, r1
 8008452:	4313      	orrs	r3, r2
 8008454:	d01e      	beq.n	8008494 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8008456:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800845a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800845e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008462:	d10c      	bne.n	800847e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008464:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008468:	3328      	adds	r3, #40	@ 0x28
 800846a:	2102      	movs	r1, #2
 800846c:	4618      	mov	r0, r3
 800846e:	f001 fcf7 	bl	8009e60 <RCCEx_PLL3_Config>
 8008472:	4603      	mov	r3, r0
 8008474:	2b00      	cmp	r3, #0
 8008476:	d002      	beq.n	800847e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8008478:	2301      	movs	r3, #1
 800847a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800847e:	4b70      	ldr	r3, [pc, #448]	@ (8008640 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008480:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008482:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008486:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800848a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800848e:	4a6c      	ldr	r2, [pc, #432]	@ (8008640 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008490:	430b      	orrs	r3, r1
 8008492:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008494:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800849c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80084a0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80084a4:	2300      	movs	r3, #0
 80084a6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80084aa:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80084ae:	460b      	mov	r3, r1
 80084b0:	4313      	orrs	r3, r2
 80084b2:	d03e      	beq.n	8008532 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80084b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80084b8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80084bc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80084c0:	d022      	beq.n	8008508 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 80084c2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80084c6:	d81b      	bhi.n	8008500 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d003      	beq.n	80084d4 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 80084cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80084d0:	d00b      	beq.n	80084ea <HAL_RCCEx_PeriphCLKConfig+0xf22>
 80084d2:	e015      	b.n	8008500 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80084d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80084d8:	3308      	adds	r3, #8
 80084da:	2100      	movs	r1, #0
 80084dc:	4618      	mov	r0, r3
 80084de:	f001 fc0d 	bl	8009cfc <RCCEx_PLL2_Config>
 80084e2:	4603      	mov	r3, r0
 80084e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80084e8:	e00f      	b.n	800850a <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80084ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80084ee:	3328      	adds	r3, #40	@ 0x28
 80084f0:	2102      	movs	r1, #2
 80084f2:	4618      	mov	r0, r3
 80084f4:	f001 fcb4 	bl	8009e60 <RCCEx_PLL3_Config>
 80084f8:	4603      	mov	r3, r0
 80084fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80084fe:	e004      	b.n	800850a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008500:	2301      	movs	r3, #1
 8008502:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008506:	e000      	b.n	800850a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8008508:	bf00      	nop
    }

    if (ret == HAL_OK)
 800850a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800850e:	2b00      	cmp	r3, #0
 8008510:	d10b      	bne.n	800852a <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008512:	4b4b      	ldr	r3, [pc, #300]	@ (8008640 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008514:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008516:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800851a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800851e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008522:	4a47      	ldr	r2, [pc, #284]	@ (8008640 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008524:	430b      	orrs	r3, r1
 8008526:	6593      	str	r3, [r2, #88]	@ 0x58
 8008528:	e003      	b.n	8008532 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800852a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800852e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008532:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008536:	e9d3 2300 	ldrd	r2, r3, [r3]
 800853a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800853e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008540:	2300      	movs	r3, #0
 8008542:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008544:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8008548:	460b      	mov	r3, r1
 800854a:	4313      	orrs	r3, r2
 800854c:	d03b      	beq.n	80085c6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800854e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008552:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008556:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800855a:	d01f      	beq.n	800859c <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800855c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008560:	d818      	bhi.n	8008594 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8008562:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008566:	d003      	beq.n	8008570 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8008568:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800856c:	d007      	beq.n	800857e <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800856e:	e011      	b.n	8008594 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008570:	4b33      	ldr	r3, [pc, #204]	@ (8008640 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008572:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008574:	4a32      	ldr	r2, [pc, #200]	@ (8008640 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008576:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800857a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800857c:	e00f      	b.n	800859e <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800857e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008582:	3328      	adds	r3, #40	@ 0x28
 8008584:	2101      	movs	r1, #1
 8008586:	4618      	mov	r0, r3
 8008588:	f001 fc6a 	bl	8009e60 <RCCEx_PLL3_Config>
 800858c:	4603      	mov	r3, r0
 800858e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8008592:	e004      	b.n	800859e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008594:	2301      	movs	r3, #1
 8008596:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800859a:	e000      	b.n	800859e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800859c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800859e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d10b      	bne.n	80085be <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80085a6:	4b26      	ldr	r3, [pc, #152]	@ (8008640 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80085a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80085aa:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80085ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80085b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80085b6:	4a22      	ldr	r2, [pc, #136]	@ (8008640 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80085b8:	430b      	orrs	r3, r1
 80085ba:	6553      	str	r3, [r2, #84]	@ 0x54
 80085bc:	e003      	b.n	80085c6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80085be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80085c2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80085c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80085ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085ce:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80085d2:	673b      	str	r3, [r7, #112]	@ 0x70
 80085d4:	2300      	movs	r3, #0
 80085d6:	677b      	str	r3, [r7, #116]	@ 0x74
 80085d8:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80085dc:	460b      	mov	r3, r1
 80085de:	4313      	orrs	r3, r2
 80085e0:	d034      	beq.n	800864c <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80085e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80085e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d003      	beq.n	80085f4 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 80085ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80085f0:	d007      	beq.n	8008602 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 80085f2:	e011      	b.n	8008618 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80085f4:	4b12      	ldr	r3, [pc, #72]	@ (8008640 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80085f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085f8:	4a11      	ldr	r2, [pc, #68]	@ (8008640 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80085fa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80085fe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8008600:	e00e      	b.n	8008620 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008602:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008606:	3308      	adds	r3, #8
 8008608:	2102      	movs	r1, #2
 800860a:	4618      	mov	r0, r3
 800860c:	f001 fb76 	bl	8009cfc <RCCEx_PLL2_Config>
 8008610:	4603      	mov	r3, r0
 8008612:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8008616:	e003      	b.n	8008620 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8008618:	2301      	movs	r3, #1
 800861a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800861e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008620:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008624:	2b00      	cmp	r3, #0
 8008626:	d10d      	bne.n	8008644 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8008628:	4b05      	ldr	r3, [pc, #20]	@ (8008640 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800862a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800862c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008630:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008634:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008636:	4a02      	ldr	r2, [pc, #8]	@ (8008640 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008638:	430b      	orrs	r3, r1
 800863a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800863c:	e006      	b.n	800864c <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800863e:	bf00      	nop
 8008640:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008644:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008648:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800864c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008650:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008654:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8008658:	66bb      	str	r3, [r7, #104]	@ 0x68
 800865a:	2300      	movs	r3, #0
 800865c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800865e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8008662:	460b      	mov	r3, r1
 8008664:	4313      	orrs	r3, r2
 8008666:	d00c      	beq.n	8008682 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008668:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800866c:	3328      	adds	r3, #40	@ 0x28
 800866e:	2102      	movs	r1, #2
 8008670:	4618      	mov	r0, r3
 8008672:	f001 fbf5 	bl	8009e60 <RCCEx_PLL3_Config>
 8008676:	4603      	mov	r3, r0
 8008678:	2b00      	cmp	r3, #0
 800867a:	d002      	beq.n	8008682 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800867c:	2301      	movs	r3, #1
 800867e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8008682:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800868a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800868e:	663b      	str	r3, [r7, #96]	@ 0x60
 8008690:	2300      	movs	r3, #0
 8008692:	667b      	str	r3, [r7, #100]	@ 0x64
 8008694:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8008698:	460b      	mov	r3, r1
 800869a:	4313      	orrs	r3, r2
 800869c:	d038      	beq.n	8008710 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800869e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80086a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80086a6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80086aa:	d018      	beq.n	80086de <HAL_RCCEx_PeriphCLKConfig+0x1116>
 80086ac:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80086b0:	d811      	bhi.n	80086d6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80086b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80086b6:	d014      	beq.n	80086e2 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 80086b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80086bc:	d80b      	bhi.n	80086d6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d011      	beq.n	80086e6 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 80086c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80086c6:	d106      	bne.n	80086d6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80086c8:	4bc3      	ldr	r3, [pc, #780]	@ (80089d8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80086ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086cc:	4ac2      	ldr	r2, [pc, #776]	@ (80089d8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80086ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80086d2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80086d4:	e008      	b.n	80086e8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80086d6:	2301      	movs	r3, #1
 80086d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80086dc:	e004      	b.n	80086e8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80086de:	bf00      	nop
 80086e0:	e002      	b.n	80086e8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80086e2:	bf00      	nop
 80086e4:	e000      	b.n	80086e8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80086e6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80086e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d10b      	bne.n	8008708 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80086f0:	4bb9      	ldr	r3, [pc, #740]	@ (80089d8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80086f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80086f4:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80086f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80086fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008700:	4ab5      	ldr	r2, [pc, #724]	@ (80089d8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008702:	430b      	orrs	r3, r1
 8008704:	6553      	str	r3, [r2, #84]	@ 0x54
 8008706:	e003      	b.n	8008710 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008708:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800870c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8008710:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008714:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008718:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800871c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800871e:	2300      	movs	r3, #0
 8008720:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008722:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8008726:	460b      	mov	r3, r1
 8008728:	4313      	orrs	r3, r2
 800872a:	d009      	beq.n	8008740 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800872c:	4baa      	ldr	r3, [pc, #680]	@ (80089d8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800872e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008730:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8008734:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008738:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800873a:	4aa7      	ldr	r2, [pc, #668]	@ (80089d8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800873c:	430b      	orrs	r3, r1
 800873e:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8008740:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008744:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008748:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800874c:	653b      	str	r3, [r7, #80]	@ 0x50
 800874e:	2300      	movs	r3, #0
 8008750:	657b      	str	r3, [r7, #84]	@ 0x54
 8008752:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8008756:	460b      	mov	r3, r1
 8008758:	4313      	orrs	r3, r2
 800875a:	d00a      	beq.n	8008772 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800875c:	4b9e      	ldr	r3, [pc, #632]	@ (80089d8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800875e:	691b      	ldr	r3, [r3, #16]
 8008760:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8008764:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008768:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800876c:	4a9a      	ldr	r2, [pc, #616]	@ (80089d8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800876e:	430b      	orrs	r3, r1
 8008770:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8008772:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008776:	e9d3 2300 	ldrd	r2, r3, [r3]
 800877a:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800877e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008780:	2300      	movs	r3, #0
 8008782:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008784:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8008788:	460b      	mov	r3, r1
 800878a:	4313      	orrs	r3, r2
 800878c:	d009      	beq.n	80087a2 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800878e:	4b92      	ldr	r3, [pc, #584]	@ (80089d8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008790:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008792:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8008796:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800879a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800879c:	4a8e      	ldr	r2, [pc, #568]	@ (80089d8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800879e:	430b      	orrs	r3, r1
 80087a0:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80087a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80087a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087aa:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80087ae:	643b      	str	r3, [r7, #64]	@ 0x40
 80087b0:	2300      	movs	r3, #0
 80087b2:	647b      	str	r3, [r7, #68]	@ 0x44
 80087b4:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80087b8:	460b      	mov	r3, r1
 80087ba:	4313      	orrs	r3, r2
 80087bc:	d00e      	beq.n	80087dc <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80087be:	4b86      	ldr	r3, [pc, #536]	@ (80089d8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80087c0:	691b      	ldr	r3, [r3, #16]
 80087c2:	4a85      	ldr	r2, [pc, #532]	@ (80089d8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80087c4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80087c8:	6113      	str	r3, [r2, #16]
 80087ca:	4b83      	ldr	r3, [pc, #524]	@ (80089d8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80087cc:	6919      	ldr	r1, [r3, #16]
 80087ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80087d2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80087d6:	4a80      	ldr	r2, [pc, #512]	@ (80089d8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80087d8:	430b      	orrs	r3, r1
 80087da:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80087dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80087e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087e4:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80087e8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80087ea:	2300      	movs	r3, #0
 80087ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80087ee:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80087f2:	460b      	mov	r3, r1
 80087f4:	4313      	orrs	r3, r2
 80087f6:	d009      	beq.n	800880c <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80087f8:	4b77      	ldr	r3, [pc, #476]	@ (80089d8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80087fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80087fc:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8008800:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008804:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008806:	4a74      	ldr	r2, [pc, #464]	@ (80089d8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008808:	430b      	orrs	r3, r1
 800880a:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800880c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008810:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008814:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8008818:	633b      	str	r3, [r7, #48]	@ 0x30
 800881a:	2300      	movs	r3, #0
 800881c:	637b      	str	r3, [r7, #52]	@ 0x34
 800881e:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8008822:	460b      	mov	r3, r1
 8008824:	4313      	orrs	r3, r2
 8008826:	d00a      	beq.n	800883e <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008828:	4b6b      	ldr	r3, [pc, #428]	@ (80089d8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800882a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800882c:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8008830:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008834:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008838:	4a67      	ldr	r2, [pc, #412]	@ (80089d8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800883a:	430b      	orrs	r3, r1
 800883c:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800883e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008842:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008846:	2100      	movs	r1, #0
 8008848:	62b9      	str	r1, [r7, #40]	@ 0x28
 800884a:	f003 0301 	and.w	r3, r3, #1
 800884e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008850:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8008854:	460b      	mov	r3, r1
 8008856:	4313      	orrs	r3, r2
 8008858:	d011      	beq.n	800887e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800885a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800885e:	3308      	adds	r3, #8
 8008860:	2100      	movs	r1, #0
 8008862:	4618      	mov	r0, r3
 8008864:	f001 fa4a 	bl	8009cfc <RCCEx_PLL2_Config>
 8008868:	4603      	mov	r3, r0
 800886a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800886e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008872:	2b00      	cmp	r3, #0
 8008874:	d003      	beq.n	800887e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008876:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800887a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800887e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008882:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008886:	2100      	movs	r1, #0
 8008888:	6239      	str	r1, [r7, #32]
 800888a:	f003 0302 	and.w	r3, r3, #2
 800888e:	627b      	str	r3, [r7, #36]	@ 0x24
 8008890:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8008894:	460b      	mov	r3, r1
 8008896:	4313      	orrs	r3, r2
 8008898:	d011      	beq.n	80088be <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800889a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800889e:	3308      	adds	r3, #8
 80088a0:	2101      	movs	r1, #1
 80088a2:	4618      	mov	r0, r3
 80088a4:	f001 fa2a 	bl	8009cfc <RCCEx_PLL2_Config>
 80088a8:	4603      	mov	r3, r0
 80088aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80088ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d003      	beq.n	80088be <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80088b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80088ba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80088be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80088c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088c6:	2100      	movs	r1, #0
 80088c8:	61b9      	str	r1, [r7, #24]
 80088ca:	f003 0304 	and.w	r3, r3, #4
 80088ce:	61fb      	str	r3, [r7, #28]
 80088d0:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80088d4:	460b      	mov	r3, r1
 80088d6:	4313      	orrs	r3, r2
 80088d8:	d011      	beq.n	80088fe <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80088da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80088de:	3308      	adds	r3, #8
 80088e0:	2102      	movs	r1, #2
 80088e2:	4618      	mov	r0, r3
 80088e4:	f001 fa0a 	bl	8009cfc <RCCEx_PLL2_Config>
 80088e8:	4603      	mov	r3, r0
 80088ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80088ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d003      	beq.n	80088fe <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80088f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80088fa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80088fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008902:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008906:	2100      	movs	r1, #0
 8008908:	6139      	str	r1, [r7, #16]
 800890a:	f003 0308 	and.w	r3, r3, #8
 800890e:	617b      	str	r3, [r7, #20]
 8008910:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8008914:	460b      	mov	r3, r1
 8008916:	4313      	orrs	r3, r2
 8008918:	d011      	beq.n	800893e <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800891a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800891e:	3328      	adds	r3, #40	@ 0x28
 8008920:	2100      	movs	r1, #0
 8008922:	4618      	mov	r0, r3
 8008924:	f001 fa9c 	bl	8009e60 <RCCEx_PLL3_Config>
 8008928:	4603      	mov	r3, r0
 800892a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800892e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008932:	2b00      	cmp	r3, #0
 8008934:	d003      	beq.n	800893e <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008936:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800893a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800893e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008942:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008946:	2100      	movs	r1, #0
 8008948:	60b9      	str	r1, [r7, #8]
 800894a:	f003 0310 	and.w	r3, r3, #16
 800894e:	60fb      	str	r3, [r7, #12]
 8008950:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8008954:	460b      	mov	r3, r1
 8008956:	4313      	orrs	r3, r2
 8008958:	d011      	beq.n	800897e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800895a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800895e:	3328      	adds	r3, #40	@ 0x28
 8008960:	2101      	movs	r1, #1
 8008962:	4618      	mov	r0, r3
 8008964:	f001 fa7c 	bl	8009e60 <RCCEx_PLL3_Config>
 8008968:	4603      	mov	r3, r0
 800896a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800896e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008972:	2b00      	cmp	r3, #0
 8008974:	d003      	beq.n	800897e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008976:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800897a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800897e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008982:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008986:	2100      	movs	r1, #0
 8008988:	6039      	str	r1, [r7, #0]
 800898a:	f003 0320 	and.w	r3, r3, #32
 800898e:	607b      	str	r3, [r7, #4]
 8008990:	e9d7 1200 	ldrd	r1, r2, [r7]
 8008994:	460b      	mov	r3, r1
 8008996:	4313      	orrs	r3, r2
 8008998:	d011      	beq.n	80089be <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800899a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800899e:	3328      	adds	r3, #40	@ 0x28
 80089a0:	2102      	movs	r1, #2
 80089a2:	4618      	mov	r0, r3
 80089a4:	f001 fa5c 	bl	8009e60 <RCCEx_PLL3_Config>
 80089a8:	4603      	mov	r3, r0
 80089aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80089ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d003      	beq.n	80089be <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80089b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80089ba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 80089be:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d101      	bne.n	80089ca <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 80089c6:	2300      	movs	r3, #0
 80089c8:	e000      	b.n	80089cc <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 80089ca:	2301      	movs	r3, #1
}
 80089cc:	4618      	mov	r0, r3
 80089ce:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80089d2:	46bd      	mov	sp, r7
 80089d4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80089d8:	58024400 	.word	0x58024400

080089dc <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 80089dc:	b580      	push	{r7, lr}
 80089de:	b090      	sub	sp, #64	@ 0x40
 80089e0:	af00      	add	r7, sp, #0
 80089e2:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80089e6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80089ea:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 80089ee:	430b      	orrs	r3, r1
 80089f0:	f040 8094 	bne.w	8008b1c <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 80089f4:	4b9e      	ldr	r3, [pc, #632]	@ (8008c70 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80089f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80089f8:	f003 0307 	and.w	r3, r3, #7
 80089fc:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80089fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a00:	2b04      	cmp	r3, #4
 8008a02:	f200 8087 	bhi.w	8008b14 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8008a06:	a201      	add	r2, pc, #4	@ (adr r2, 8008a0c <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8008a08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a0c:	08008a21 	.word	0x08008a21
 8008a10:	08008a49 	.word	0x08008a49
 8008a14:	08008a71 	.word	0x08008a71
 8008a18:	08008b0d 	.word	0x08008b0d
 8008a1c:	08008a99 	.word	0x08008a99
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008a20:	4b93      	ldr	r3, [pc, #588]	@ (8008c70 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008a28:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008a2c:	d108      	bne.n	8008a40 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008a2e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008a32:	4618      	mov	r0, r3
 8008a34:	f001 f810 	bl	8009a58 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008a38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008a3c:	f000 bd45 	b.w	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008a40:	2300      	movs	r3, #0
 8008a42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a44:	f000 bd41 	b.w	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008a48:	4b89      	ldr	r3, [pc, #548]	@ (8008c70 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008a50:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008a54:	d108      	bne.n	8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008a56:	f107 0318 	add.w	r3, r7, #24
 8008a5a:	4618      	mov	r0, r3
 8008a5c:	f000 fd54 	bl	8009508 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008a60:	69bb      	ldr	r3, [r7, #24]
 8008a62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008a64:	f000 bd31 	b.w	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008a68:	2300      	movs	r3, #0
 8008a6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a6c:	f000 bd2d 	b.w	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008a70:	4b7f      	ldr	r3, [pc, #508]	@ (8008c70 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008a78:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008a7c:	d108      	bne.n	8008a90 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008a7e:	f107 030c 	add.w	r3, r7, #12
 8008a82:	4618      	mov	r0, r3
 8008a84:	f000 fe94 	bl	80097b0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008a8c:	f000 bd1d 	b.w	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008a90:	2300      	movs	r3, #0
 8008a92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a94:	f000 bd19 	b.w	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008a98:	4b75      	ldr	r3, [pc, #468]	@ (8008c70 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008a9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008a9c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008aa0:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008aa2:	4b73      	ldr	r3, [pc, #460]	@ (8008c70 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	f003 0304 	and.w	r3, r3, #4
 8008aaa:	2b04      	cmp	r3, #4
 8008aac:	d10c      	bne.n	8008ac8 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8008aae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d109      	bne.n	8008ac8 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008ab4:	4b6e      	ldr	r3, [pc, #440]	@ (8008c70 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	08db      	lsrs	r3, r3, #3
 8008aba:	f003 0303 	and.w	r3, r3, #3
 8008abe:	4a6d      	ldr	r2, [pc, #436]	@ (8008c74 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8008ac0:	fa22 f303 	lsr.w	r3, r2, r3
 8008ac4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008ac6:	e01f      	b.n	8008b08 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008ac8:	4b69      	ldr	r3, [pc, #420]	@ (8008c70 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008ad0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008ad4:	d106      	bne.n	8008ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8008ad6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ad8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008adc:	d102      	bne.n	8008ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008ade:	4b66      	ldr	r3, [pc, #408]	@ (8008c78 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8008ae0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008ae2:	e011      	b.n	8008b08 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008ae4:	4b62      	ldr	r3, [pc, #392]	@ (8008c70 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008aec:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008af0:	d106      	bne.n	8008b00 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8008af2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008af4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008af8:	d102      	bne.n	8008b00 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008afa:	4b60      	ldr	r3, [pc, #384]	@ (8008c7c <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8008afc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008afe:	e003      	b.n	8008b08 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008b00:	2300      	movs	r3, #0
 8008b02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008b04:	f000 bce1 	b.w	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008b08:	f000 bcdf 	b.w	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008b0c:	4b5c      	ldr	r3, [pc, #368]	@ (8008c80 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8008b0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008b10:	f000 bcdb 	b.w	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8008b14:	2300      	movs	r3, #0
 8008b16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008b18:	f000 bcd7 	b.w	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8008b1c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008b20:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8008b24:	430b      	orrs	r3, r1
 8008b26:	f040 80ad 	bne.w	8008c84 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8008b2a:	4b51      	ldr	r3, [pc, #324]	@ (8008c70 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008b2c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008b2e:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8008b32:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8008b34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b36:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008b3a:	d056      	beq.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8008b3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b3e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008b42:	f200 8090 	bhi.w	8008c66 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8008b46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b48:	2bc0      	cmp	r3, #192	@ 0xc0
 8008b4a:	f000 8088 	beq.w	8008c5e <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8008b4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b50:	2bc0      	cmp	r3, #192	@ 0xc0
 8008b52:	f200 8088 	bhi.w	8008c66 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8008b56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b58:	2b80      	cmp	r3, #128	@ 0x80
 8008b5a:	d032      	beq.n	8008bc2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8008b5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b5e:	2b80      	cmp	r3, #128	@ 0x80
 8008b60:	f200 8081 	bhi.w	8008c66 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8008b64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d003      	beq.n	8008b72 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8008b6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b6c:	2b40      	cmp	r3, #64	@ 0x40
 8008b6e:	d014      	beq.n	8008b9a <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8008b70:	e079      	b.n	8008c66 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008b72:	4b3f      	ldr	r3, [pc, #252]	@ (8008c70 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008b7a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008b7e:	d108      	bne.n	8008b92 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008b80:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008b84:	4618      	mov	r0, r3
 8008b86:	f000 ff67 	bl	8009a58 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008b8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008b8e:	f000 bc9c 	b.w	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008b92:	2300      	movs	r3, #0
 8008b94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008b96:	f000 bc98 	b.w	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008b9a:	4b35      	ldr	r3, [pc, #212]	@ (8008c70 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008ba2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008ba6:	d108      	bne.n	8008bba <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008ba8:	f107 0318 	add.w	r3, r7, #24
 8008bac:	4618      	mov	r0, r3
 8008bae:	f000 fcab 	bl	8009508 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008bb2:	69bb      	ldr	r3, [r7, #24]
 8008bb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008bb6:	f000 bc88 	b.w	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008bba:	2300      	movs	r3, #0
 8008bbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008bbe:	f000 bc84 	b.w	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008bc2:	4b2b      	ldr	r3, [pc, #172]	@ (8008c70 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008bca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008bce:	d108      	bne.n	8008be2 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008bd0:	f107 030c 	add.w	r3, r7, #12
 8008bd4:	4618      	mov	r0, r3
 8008bd6:	f000 fdeb 	bl	80097b0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008bde:	f000 bc74 	b.w	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008be2:	2300      	movs	r3, #0
 8008be4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008be6:	f000 bc70 	b.w	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008bea:	4b21      	ldr	r3, [pc, #132]	@ (8008c70 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008bec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008bee:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008bf2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008bf4:	4b1e      	ldr	r3, [pc, #120]	@ (8008c70 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	f003 0304 	and.w	r3, r3, #4
 8008bfc:	2b04      	cmp	r3, #4
 8008bfe:	d10c      	bne.n	8008c1a <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8008c00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d109      	bne.n	8008c1a <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008c06:	4b1a      	ldr	r3, [pc, #104]	@ (8008c70 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	08db      	lsrs	r3, r3, #3
 8008c0c:	f003 0303 	and.w	r3, r3, #3
 8008c10:	4a18      	ldr	r2, [pc, #96]	@ (8008c74 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8008c12:	fa22 f303 	lsr.w	r3, r2, r3
 8008c16:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008c18:	e01f      	b.n	8008c5a <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008c1a:	4b15      	ldr	r3, [pc, #84]	@ (8008c70 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c22:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008c26:	d106      	bne.n	8008c36 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8008c28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c2a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008c2e:	d102      	bne.n	8008c36 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008c30:	4b11      	ldr	r3, [pc, #68]	@ (8008c78 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8008c32:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008c34:	e011      	b.n	8008c5a <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008c36:	4b0e      	ldr	r3, [pc, #56]	@ (8008c70 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008c3e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008c42:	d106      	bne.n	8008c52 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8008c44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c46:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008c4a:	d102      	bne.n	8008c52 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008c4c:	4b0b      	ldr	r3, [pc, #44]	@ (8008c7c <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8008c4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008c50:	e003      	b.n	8008c5a <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008c52:	2300      	movs	r3, #0
 8008c54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008c56:	f000 bc38 	b.w	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008c5a:	f000 bc36 	b.w	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008c5e:	4b08      	ldr	r3, [pc, #32]	@ (8008c80 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8008c60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c62:	f000 bc32 	b.w	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8008c66:	2300      	movs	r3, #0
 8008c68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c6a:	f000 bc2e 	b.w	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008c6e:	bf00      	nop
 8008c70:	58024400 	.word	0x58024400
 8008c74:	03d09000 	.word	0x03d09000
 8008c78:	003d0900 	.word	0x003d0900
 8008c7c:	017d7840 	.word	0x017d7840
 8008c80:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8008c84:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008c88:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8008c8c:	430b      	orrs	r3, r1
 8008c8e:	f040 809c 	bne.w	8008dca <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8008c92:	4b9e      	ldr	r3, [pc, #632]	@ (8008f0c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008c94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c96:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8008c9a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8008c9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c9e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008ca2:	d054      	beq.n	8008d4e <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8008ca4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ca6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008caa:	f200 808b 	bhi.w	8008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8008cae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cb0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8008cb4:	f000 8083 	beq.w	8008dbe <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8008cb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cba:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8008cbe:	f200 8081 	bhi.w	8008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8008cc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cc4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008cc8:	d02f      	beq.n	8008d2a <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 8008cca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ccc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008cd0:	d878      	bhi.n	8008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8008cd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d004      	beq.n	8008ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8008cd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cda:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008cde:	d012      	beq.n	8008d06 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8008ce0:	e070      	b.n	8008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008ce2:	4b8a      	ldr	r3, [pc, #552]	@ (8008f0c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008cea:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008cee:	d107      	bne.n	8008d00 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008cf0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008cf4:	4618      	mov	r0, r3
 8008cf6:	f000 feaf 	bl	8009a58 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008cfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008cfe:	e3e4      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008d00:	2300      	movs	r3, #0
 8008d02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d04:	e3e1      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008d06:	4b81      	ldr	r3, [pc, #516]	@ (8008f0c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008d0e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008d12:	d107      	bne.n	8008d24 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008d14:	f107 0318 	add.w	r3, r7, #24
 8008d18:	4618      	mov	r0, r3
 8008d1a:	f000 fbf5 	bl	8009508 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008d1e:	69bb      	ldr	r3, [r7, #24]
 8008d20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008d22:	e3d2      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008d24:	2300      	movs	r3, #0
 8008d26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d28:	e3cf      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008d2a:	4b78      	ldr	r3, [pc, #480]	@ (8008f0c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008d32:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008d36:	d107      	bne.n	8008d48 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008d38:	f107 030c 	add.w	r3, r7, #12
 8008d3c:	4618      	mov	r0, r3
 8008d3e:	f000 fd37 	bl	80097b0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008d46:	e3c0      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008d48:	2300      	movs	r3, #0
 8008d4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d4c:	e3bd      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008d4e:	4b6f      	ldr	r3, [pc, #444]	@ (8008f0c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008d50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008d52:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008d56:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008d58:	4b6c      	ldr	r3, [pc, #432]	@ (8008f0c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	f003 0304 	and.w	r3, r3, #4
 8008d60:	2b04      	cmp	r3, #4
 8008d62:	d10c      	bne.n	8008d7e <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8008d64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d109      	bne.n	8008d7e <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008d6a:	4b68      	ldr	r3, [pc, #416]	@ (8008f0c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	08db      	lsrs	r3, r3, #3
 8008d70:	f003 0303 	and.w	r3, r3, #3
 8008d74:	4a66      	ldr	r2, [pc, #408]	@ (8008f10 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8008d76:	fa22 f303 	lsr.w	r3, r2, r3
 8008d7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008d7c:	e01e      	b.n	8008dbc <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008d7e:	4b63      	ldr	r3, [pc, #396]	@ (8008f0c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008d86:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008d8a:	d106      	bne.n	8008d9a <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8008d8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d8e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008d92:	d102      	bne.n	8008d9a <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008d94:	4b5f      	ldr	r3, [pc, #380]	@ (8008f14 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8008d96:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008d98:	e010      	b.n	8008dbc <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008d9a:	4b5c      	ldr	r3, [pc, #368]	@ (8008f0c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008da2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008da6:	d106      	bne.n	8008db6 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 8008da8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008daa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008dae:	d102      	bne.n	8008db6 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008db0:	4b59      	ldr	r3, [pc, #356]	@ (8008f18 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8008db2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008db4:	e002      	b.n	8008dbc <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008db6:	2300      	movs	r3, #0
 8008db8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008dba:	e386      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008dbc:	e385      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008dbe:	4b57      	ldr	r3, [pc, #348]	@ (8008f1c <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8008dc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008dc2:	e382      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8008dc4:	2300      	movs	r3, #0
 8008dc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008dc8:	e37f      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8008dca:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008dce:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8008dd2:	430b      	orrs	r3, r1
 8008dd4:	f040 80a7 	bne.w	8008f26 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8008dd8:	4b4c      	ldr	r3, [pc, #304]	@ (8008f0c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008dda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008ddc:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8008de0:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8008de2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008de4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008de8:	d055      	beq.n	8008e96 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 8008dea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dec:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008df0:	f200 8096 	bhi.w	8008f20 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8008df4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008df6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008dfa:	f000 8084 	beq.w	8008f06 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8008dfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e00:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008e04:	f200 808c 	bhi.w	8008f20 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8008e08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e0a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008e0e:	d030      	beq.n	8008e72 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 8008e10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e12:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008e16:	f200 8083 	bhi.w	8008f20 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8008e1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d004      	beq.n	8008e2a <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8008e20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e22:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008e26:	d012      	beq.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8008e28:	e07a      	b.n	8008f20 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008e2a:	4b38      	ldr	r3, [pc, #224]	@ (8008f0c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008e32:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008e36:	d107      	bne.n	8008e48 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008e38:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008e3c:	4618      	mov	r0, r3
 8008e3e:	f000 fe0b 	bl	8009a58 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008e42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e44:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008e46:	e340      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008e48:	2300      	movs	r3, #0
 8008e4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e4c:	e33d      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008e4e:	4b2f      	ldr	r3, [pc, #188]	@ (8008f0c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008e56:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008e5a:	d107      	bne.n	8008e6c <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008e5c:	f107 0318 	add.w	r3, r7, #24
 8008e60:	4618      	mov	r0, r3
 8008e62:	f000 fb51 	bl	8009508 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008e66:	69bb      	ldr	r3, [r7, #24]
 8008e68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008e6a:	e32e      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008e6c:	2300      	movs	r3, #0
 8008e6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e70:	e32b      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008e72:	4b26      	ldr	r3, [pc, #152]	@ (8008f0c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008e7a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008e7e:	d107      	bne.n	8008e90 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008e80:	f107 030c 	add.w	r3, r7, #12
 8008e84:	4618      	mov	r0, r3
 8008e86:	f000 fc93 	bl	80097b0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008e8e:	e31c      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008e90:	2300      	movs	r3, #0
 8008e92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e94:	e319      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008e96:	4b1d      	ldr	r3, [pc, #116]	@ (8008f0c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008e98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008e9a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008e9e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008ea0:	4b1a      	ldr	r3, [pc, #104]	@ (8008f0c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	f003 0304 	and.w	r3, r3, #4
 8008ea8:	2b04      	cmp	r3, #4
 8008eaa:	d10c      	bne.n	8008ec6 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8008eac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d109      	bne.n	8008ec6 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008eb2:	4b16      	ldr	r3, [pc, #88]	@ (8008f0c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	08db      	lsrs	r3, r3, #3
 8008eb8:	f003 0303 	and.w	r3, r3, #3
 8008ebc:	4a14      	ldr	r2, [pc, #80]	@ (8008f10 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8008ebe:	fa22 f303 	lsr.w	r3, r2, r3
 8008ec2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008ec4:	e01e      	b.n	8008f04 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008ec6:	4b11      	ldr	r3, [pc, #68]	@ (8008f0c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008ece:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008ed2:	d106      	bne.n	8008ee2 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8008ed4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ed6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008eda:	d102      	bne.n	8008ee2 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008edc:	4b0d      	ldr	r3, [pc, #52]	@ (8008f14 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8008ede:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008ee0:	e010      	b.n	8008f04 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008ee2:	4b0a      	ldr	r3, [pc, #40]	@ (8008f0c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008eea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008eee:	d106      	bne.n	8008efe <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8008ef0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ef2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008ef6:	d102      	bne.n	8008efe <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008ef8:	4b07      	ldr	r3, [pc, #28]	@ (8008f18 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8008efa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008efc:	e002      	b.n	8008f04 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008efe:	2300      	movs	r3, #0
 8008f00:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008f02:	e2e2      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008f04:	e2e1      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008f06:	4b05      	ldr	r3, [pc, #20]	@ (8008f1c <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8008f08:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008f0a:	e2de      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008f0c:	58024400 	.word	0x58024400
 8008f10:	03d09000 	.word	0x03d09000
 8008f14:	003d0900 	.word	0x003d0900
 8008f18:	017d7840 	.word	0x017d7840
 8008f1c:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 8008f20:	2300      	movs	r3, #0
 8008f22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008f24:	e2d1      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8008f26:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008f2a:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8008f2e:	430b      	orrs	r3, r1
 8008f30:	f040 809c 	bne.w	800906c <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8008f34:	4b93      	ldr	r3, [pc, #588]	@ (8009184 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008f36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008f38:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8008f3c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008f3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f40:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008f44:	d054      	beq.n	8008ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8008f46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f48:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008f4c:	f200 808b 	bhi.w	8009066 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8008f50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f52:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008f56:	f000 8083 	beq.w	8009060 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8008f5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f5c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008f60:	f200 8081 	bhi.w	8009066 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8008f64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f66:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008f6a:	d02f      	beq.n	8008fcc <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8008f6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f6e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008f72:	d878      	bhi.n	8009066 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8008f74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d004      	beq.n	8008f84 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8008f7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f7c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008f80:	d012      	beq.n	8008fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8008f82:	e070      	b.n	8009066 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008f84:	4b7f      	ldr	r3, [pc, #508]	@ (8009184 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008f8c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008f90:	d107      	bne.n	8008fa2 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008f92:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008f96:	4618      	mov	r0, r3
 8008f98:	f000 fd5e 	bl	8009a58 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008f9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008fa0:	e293      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008fa2:	2300      	movs	r3, #0
 8008fa4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008fa6:	e290      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008fa8:	4b76      	ldr	r3, [pc, #472]	@ (8009184 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008fb0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008fb4:	d107      	bne.n	8008fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008fb6:	f107 0318 	add.w	r3, r7, #24
 8008fba:	4618      	mov	r0, r3
 8008fbc:	f000 faa4 	bl	8009508 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008fc0:	69bb      	ldr	r3, [r7, #24]
 8008fc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008fc4:	e281      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008fc6:	2300      	movs	r3, #0
 8008fc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008fca:	e27e      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008fcc:	4b6d      	ldr	r3, [pc, #436]	@ (8009184 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008fd4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008fd8:	d107      	bne.n	8008fea <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008fda:	f107 030c 	add.w	r3, r7, #12
 8008fde:	4618      	mov	r0, r3
 8008fe0:	f000 fbe6 	bl	80097b0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008fe8:	e26f      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008fea:	2300      	movs	r3, #0
 8008fec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008fee:	e26c      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008ff0:	4b64      	ldr	r3, [pc, #400]	@ (8009184 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008ff2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008ff4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008ff8:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008ffa:	4b62      	ldr	r3, [pc, #392]	@ (8009184 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	f003 0304 	and.w	r3, r3, #4
 8009002:	2b04      	cmp	r3, #4
 8009004:	d10c      	bne.n	8009020 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 8009006:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009008:	2b00      	cmp	r3, #0
 800900a:	d109      	bne.n	8009020 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800900c:	4b5d      	ldr	r3, [pc, #372]	@ (8009184 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	08db      	lsrs	r3, r3, #3
 8009012:	f003 0303 	and.w	r3, r3, #3
 8009016:	4a5c      	ldr	r2, [pc, #368]	@ (8009188 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8009018:	fa22 f303 	lsr.w	r3, r2, r3
 800901c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800901e:	e01e      	b.n	800905e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009020:	4b58      	ldr	r3, [pc, #352]	@ (8009184 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009028:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800902c:	d106      	bne.n	800903c <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800902e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009030:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009034:	d102      	bne.n	800903c <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8009036:	4b55      	ldr	r3, [pc, #340]	@ (800918c <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8009038:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800903a:	e010      	b.n	800905e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800903c:	4b51      	ldr	r3, [pc, #324]	@ (8009184 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009044:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009048:	d106      	bne.n	8009058 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800904a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800904c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009050:	d102      	bne.n	8009058 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8009052:	4b4f      	ldr	r3, [pc, #316]	@ (8009190 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8009054:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009056:	e002      	b.n	800905e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8009058:	2300      	movs	r3, #0
 800905a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800905c:	e235      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800905e:	e234      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8009060:	4b4c      	ldr	r3, [pc, #304]	@ (8009194 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8009062:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009064:	e231      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8009066:	2300      	movs	r3, #0
 8009068:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800906a:	e22e      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800906c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009070:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8009074:	430b      	orrs	r3, r1
 8009076:	f040 808f 	bne.w	8009198 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800907a:	4b42      	ldr	r3, [pc, #264]	@ (8009184 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800907c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800907e:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8009082:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8009084:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009086:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800908a:	d06b      	beq.n	8009164 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800908c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800908e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009092:	d874      	bhi.n	800917e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8009094:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009096:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800909a:	d056      	beq.n	800914a <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800909c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800909e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80090a2:	d86c      	bhi.n	800917e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80090a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090a6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80090aa:	d03b      	beq.n	8009124 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 80090ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090ae:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80090b2:	d864      	bhi.n	800917e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80090b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090b6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80090ba:	d021      	beq.n	8009100 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 80090bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090be:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80090c2:	d85c      	bhi.n	800917e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80090c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d004      	beq.n	80090d4 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 80090ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80090d0:	d004      	beq.n	80090dc <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 80090d2:	e054      	b.n	800917e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 80090d4:	f7fe fa4c 	bl	8007570 <HAL_RCC_GetPCLK1Freq>
 80090d8:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80090da:	e1f6      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80090dc:	4b29      	ldr	r3, [pc, #164]	@ (8009184 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80090e4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80090e8:	d107      	bne.n	80090fa <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80090ea:	f107 0318 	add.w	r3, r7, #24
 80090ee:	4618      	mov	r0, r3
 80090f0:	f000 fa0a 	bl	8009508 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80090f4:	69fb      	ldr	r3, [r7, #28]
 80090f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80090f8:	e1e7      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80090fa:	2300      	movs	r3, #0
 80090fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80090fe:	e1e4      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009100:	4b20      	ldr	r3, [pc, #128]	@ (8009184 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009108:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800910c:	d107      	bne.n	800911e <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800910e:	f107 030c 	add.w	r3, r7, #12
 8009112:	4618      	mov	r0, r3
 8009114:	f000 fb4c 	bl	80097b0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009118:	693b      	ldr	r3, [r7, #16]
 800911a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800911c:	e1d5      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800911e:	2300      	movs	r3, #0
 8009120:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009122:	e1d2      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8009124:	4b17      	ldr	r3, [pc, #92]	@ (8009184 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	f003 0304 	and.w	r3, r3, #4
 800912c:	2b04      	cmp	r3, #4
 800912e:	d109      	bne.n	8009144 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009130:	4b14      	ldr	r3, [pc, #80]	@ (8009184 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	08db      	lsrs	r3, r3, #3
 8009136:	f003 0303 	and.w	r3, r3, #3
 800913a:	4a13      	ldr	r2, [pc, #76]	@ (8009188 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800913c:	fa22 f303 	lsr.w	r3, r2, r3
 8009140:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009142:	e1c2      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009144:	2300      	movs	r3, #0
 8009146:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009148:	e1bf      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800914a:	4b0e      	ldr	r3, [pc, #56]	@ (8009184 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009152:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009156:	d102      	bne.n	800915e <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8009158:	4b0c      	ldr	r3, [pc, #48]	@ (800918c <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800915a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800915c:	e1b5      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800915e:	2300      	movs	r3, #0
 8009160:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009162:	e1b2      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8009164:	4b07      	ldr	r3, [pc, #28]	@ (8009184 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800916c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009170:	d102      	bne.n	8009178 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8009172:	4b07      	ldr	r3, [pc, #28]	@ (8009190 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8009174:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009176:	e1a8      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009178:	2300      	movs	r3, #0
 800917a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800917c:	e1a5      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800917e:	2300      	movs	r3, #0
 8009180:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009182:	e1a2      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009184:	58024400 	.word	0x58024400
 8009188:	03d09000 	.word	0x03d09000
 800918c:	003d0900 	.word	0x003d0900
 8009190:	017d7840 	.word	0x017d7840
 8009194:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8009198:	e9d7 2300 	ldrd	r2, r3, [r7]
 800919c:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 80091a0:	430b      	orrs	r3, r1
 80091a2:	d173      	bne.n	800928c <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 80091a4:	4b9c      	ldr	r3, [pc, #624]	@ (8009418 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80091a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80091a8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80091ac:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80091ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091b0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80091b4:	d02f      	beq.n	8009216 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 80091b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091b8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80091bc:	d863      	bhi.n	8009286 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 80091be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d004      	beq.n	80091ce <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 80091c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80091ca:	d012      	beq.n	80091f2 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 80091cc:	e05b      	b.n	8009286 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80091ce:	4b92      	ldr	r3, [pc, #584]	@ (8009418 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80091d6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80091da:	d107      	bne.n	80091ec <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80091dc:	f107 0318 	add.w	r3, r7, #24
 80091e0:	4618      	mov	r0, r3
 80091e2:	f000 f991 	bl	8009508 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80091e6:	69bb      	ldr	r3, [r7, #24]
 80091e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80091ea:	e16e      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80091ec:	2300      	movs	r3, #0
 80091ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80091f0:	e16b      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80091f2:	4b89      	ldr	r3, [pc, #548]	@ (8009418 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80091fa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80091fe:	d107      	bne.n	8009210 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009200:	f107 030c 	add.w	r3, r7, #12
 8009204:	4618      	mov	r0, r3
 8009206:	f000 fad3 	bl	80097b0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800920a:	697b      	ldr	r3, [r7, #20]
 800920c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800920e:	e15c      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009210:	2300      	movs	r3, #0
 8009212:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009214:	e159      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009216:	4b80      	ldr	r3, [pc, #512]	@ (8009418 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009218:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800921a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800921e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009220:	4b7d      	ldr	r3, [pc, #500]	@ (8009418 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	f003 0304 	and.w	r3, r3, #4
 8009228:	2b04      	cmp	r3, #4
 800922a:	d10c      	bne.n	8009246 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800922c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800922e:	2b00      	cmp	r3, #0
 8009230:	d109      	bne.n	8009246 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009232:	4b79      	ldr	r3, [pc, #484]	@ (8009418 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	08db      	lsrs	r3, r3, #3
 8009238:	f003 0303 	and.w	r3, r3, #3
 800923c:	4a77      	ldr	r2, [pc, #476]	@ (800941c <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800923e:	fa22 f303 	lsr.w	r3, r2, r3
 8009242:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009244:	e01e      	b.n	8009284 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009246:	4b74      	ldr	r3, [pc, #464]	@ (8009418 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800924e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009252:	d106      	bne.n	8009262 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8009254:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009256:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800925a:	d102      	bne.n	8009262 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800925c:	4b70      	ldr	r3, [pc, #448]	@ (8009420 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800925e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009260:	e010      	b.n	8009284 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009262:	4b6d      	ldr	r3, [pc, #436]	@ (8009418 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800926a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800926e:	d106      	bne.n	800927e <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8009270:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009272:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009276:	d102      	bne.n	800927e <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8009278:	4b6a      	ldr	r3, [pc, #424]	@ (8009424 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800927a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800927c:	e002      	b.n	8009284 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800927e:	2300      	movs	r3, #0
 8009280:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8009282:	e122      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009284:	e121      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8009286:	2300      	movs	r3, #0
 8009288:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800928a:	e11e      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800928c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009290:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8009294:	430b      	orrs	r3, r1
 8009296:	d133      	bne.n	8009300 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8009298:	4b5f      	ldr	r3, [pc, #380]	@ (8009418 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800929a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800929c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80092a0:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80092a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d004      	beq.n	80092b2 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 80092a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80092ae:	d012      	beq.n	80092d6 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 80092b0:	e023      	b.n	80092fa <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80092b2:	4b59      	ldr	r3, [pc, #356]	@ (8009418 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80092ba:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80092be:	d107      	bne.n	80092d0 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80092c0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80092c4:	4618      	mov	r0, r3
 80092c6:	f000 fbc7 	bl	8009a58 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80092ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80092ce:	e0fc      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80092d0:	2300      	movs	r3, #0
 80092d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80092d4:	e0f9      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80092d6:	4b50      	ldr	r3, [pc, #320]	@ (8009418 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80092de:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80092e2:	d107      	bne.n	80092f4 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80092e4:	f107 0318 	add.w	r3, r7, #24
 80092e8:	4618      	mov	r0, r3
 80092ea:	f000 f90d 	bl	8009508 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80092ee:	6a3b      	ldr	r3, [r7, #32]
 80092f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80092f2:	e0ea      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80092f4:	2300      	movs	r3, #0
 80092f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80092f8:	e0e7      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 80092fa:	2300      	movs	r3, #0
 80092fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80092fe:	e0e4      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8009300:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009304:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8009308:	430b      	orrs	r3, r1
 800930a:	f040 808d 	bne.w	8009428 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800930e:	4b42      	ldr	r3, [pc, #264]	@ (8009418 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009310:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009312:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8009316:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8009318:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800931a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800931e:	d06b      	beq.n	80093f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8009320:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009322:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009326:	d874      	bhi.n	8009412 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8009328:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800932a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800932e:	d056      	beq.n	80093de <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8009330:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009332:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009336:	d86c      	bhi.n	8009412 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8009338:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800933a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800933e:	d03b      	beq.n	80093b8 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8009340:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009342:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009346:	d864      	bhi.n	8009412 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8009348:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800934a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800934e:	d021      	beq.n	8009394 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8009350:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009352:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009356:	d85c      	bhi.n	8009412 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8009358:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800935a:	2b00      	cmp	r3, #0
 800935c:	d004      	beq.n	8009368 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800935e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009360:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009364:	d004      	beq.n	8009370 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8009366:	e054      	b.n	8009412 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8009368:	f000 f8b8 	bl	80094dc <HAL_RCCEx_GetD3PCLK1Freq>
 800936c:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800936e:	e0ac      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009370:	4b29      	ldr	r3, [pc, #164]	@ (8009418 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009378:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800937c:	d107      	bne.n	800938e <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800937e:	f107 0318 	add.w	r3, r7, #24
 8009382:	4618      	mov	r0, r3
 8009384:	f000 f8c0 	bl	8009508 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009388:	69fb      	ldr	r3, [r7, #28]
 800938a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800938c:	e09d      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800938e:	2300      	movs	r3, #0
 8009390:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009392:	e09a      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009394:	4b20      	ldr	r3, [pc, #128]	@ (8009418 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800939c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80093a0:	d107      	bne.n	80093b2 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80093a2:	f107 030c 	add.w	r3, r7, #12
 80093a6:	4618      	mov	r0, r3
 80093a8:	f000 fa02 	bl	80097b0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80093ac:	693b      	ldr	r3, [r7, #16]
 80093ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80093b0:	e08b      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80093b2:	2300      	movs	r3, #0
 80093b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80093b6:	e088      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80093b8:	4b17      	ldr	r3, [pc, #92]	@ (8009418 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	f003 0304 	and.w	r3, r3, #4
 80093c0:	2b04      	cmp	r3, #4
 80093c2:	d109      	bne.n	80093d8 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80093c4:	4b14      	ldr	r3, [pc, #80]	@ (8009418 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	08db      	lsrs	r3, r3, #3
 80093ca:	f003 0303 	and.w	r3, r3, #3
 80093ce:	4a13      	ldr	r2, [pc, #76]	@ (800941c <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 80093d0:	fa22 f303 	lsr.w	r3, r2, r3
 80093d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80093d6:	e078      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80093d8:	2300      	movs	r3, #0
 80093da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80093dc:	e075      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80093de:	4b0e      	ldr	r3, [pc, #56]	@ (8009418 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80093e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80093ea:	d102      	bne.n	80093f2 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 80093ec:	4b0c      	ldr	r3, [pc, #48]	@ (8009420 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 80093ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80093f0:	e06b      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80093f2:	2300      	movs	r3, #0
 80093f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80093f6:	e068      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80093f8:	4b07      	ldr	r3, [pc, #28]	@ (8009418 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009400:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009404:	d102      	bne.n	800940c <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8009406:	4b07      	ldr	r3, [pc, #28]	@ (8009424 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8009408:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800940a:	e05e      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800940c:	2300      	movs	r3, #0
 800940e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009410:	e05b      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8009412:	2300      	movs	r3, #0
 8009414:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009416:	e058      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009418:	58024400 	.word	0x58024400
 800941c:	03d09000 	.word	0x03d09000
 8009420:	003d0900 	.word	0x003d0900
 8009424:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8009428:	e9d7 2300 	ldrd	r2, r3, [r7]
 800942c:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8009430:	430b      	orrs	r3, r1
 8009432:	d148      	bne.n	80094c6 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8009434:	4b27      	ldr	r3, [pc, #156]	@ (80094d4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8009436:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009438:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800943c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800943e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009440:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009444:	d02a      	beq.n	800949c <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 8009446:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009448:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800944c:	d838      	bhi.n	80094c0 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800944e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009450:	2b00      	cmp	r3, #0
 8009452:	d004      	beq.n	800945e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8009454:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009456:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800945a:	d00d      	beq.n	8009478 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 800945c:	e030      	b.n	80094c0 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800945e:	4b1d      	ldr	r3, [pc, #116]	@ (80094d4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009466:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800946a:	d102      	bne.n	8009472 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 800946c:	4b1a      	ldr	r3, [pc, #104]	@ (80094d8 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800946e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009470:	e02b      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009472:	2300      	movs	r3, #0
 8009474:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009476:	e028      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009478:	4b16      	ldr	r3, [pc, #88]	@ (80094d4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009480:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009484:	d107      	bne.n	8009496 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009486:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800948a:	4618      	mov	r0, r3
 800948c:	f000 fae4 	bl	8009a58 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009490:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009492:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009494:	e019      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009496:	2300      	movs	r3, #0
 8009498:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800949a:	e016      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800949c:	4b0d      	ldr	r3, [pc, #52]	@ (80094d4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80094a4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80094a8:	d107      	bne.n	80094ba <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80094aa:	f107 0318 	add.w	r3, r7, #24
 80094ae:	4618      	mov	r0, r3
 80094b0:	f000 f82a 	bl	8009508 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80094b4:	69fb      	ldr	r3, [r7, #28]
 80094b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80094b8:	e007      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80094ba:	2300      	movs	r3, #0
 80094bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80094be:	e004      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80094c0:	2300      	movs	r3, #0
 80094c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80094c4:	e001      	b.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 80094c6:	2300      	movs	r3, #0
 80094c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 80094ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80094cc:	4618      	mov	r0, r3
 80094ce:	3740      	adds	r7, #64	@ 0x40
 80094d0:	46bd      	mov	sp, r7
 80094d2:	bd80      	pop	{r7, pc}
 80094d4:	58024400 	.word	0x58024400
 80094d8:	017d7840 	.word	0x017d7840

080094dc <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80094dc:	b580      	push	{r7, lr}
 80094de:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80094e0:	f7fe f816 	bl	8007510 <HAL_RCC_GetHCLKFreq>
 80094e4:	4602      	mov	r2, r0
 80094e6:	4b06      	ldr	r3, [pc, #24]	@ (8009500 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80094e8:	6a1b      	ldr	r3, [r3, #32]
 80094ea:	091b      	lsrs	r3, r3, #4
 80094ec:	f003 0307 	and.w	r3, r3, #7
 80094f0:	4904      	ldr	r1, [pc, #16]	@ (8009504 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80094f2:	5ccb      	ldrb	r3, [r1, r3]
 80094f4:	f003 031f 	and.w	r3, r3, #31
 80094f8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80094fc:	4618      	mov	r0, r3
 80094fe:	bd80      	pop	{r7, pc}
 8009500:	58024400 	.word	0x58024400
 8009504:	0800c060 	.word	0x0800c060

08009508 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8009508:	b480      	push	{r7}
 800950a:	b089      	sub	sp, #36	@ 0x24
 800950c:	af00      	add	r7, sp, #0
 800950e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009510:	4ba1      	ldr	r3, [pc, #644]	@ (8009798 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009512:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009514:	f003 0303 	and.w	r3, r3, #3
 8009518:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800951a:	4b9f      	ldr	r3, [pc, #636]	@ (8009798 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800951c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800951e:	0b1b      	lsrs	r3, r3, #12
 8009520:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009524:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8009526:	4b9c      	ldr	r3, [pc, #624]	@ (8009798 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009528:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800952a:	091b      	lsrs	r3, r3, #4
 800952c:	f003 0301 	and.w	r3, r3, #1
 8009530:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8009532:	4b99      	ldr	r3, [pc, #612]	@ (8009798 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009534:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009536:	08db      	lsrs	r3, r3, #3
 8009538:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800953c:	693a      	ldr	r2, [r7, #16]
 800953e:	fb02 f303 	mul.w	r3, r2, r3
 8009542:	ee07 3a90 	vmov	s15, r3
 8009546:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800954a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800954e:	697b      	ldr	r3, [r7, #20]
 8009550:	2b00      	cmp	r3, #0
 8009552:	f000 8111 	beq.w	8009778 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8009556:	69bb      	ldr	r3, [r7, #24]
 8009558:	2b02      	cmp	r3, #2
 800955a:	f000 8083 	beq.w	8009664 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800955e:	69bb      	ldr	r3, [r7, #24]
 8009560:	2b02      	cmp	r3, #2
 8009562:	f200 80a1 	bhi.w	80096a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8009566:	69bb      	ldr	r3, [r7, #24]
 8009568:	2b00      	cmp	r3, #0
 800956a:	d003      	beq.n	8009574 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800956c:	69bb      	ldr	r3, [r7, #24]
 800956e:	2b01      	cmp	r3, #1
 8009570:	d056      	beq.n	8009620 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8009572:	e099      	b.n	80096a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009574:	4b88      	ldr	r3, [pc, #544]	@ (8009798 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	f003 0320 	and.w	r3, r3, #32
 800957c:	2b00      	cmp	r3, #0
 800957e:	d02d      	beq.n	80095dc <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009580:	4b85      	ldr	r3, [pc, #532]	@ (8009798 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	08db      	lsrs	r3, r3, #3
 8009586:	f003 0303 	and.w	r3, r3, #3
 800958a:	4a84      	ldr	r2, [pc, #528]	@ (800979c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800958c:	fa22 f303 	lsr.w	r3, r2, r3
 8009590:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009592:	68bb      	ldr	r3, [r7, #8]
 8009594:	ee07 3a90 	vmov	s15, r3
 8009598:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800959c:	697b      	ldr	r3, [r7, #20]
 800959e:	ee07 3a90 	vmov	s15, r3
 80095a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80095a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80095aa:	4b7b      	ldr	r3, [pc, #492]	@ (8009798 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80095ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80095ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80095b2:	ee07 3a90 	vmov	s15, r3
 80095b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80095ba:	ed97 6a03 	vldr	s12, [r7, #12]
 80095be:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80097a0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80095c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80095c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80095ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80095ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80095d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80095d6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80095da:	e087      	b.n	80096ec <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80095dc:	697b      	ldr	r3, [r7, #20]
 80095de:	ee07 3a90 	vmov	s15, r3
 80095e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80095e6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80097a4 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80095ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80095ee:	4b6a      	ldr	r3, [pc, #424]	@ (8009798 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80095f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80095f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80095f6:	ee07 3a90 	vmov	s15, r3
 80095fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80095fe:	ed97 6a03 	vldr	s12, [r7, #12]
 8009602:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80097a0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009606:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800960a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800960e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009612:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009616:	ee67 7a27 	vmul.f32	s15, s14, s15
 800961a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800961e:	e065      	b.n	80096ec <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009620:	697b      	ldr	r3, [r7, #20]
 8009622:	ee07 3a90 	vmov	s15, r3
 8009626:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800962a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80097a8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800962e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009632:	4b59      	ldr	r3, [pc, #356]	@ (8009798 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009634:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009636:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800963a:	ee07 3a90 	vmov	s15, r3
 800963e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009642:	ed97 6a03 	vldr	s12, [r7, #12]
 8009646:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80097a0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800964a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800964e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009652:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009656:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800965a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800965e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009662:	e043      	b.n	80096ec <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009664:	697b      	ldr	r3, [r7, #20]
 8009666:	ee07 3a90 	vmov	s15, r3
 800966a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800966e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80097ac <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8009672:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009676:	4b48      	ldr	r3, [pc, #288]	@ (8009798 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009678:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800967a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800967e:	ee07 3a90 	vmov	s15, r3
 8009682:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009686:	ed97 6a03 	vldr	s12, [r7, #12]
 800968a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80097a0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800968e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009692:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009696:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800969a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800969e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80096a2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80096a6:	e021      	b.n	80096ec <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80096a8:	697b      	ldr	r3, [r7, #20]
 80096aa:	ee07 3a90 	vmov	s15, r3
 80096ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80096b2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80097a8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80096b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80096ba:	4b37      	ldr	r3, [pc, #220]	@ (8009798 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80096bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80096be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80096c2:	ee07 3a90 	vmov	s15, r3
 80096c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80096ca:	ed97 6a03 	vldr	s12, [r7, #12]
 80096ce:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80097a0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80096d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80096d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80096da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80096de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80096e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80096e6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80096ea:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80096ec:	4b2a      	ldr	r3, [pc, #168]	@ (8009798 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80096ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80096f0:	0a5b      	lsrs	r3, r3, #9
 80096f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80096f6:	ee07 3a90 	vmov	s15, r3
 80096fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80096fe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009702:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009706:	edd7 6a07 	vldr	s13, [r7, #28]
 800970a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800970e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009712:	ee17 2a90 	vmov	r2, s15
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800971a:	4b1f      	ldr	r3, [pc, #124]	@ (8009798 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800971c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800971e:	0c1b      	lsrs	r3, r3, #16
 8009720:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009724:	ee07 3a90 	vmov	s15, r3
 8009728:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800972c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009730:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009734:	edd7 6a07 	vldr	s13, [r7, #28]
 8009738:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800973c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009740:	ee17 2a90 	vmov	r2, s15
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8009748:	4b13      	ldr	r3, [pc, #76]	@ (8009798 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800974a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800974c:	0e1b      	lsrs	r3, r3, #24
 800974e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009752:	ee07 3a90 	vmov	s15, r3
 8009756:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800975a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800975e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009762:	edd7 6a07 	vldr	s13, [r7, #28]
 8009766:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800976a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800976e:	ee17 2a90 	vmov	r2, s15
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8009776:	e008      	b.n	800978a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	2200      	movs	r2, #0
 800977c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	2200      	movs	r2, #0
 8009782:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	2200      	movs	r2, #0
 8009788:	609a      	str	r2, [r3, #8]
}
 800978a:	bf00      	nop
 800978c:	3724      	adds	r7, #36	@ 0x24
 800978e:	46bd      	mov	sp, r7
 8009790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009794:	4770      	bx	lr
 8009796:	bf00      	nop
 8009798:	58024400 	.word	0x58024400
 800979c:	03d09000 	.word	0x03d09000
 80097a0:	46000000 	.word	0x46000000
 80097a4:	4c742400 	.word	0x4c742400
 80097a8:	4a742400 	.word	0x4a742400
 80097ac:	4bbebc20 	.word	0x4bbebc20

080097b0 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80097b0:	b480      	push	{r7}
 80097b2:	b089      	sub	sp, #36	@ 0x24
 80097b4:	af00      	add	r7, sp, #0
 80097b6:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80097b8:	4ba1      	ldr	r3, [pc, #644]	@ (8009a40 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80097ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097bc:	f003 0303 	and.w	r3, r3, #3
 80097c0:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80097c2:	4b9f      	ldr	r3, [pc, #636]	@ (8009a40 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80097c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097c6:	0d1b      	lsrs	r3, r3, #20
 80097c8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80097cc:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80097ce:	4b9c      	ldr	r3, [pc, #624]	@ (8009a40 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80097d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097d2:	0a1b      	lsrs	r3, r3, #8
 80097d4:	f003 0301 	and.w	r3, r3, #1
 80097d8:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80097da:	4b99      	ldr	r3, [pc, #612]	@ (8009a40 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80097dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80097de:	08db      	lsrs	r3, r3, #3
 80097e0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80097e4:	693a      	ldr	r2, [r7, #16]
 80097e6:	fb02 f303 	mul.w	r3, r2, r3
 80097ea:	ee07 3a90 	vmov	s15, r3
 80097ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80097f2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80097f6:	697b      	ldr	r3, [r7, #20]
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	f000 8111 	beq.w	8009a20 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80097fe:	69bb      	ldr	r3, [r7, #24]
 8009800:	2b02      	cmp	r3, #2
 8009802:	f000 8083 	beq.w	800990c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8009806:	69bb      	ldr	r3, [r7, #24]
 8009808:	2b02      	cmp	r3, #2
 800980a:	f200 80a1 	bhi.w	8009950 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800980e:	69bb      	ldr	r3, [r7, #24]
 8009810:	2b00      	cmp	r3, #0
 8009812:	d003      	beq.n	800981c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8009814:	69bb      	ldr	r3, [r7, #24]
 8009816:	2b01      	cmp	r3, #1
 8009818:	d056      	beq.n	80098c8 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800981a:	e099      	b.n	8009950 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800981c:	4b88      	ldr	r3, [pc, #544]	@ (8009a40 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	f003 0320 	and.w	r3, r3, #32
 8009824:	2b00      	cmp	r3, #0
 8009826:	d02d      	beq.n	8009884 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009828:	4b85      	ldr	r3, [pc, #532]	@ (8009a40 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	08db      	lsrs	r3, r3, #3
 800982e:	f003 0303 	and.w	r3, r3, #3
 8009832:	4a84      	ldr	r2, [pc, #528]	@ (8009a44 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8009834:	fa22 f303 	lsr.w	r3, r2, r3
 8009838:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800983a:	68bb      	ldr	r3, [r7, #8]
 800983c:	ee07 3a90 	vmov	s15, r3
 8009840:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009844:	697b      	ldr	r3, [r7, #20]
 8009846:	ee07 3a90 	vmov	s15, r3
 800984a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800984e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009852:	4b7b      	ldr	r3, [pc, #492]	@ (8009a40 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009854:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009856:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800985a:	ee07 3a90 	vmov	s15, r3
 800985e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009862:	ed97 6a03 	vldr	s12, [r7, #12]
 8009866:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8009a48 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800986a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800986e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009872:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009876:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800987a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800987e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8009882:	e087      	b.n	8009994 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009884:	697b      	ldr	r3, [r7, #20]
 8009886:	ee07 3a90 	vmov	s15, r3
 800988a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800988e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8009a4c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8009892:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009896:	4b6a      	ldr	r3, [pc, #424]	@ (8009a40 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009898:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800989a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800989e:	ee07 3a90 	vmov	s15, r3
 80098a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80098a6:	ed97 6a03 	vldr	s12, [r7, #12]
 80098aa:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8009a48 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80098ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80098b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80098b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80098ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80098be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80098c2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80098c6:	e065      	b.n	8009994 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80098c8:	697b      	ldr	r3, [r7, #20]
 80098ca:	ee07 3a90 	vmov	s15, r3
 80098ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80098d2:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8009a50 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80098d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80098da:	4b59      	ldr	r3, [pc, #356]	@ (8009a40 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80098dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80098e2:	ee07 3a90 	vmov	s15, r3
 80098e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80098ea:	ed97 6a03 	vldr	s12, [r7, #12]
 80098ee:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8009a48 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80098f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80098f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80098fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80098fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009902:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009906:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800990a:	e043      	b.n	8009994 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800990c:	697b      	ldr	r3, [r7, #20]
 800990e:	ee07 3a90 	vmov	s15, r3
 8009912:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009916:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8009a54 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800991a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800991e:	4b48      	ldr	r3, [pc, #288]	@ (8009a40 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009920:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009922:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009926:	ee07 3a90 	vmov	s15, r3
 800992a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800992e:	ed97 6a03 	vldr	s12, [r7, #12]
 8009932:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8009a48 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009936:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800993a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800993e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009942:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009946:	ee67 7a27 	vmul.f32	s15, s14, s15
 800994a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800994e:	e021      	b.n	8009994 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009950:	697b      	ldr	r3, [r7, #20]
 8009952:	ee07 3a90 	vmov	s15, r3
 8009956:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800995a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8009a50 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800995e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009962:	4b37      	ldr	r3, [pc, #220]	@ (8009a40 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009966:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800996a:	ee07 3a90 	vmov	s15, r3
 800996e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009972:	ed97 6a03 	vldr	s12, [r7, #12]
 8009976:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8009a48 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800997a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800997e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009982:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009986:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800998a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800998e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009992:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8009994:	4b2a      	ldr	r3, [pc, #168]	@ (8009a40 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009996:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009998:	0a5b      	lsrs	r3, r3, #9
 800999a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800999e:	ee07 3a90 	vmov	s15, r3
 80099a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80099a6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80099aa:	ee37 7a87 	vadd.f32	s14, s15, s14
 80099ae:	edd7 6a07 	vldr	s13, [r7, #28]
 80099b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80099b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80099ba:	ee17 2a90 	vmov	r2, s15
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80099c2:	4b1f      	ldr	r3, [pc, #124]	@ (8009a40 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80099c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80099c6:	0c1b      	lsrs	r3, r3, #16
 80099c8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80099cc:	ee07 3a90 	vmov	s15, r3
 80099d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80099d4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80099d8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80099dc:	edd7 6a07 	vldr	s13, [r7, #28]
 80099e0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80099e4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80099e8:	ee17 2a90 	vmov	r2, s15
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80099f0:	4b13      	ldr	r3, [pc, #76]	@ (8009a40 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80099f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80099f4:	0e1b      	lsrs	r3, r3, #24
 80099f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80099fa:	ee07 3a90 	vmov	s15, r3
 80099fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009a02:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009a06:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009a0a:	edd7 6a07 	vldr	s13, [r7, #28]
 8009a0e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009a12:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009a16:	ee17 2a90 	vmov	r2, s15
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8009a1e:	e008      	b.n	8009a32 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	2200      	movs	r2, #0
 8009a24:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	2200      	movs	r2, #0
 8009a2a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	2200      	movs	r2, #0
 8009a30:	609a      	str	r2, [r3, #8]
}
 8009a32:	bf00      	nop
 8009a34:	3724      	adds	r7, #36	@ 0x24
 8009a36:	46bd      	mov	sp, r7
 8009a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a3c:	4770      	bx	lr
 8009a3e:	bf00      	nop
 8009a40:	58024400 	.word	0x58024400
 8009a44:	03d09000 	.word	0x03d09000
 8009a48:	46000000 	.word	0x46000000
 8009a4c:	4c742400 	.word	0x4c742400
 8009a50:	4a742400 	.word	0x4a742400
 8009a54:	4bbebc20 	.word	0x4bbebc20

08009a58 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8009a58:	b480      	push	{r7}
 8009a5a:	b089      	sub	sp, #36	@ 0x24
 8009a5c:	af00      	add	r7, sp, #0
 8009a5e:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009a60:	4ba0      	ldr	r3, [pc, #640]	@ (8009ce4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009a62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a64:	f003 0303 	and.w	r3, r3, #3
 8009a68:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8009a6a:	4b9e      	ldr	r3, [pc, #632]	@ (8009ce4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009a6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a6e:	091b      	lsrs	r3, r3, #4
 8009a70:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009a74:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8009a76:	4b9b      	ldr	r3, [pc, #620]	@ (8009ce4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009a78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a7a:	f003 0301 	and.w	r3, r3, #1
 8009a7e:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8009a80:	4b98      	ldr	r3, [pc, #608]	@ (8009ce4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009a82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009a84:	08db      	lsrs	r3, r3, #3
 8009a86:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009a8a:	693a      	ldr	r2, [r7, #16]
 8009a8c:	fb02 f303 	mul.w	r3, r2, r3
 8009a90:	ee07 3a90 	vmov	s15, r3
 8009a94:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009a98:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8009a9c:	697b      	ldr	r3, [r7, #20]
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	f000 8111 	beq.w	8009cc6 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8009aa4:	69bb      	ldr	r3, [r7, #24]
 8009aa6:	2b02      	cmp	r3, #2
 8009aa8:	f000 8083 	beq.w	8009bb2 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8009aac:	69bb      	ldr	r3, [r7, #24]
 8009aae:	2b02      	cmp	r3, #2
 8009ab0:	f200 80a1 	bhi.w	8009bf6 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8009ab4:	69bb      	ldr	r3, [r7, #24]
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d003      	beq.n	8009ac2 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8009aba:	69bb      	ldr	r3, [r7, #24]
 8009abc:	2b01      	cmp	r3, #1
 8009abe:	d056      	beq.n	8009b6e <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8009ac0:	e099      	b.n	8009bf6 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009ac2:	4b88      	ldr	r3, [pc, #544]	@ (8009ce4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	f003 0320 	and.w	r3, r3, #32
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d02d      	beq.n	8009b2a <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009ace:	4b85      	ldr	r3, [pc, #532]	@ (8009ce4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	08db      	lsrs	r3, r3, #3
 8009ad4:	f003 0303 	and.w	r3, r3, #3
 8009ad8:	4a83      	ldr	r2, [pc, #524]	@ (8009ce8 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8009ada:	fa22 f303 	lsr.w	r3, r2, r3
 8009ade:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009ae0:	68bb      	ldr	r3, [r7, #8]
 8009ae2:	ee07 3a90 	vmov	s15, r3
 8009ae6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009aea:	697b      	ldr	r3, [r7, #20]
 8009aec:	ee07 3a90 	vmov	s15, r3
 8009af0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009af4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009af8:	4b7a      	ldr	r3, [pc, #488]	@ (8009ce4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009afa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009afc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009b00:	ee07 3a90 	vmov	s15, r3
 8009b04:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009b08:	ed97 6a03 	vldr	s12, [r7, #12]
 8009b0c:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8009cec <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009b10:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009b14:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009b18:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009b1c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009b20:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009b24:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8009b28:	e087      	b.n	8009c3a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009b2a:	697b      	ldr	r3, [r7, #20]
 8009b2c:	ee07 3a90 	vmov	s15, r3
 8009b30:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009b34:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8009cf0 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8009b38:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009b3c:	4b69      	ldr	r3, [pc, #420]	@ (8009ce4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009b3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009b44:	ee07 3a90 	vmov	s15, r3
 8009b48:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009b4c:	ed97 6a03 	vldr	s12, [r7, #12]
 8009b50:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8009cec <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009b54:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009b58:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009b5c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009b60:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009b64:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009b68:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009b6c:	e065      	b.n	8009c3a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009b6e:	697b      	ldr	r3, [r7, #20]
 8009b70:	ee07 3a90 	vmov	s15, r3
 8009b74:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009b78:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8009cf4 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8009b7c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009b80:	4b58      	ldr	r3, [pc, #352]	@ (8009ce4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009b82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b84:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009b88:	ee07 3a90 	vmov	s15, r3
 8009b8c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009b90:	ed97 6a03 	vldr	s12, [r7, #12]
 8009b94:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8009cec <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009b98:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009b9c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009ba0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009ba4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009ba8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009bac:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009bb0:	e043      	b.n	8009c3a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009bb2:	697b      	ldr	r3, [r7, #20]
 8009bb4:	ee07 3a90 	vmov	s15, r3
 8009bb8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009bbc:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8009cf8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8009bc0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009bc4:	4b47      	ldr	r3, [pc, #284]	@ (8009ce4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009bc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009bc8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009bcc:	ee07 3a90 	vmov	s15, r3
 8009bd0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009bd4:	ed97 6a03 	vldr	s12, [r7, #12]
 8009bd8:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8009cec <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009bdc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009be0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009be4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009be8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009bec:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009bf0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009bf4:	e021      	b.n	8009c3a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009bf6:	697b      	ldr	r3, [r7, #20]
 8009bf8:	ee07 3a90 	vmov	s15, r3
 8009bfc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009c00:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8009cf0 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8009c04:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009c08:	4b36      	ldr	r3, [pc, #216]	@ (8009ce4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009c0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c0c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009c10:	ee07 3a90 	vmov	s15, r3
 8009c14:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009c18:	ed97 6a03 	vldr	s12, [r7, #12]
 8009c1c:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8009cec <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009c20:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009c24:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009c28:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009c2c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009c30:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009c34:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009c38:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8009c3a:	4b2a      	ldr	r3, [pc, #168]	@ (8009ce4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009c3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c3e:	0a5b      	lsrs	r3, r3, #9
 8009c40:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009c44:	ee07 3a90 	vmov	s15, r3
 8009c48:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009c4c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009c50:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009c54:	edd7 6a07 	vldr	s13, [r7, #28]
 8009c58:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009c5c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009c60:	ee17 2a90 	vmov	r2, s15
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8009c68:	4b1e      	ldr	r3, [pc, #120]	@ (8009ce4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009c6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c6c:	0c1b      	lsrs	r3, r3, #16
 8009c6e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009c72:	ee07 3a90 	vmov	s15, r3
 8009c76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009c7a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009c7e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009c82:	edd7 6a07 	vldr	s13, [r7, #28]
 8009c86:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009c8a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009c8e:	ee17 2a90 	vmov	r2, s15
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8009c96:	4b13      	ldr	r3, [pc, #76]	@ (8009ce4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009c98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c9a:	0e1b      	lsrs	r3, r3, #24
 8009c9c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009ca0:	ee07 3a90 	vmov	s15, r3
 8009ca4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009ca8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009cac:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009cb0:	edd7 6a07 	vldr	s13, [r7, #28]
 8009cb4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009cb8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009cbc:	ee17 2a90 	vmov	r2, s15
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8009cc4:	e008      	b.n	8009cd8 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	2200      	movs	r2, #0
 8009cca:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	2200      	movs	r2, #0
 8009cd0:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	2200      	movs	r2, #0
 8009cd6:	609a      	str	r2, [r3, #8]
}
 8009cd8:	bf00      	nop
 8009cda:	3724      	adds	r7, #36	@ 0x24
 8009cdc:	46bd      	mov	sp, r7
 8009cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ce2:	4770      	bx	lr
 8009ce4:	58024400 	.word	0x58024400
 8009ce8:	03d09000 	.word	0x03d09000
 8009cec:	46000000 	.word	0x46000000
 8009cf0:	4c742400 	.word	0x4c742400
 8009cf4:	4a742400 	.word	0x4a742400
 8009cf8:	4bbebc20 	.word	0x4bbebc20

08009cfc <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8009cfc:	b580      	push	{r7, lr}
 8009cfe:	b084      	sub	sp, #16
 8009d00:	af00      	add	r7, sp, #0
 8009d02:	6078      	str	r0, [r7, #4]
 8009d04:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009d06:	2300      	movs	r3, #0
 8009d08:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009d0a:	4b53      	ldr	r3, [pc, #332]	@ (8009e58 <RCCEx_PLL2_Config+0x15c>)
 8009d0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d0e:	f003 0303 	and.w	r3, r3, #3
 8009d12:	2b03      	cmp	r3, #3
 8009d14:	d101      	bne.n	8009d1a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8009d16:	2301      	movs	r3, #1
 8009d18:	e099      	b.n	8009e4e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8009d1a:	4b4f      	ldr	r3, [pc, #316]	@ (8009e58 <RCCEx_PLL2_Config+0x15c>)
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	4a4e      	ldr	r2, [pc, #312]	@ (8009e58 <RCCEx_PLL2_Config+0x15c>)
 8009d20:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009d24:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009d26:	f7f7 fe89 	bl	8001a3c <HAL_GetTick>
 8009d2a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009d2c:	e008      	b.n	8009d40 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009d2e:	f7f7 fe85 	bl	8001a3c <HAL_GetTick>
 8009d32:	4602      	mov	r2, r0
 8009d34:	68bb      	ldr	r3, [r7, #8]
 8009d36:	1ad3      	subs	r3, r2, r3
 8009d38:	2b02      	cmp	r3, #2
 8009d3a:	d901      	bls.n	8009d40 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8009d3c:	2303      	movs	r3, #3
 8009d3e:	e086      	b.n	8009e4e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009d40:	4b45      	ldr	r3, [pc, #276]	@ (8009e58 <RCCEx_PLL2_Config+0x15c>)
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d1f0      	bne.n	8009d2e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8009d4c:	4b42      	ldr	r3, [pc, #264]	@ (8009e58 <RCCEx_PLL2_Config+0x15c>)
 8009d4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d50:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	031b      	lsls	r3, r3, #12
 8009d5a:	493f      	ldr	r1, [pc, #252]	@ (8009e58 <RCCEx_PLL2_Config+0x15c>)
 8009d5c:	4313      	orrs	r3, r2
 8009d5e:	628b      	str	r3, [r1, #40]	@ 0x28
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	685b      	ldr	r3, [r3, #4]
 8009d64:	3b01      	subs	r3, #1
 8009d66:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	689b      	ldr	r3, [r3, #8]
 8009d6e:	3b01      	subs	r3, #1
 8009d70:	025b      	lsls	r3, r3, #9
 8009d72:	b29b      	uxth	r3, r3
 8009d74:	431a      	orrs	r2, r3
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	68db      	ldr	r3, [r3, #12]
 8009d7a:	3b01      	subs	r3, #1
 8009d7c:	041b      	lsls	r3, r3, #16
 8009d7e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8009d82:	431a      	orrs	r2, r3
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	691b      	ldr	r3, [r3, #16]
 8009d88:	3b01      	subs	r3, #1
 8009d8a:	061b      	lsls	r3, r3, #24
 8009d8c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8009d90:	4931      	ldr	r1, [pc, #196]	@ (8009e58 <RCCEx_PLL2_Config+0x15c>)
 8009d92:	4313      	orrs	r3, r2
 8009d94:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8009d96:	4b30      	ldr	r3, [pc, #192]	@ (8009e58 <RCCEx_PLL2_Config+0x15c>)
 8009d98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d9a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	695b      	ldr	r3, [r3, #20]
 8009da2:	492d      	ldr	r1, [pc, #180]	@ (8009e58 <RCCEx_PLL2_Config+0x15c>)
 8009da4:	4313      	orrs	r3, r2
 8009da6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8009da8:	4b2b      	ldr	r3, [pc, #172]	@ (8009e58 <RCCEx_PLL2_Config+0x15c>)
 8009daa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009dac:	f023 0220 	bic.w	r2, r3, #32
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	699b      	ldr	r3, [r3, #24]
 8009db4:	4928      	ldr	r1, [pc, #160]	@ (8009e58 <RCCEx_PLL2_Config+0x15c>)
 8009db6:	4313      	orrs	r3, r2
 8009db8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8009dba:	4b27      	ldr	r3, [pc, #156]	@ (8009e58 <RCCEx_PLL2_Config+0x15c>)
 8009dbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009dbe:	4a26      	ldr	r2, [pc, #152]	@ (8009e58 <RCCEx_PLL2_Config+0x15c>)
 8009dc0:	f023 0310 	bic.w	r3, r3, #16
 8009dc4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8009dc6:	4b24      	ldr	r3, [pc, #144]	@ (8009e58 <RCCEx_PLL2_Config+0x15c>)
 8009dc8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009dca:	4b24      	ldr	r3, [pc, #144]	@ (8009e5c <RCCEx_PLL2_Config+0x160>)
 8009dcc:	4013      	ands	r3, r2
 8009dce:	687a      	ldr	r2, [r7, #4]
 8009dd0:	69d2      	ldr	r2, [r2, #28]
 8009dd2:	00d2      	lsls	r2, r2, #3
 8009dd4:	4920      	ldr	r1, [pc, #128]	@ (8009e58 <RCCEx_PLL2_Config+0x15c>)
 8009dd6:	4313      	orrs	r3, r2
 8009dd8:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8009dda:	4b1f      	ldr	r3, [pc, #124]	@ (8009e58 <RCCEx_PLL2_Config+0x15c>)
 8009ddc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009dde:	4a1e      	ldr	r2, [pc, #120]	@ (8009e58 <RCCEx_PLL2_Config+0x15c>)
 8009de0:	f043 0310 	orr.w	r3, r3, #16
 8009de4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8009de6:	683b      	ldr	r3, [r7, #0]
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d106      	bne.n	8009dfa <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8009dec:	4b1a      	ldr	r3, [pc, #104]	@ (8009e58 <RCCEx_PLL2_Config+0x15c>)
 8009dee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009df0:	4a19      	ldr	r2, [pc, #100]	@ (8009e58 <RCCEx_PLL2_Config+0x15c>)
 8009df2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009df6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009df8:	e00f      	b.n	8009e1a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8009dfa:	683b      	ldr	r3, [r7, #0]
 8009dfc:	2b01      	cmp	r3, #1
 8009dfe:	d106      	bne.n	8009e0e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8009e00:	4b15      	ldr	r3, [pc, #84]	@ (8009e58 <RCCEx_PLL2_Config+0x15c>)
 8009e02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e04:	4a14      	ldr	r2, [pc, #80]	@ (8009e58 <RCCEx_PLL2_Config+0x15c>)
 8009e06:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009e0a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009e0c:	e005      	b.n	8009e1a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8009e0e:	4b12      	ldr	r3, [pc, #72]	@ (8009e58 <RCCEx_PLL2_Config+0x15c>)
 8009e10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e12:	4a11      	ldr	r2, [pc, #68]	@ (8009e58 <RCCEx_PLL2_Config+0x15c>)
 8009e14:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009e18:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8009e1a:	4b0f      	ldr	r3, [pc, #60]	@ (8009e58 <RCCEx_PLL2_Config+0x15c>)
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	4a0e      	ldr	r2, [pc, #56]	@ (8009e58 <RCCEx_PLL2_Config+0x15c>)
 8009e20:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009e24:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009e26:	f7f7 fe09 	bl	8001a3c <HAL_GetTick>
 8009e2a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009e2c:	e008      	b.n	8009e40 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009e2e:	f7f7 fe05 	bl	8001a3c <HAL_GetTick>
 8009e32:	4602      	mov	r2, r0
 8009e34:	68bb      	ldr	r3, [r7, #8]
 8009e36:	1ad3      	subs	r3, r2, r3
 8009e38:	2b02      	cmp	r3, #2
 8009e3a:	d901      	bls.n	8009e40 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8009e3c:	2303      	movs	r3, #3
 8009e3e:	e006      	b.n	8009e4e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009e40:	4b05      	ldr	r3, [pc, #20]	@ (8009e58 <RCCEx_PLL2_Config+0x15c>)
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	d0f0      	beq.n	8009e2e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8009e4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e4e:	4618      	mov	r0, r3
 8009e50:	3710      	adds	r7, #16
 8009e52:	46bd      	mov	sp, r7
 8009e54:	bd80      	pop	{r7, pc}
 8009e56:	bf00      	nop
 8009e58:	58024400 	.word	0x58024400
 8009e5c:	ffff0007 	.word	0xffff0007

08009e60 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8009e60:	b580      	push	{r7, lr}
 8009e62:	b084      	sub	sp, #16
 8009e64:	af00      	add	r7, sp, #0
 8009e66:	6078      	str	r0, [r7, #4]
 8009e68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009e6a:	2300      	movs	r3, #0
 8009e6c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009e6e:	4b53      	ldr	r3, [pc, #332]	@ (8009fbc <RCCEx_PLL3_Config+0x15c>)
 8009e70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e72:	f003 0303 	and.w	r3, r3, #3
 8009e76:	2b03      	cmp	r3, #3
 8009e78:	d101      	bne.n	8009e7e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8009e7a:	2301      	movs	r3, #1
 8009e7c:	e099      	b.n	8009fb2 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8009e7e:	4b4f      	ldr	r3, [pc, #316]	@ (8009fbc <RCCEx_PLL3_Config+0x15c>)
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	4a4e      	ldr	r2, [pc, #312]	@ (8009fbc <RCCEx_PLL3_Config+0x15c>)
 8009e84:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009e88:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009e8a:	f7f7 fdd7 	bl	8001a3c <HAL_GetTick>
 8009e8e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009e90:	e008      	b.n	8009ea4 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009e92:	f7f7 fdd3 	bl	8001a3c <HAL_GetTick>
 8009e96:	4602      	mov	r2, r0
 8009e98:	68bb      	ldr	r3, [r7, #8]
 8009e9a:	1ad3      	subs	r3, r2, r3
 8009e9c:	2b02      	cmp	r3, #2
 8009e9e:	d901      	bls.n	8009ea4 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8009ea0:	2303      	movs	r3, #3
 8009ea2:	e086      	b.n	8009fb2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009ea4:	4b45      	ldr	r3, [pc, #276]	@ (8009fbc <RCCEx_PLL3_Config+0x15c>)
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d1f0      	bne.n	8009e92 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8009eb0:	4b42      	ldr	r3, [pc, #264]	@ (8009fbc <RCCEx_PLL3_Config+0x15c>)
 8009eb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009eb4:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	051b      	lsls	r3, r3, #20
 8009ebe:	493f      	ldr	r1, [pc, #252]	@ (8009fbc <RCCEx_PLL3_Config+0x15c>)
 8009ec0:	4313      	orrs	r3, r2
 8009ec2:	628b      	str	r3, [r1, #40]	@ 0x28
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	685b      	ldr	r3, [r3, #4]
 8009ec8:	3b01      	subs	r3, #1
 8009eca:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	689b      	ldr	r3, [r3, #8]
 8009ed2:	3b01      	subs	r3, #1
 8009ed4:	025b      	lsls	r3, r3, #9
 8009ed6:	b29b      	uxth	r3, r3
 8009ed8:	431a      	orrs	r2, r3
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	68db      	ldr	r3, [r3, #12]
 8009ede:	3b01      	subs	r3, #1
 8009ee0:	041b      	lsls	r3, r3, #16
 8009ee2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8009ee6:	431a      	orrs	r2, r3
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	691b      	ldr	r3, [r3, #16]
 8009eec:	3b01      	subs	r3, #1
 8009eee:	061b      	lsls	r3, r3, #24
 8009ef0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8009ef4:	4931      	ldr	r1, [pc, #196]	@ (8009fbc <RCCEx_PLL3_Config+0x15c>)
 8009ef6:	4313      	orrs	r3, r2
 8009ef8:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8009efa:	4b30      	ldr	r3, [pc, #192]	@ (8009fbc <RCCEx_PLL3_Config+0x15c>)
 8009efc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009efe:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	695b      	ldr	r3, [r3, #20]
 8009f06:	492d      	ldr	r1, [pc, #180]	@ (8009fbc <RCCEx_PLL3_Config+0x15c>)
 8009f08:	4313      	orrs	r3, r2
 8009f0a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8009f0c:	4b2b      	ldr	r3, [pc, #172]	@ (8009fbc <RCCEx_PLL3_Config+0x15c>)
 8009f0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f10:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	699b      	ldr	r3, [r3, #24]
 8009f18:	4928      	ldr	r1, [pc, #160]	@ (8009fbc <RCCEx_PLL3_Config+0x15c>)
 8009f1a:	4313      	orrs	r3, r2
 8009f1c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8009f1e:	4b27      	ldr	r3, [pc, #156]	@ (8009fbc <RCCEx_PLL3_Config+0x15c>)
 8009f20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f22:	4a26      	ldr	r2, [pc, #152]	@ (8009fbc <RCCEx_PLL3_Config+0x15c>)
 8009f24:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009f28:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8009f2a:	4b24      	ldr	r3, [pc, #144]	@ (8009fbc <RCCEx_PLL3_Config+0x15c>)
 8009f2c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009f2e:	4b24      	ldr	r3, [pc, #144]	@ (8009fc0 <RCCEx_PLL3_Config+0x160>)
 8009f30:	4013      	ands	r3, r2
 8009f32:	687a      	ldr	r2, [r7, #4]
 8009f34:	69d2      	ldr	r2, [r2, #28]
 8009f36:	00d2      	lsls	r2, r2, #3
 8009f38:	4920      	ldr	r1, [pc, #128]	@ (8009fbc <RCCEx_PLL3_Config+0x15c>)
 8009f3a:	4313      	orrs	r3, r2
 8009f3c:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8009f3e:	4b1f      	ldr	r3, [pc, #124]	@ (8009fbc <RCCEx_PLL3_Config+0x15c>)
 8009f40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f42:	4a1e      	ldr	r2, [pc, #120]	@ (8009fbc <RCCEx_PLL3_Config+0x15c>)
 8009f44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009f48:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8009f4a:	683b      	ldr	r3, [r7, #0]
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d106      	bne.n	8009f5e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8009f50:	4b1a      	ldr	r3, [pc, #104]	@ (8009fbc <RCCEx_PLL3_Config+0x15c>)
 8009f52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f54:	4a19      	ldr	r2, [pc, #100]	@ (8009fbc <RCCEx_PLL3_Config+0x15c>)
 8009f56:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8009f5a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009f5c:	e00f      	b.n	8009f7e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8009f5e:	683b      	ldr	r3, [r7, #0]
 8009f60:	2b01      	cmp	r3, #1
 8009f62:	d106      	bne.n	8009f72 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8009f64:	4b15      	ldr	r3, [pc, #84]	@ (8009fbc <RCCEx_PLL3_Config+0x15c>)
 8009f66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f68:	4a14      	ldr	r2, [pc, #80]	@ (8009fbc <RCCEx_PLL3_Config+0x15c>)
 8009f6a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8009f6e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009f70:	e005      	b.n	8009f7e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8009f72:	4b12      	ldr	r3, [pc, #72]	@ (8009fbc <RCCEx_PLL3_Config+0x15c>)
 8009f74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f76:	4a11      	ldr	r2, [pc, #68]	@ (8009fbc <RCCEx_PLL3_Config+0x15c>)
 8009f78:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009f7c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8009f7e:	4b0f      	ldr	r3, [pc, #60]	@ (8009fbc <RCCEx_PLL3_Config+0x15c>)
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	4a0e      	ldr	r2, [pc, #56]	@ (8009fbc <RCCEx_PLL3_Config+0x15c>)
 8009f84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009f88:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009f8a:	f7f7 fd57 	bl	8001a3c <HAL_GetTick>
 8009f8e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009f90:	e008      	b.n	8009fa4 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009f92:	f7f7 fd53 	bl	8001a3c <HAL_GetTick>
 8009f96:	4602      	mov	r2, r0
 8009f98:	68bb      	ldr	r3, [r7, #8]
 8009f9a:	1ad3      	subs	r3, r2, r3
 8009f9c:	2b02      	cmp	r3, #2
 8009f9e:	d901      	bls.n	8009fa4 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8009fa0:	2303      	movs	r3, #3
 8009fa2:	e006      	b.n	8009fb2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009fa4:	4b05      	ldr	r3, [pc, #20]	@ (8009fbc <RCCEx_PLL3_Config+0x15c>)
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d0f0      	beq.n	8009f92 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8009fb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8009fb2:	4618      	mov	r0, r3
 8009fb4:	3710      	adds	r7, #16
 8009fb6:	46bd      	mov	sp, r7
 8009fb8:	bd80      	pop	{r7, pc}
 8009fba:	bf00      	nop
 8009fbc:	58024400 	.word	0x58024400
 8009fc0:	ffff0007 	.word	0xffff0007

08009fc4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009fc4:	b580      	push	{r7, lr}
 8009fc6:	b082      	sub	sp, #8
 8009fc8:	af00      	add	r7, sp, #0
 8009fca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d101      	bne.n	8009fd6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009fd2:	2301      	movs	r3, #1
 8009fd4:	e042      	b.n	800a05c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	d106      	bne.n	8009fee <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	2200      	movs	r2, #0
 8009fe4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009fe8:	6878      	ldr	r0, [r7, #4]
 8009fea:	f000 f83b 	bl	800a064 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	2224      	movs	r2, #36	@ 0x24
 8009ff2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	681a      	ldr	r2, [r3, #0]
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	f022 0201 	bic.w	r2, r2, #1
 800a004:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d002      	beq.n	800a014 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800a00e:	6878      	ldr	r0, [r7, #4]
 800a010:	f000 fe28 	bl	800ac64 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a014:	6878      	ldr	r0, [r7, #4]
 800a016:	f000 f8bd 	bl	800a194 <UART_SetConfig>
 800a01a:	4603      	mov	r3, r0
 800a01c:	2b01      	cmp	r3, #1
 800a01e:	d101      	bne.n	800a024 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800a020:	2301      	movs	r3, #1
 800a022:	e01b      	b.n	800a05c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	685a      	ldr	r2, [r3, #4]
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a032:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	689a      	ldr	r2, [r3, #8]
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a042:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	681a      	ldr	r2, [r3, #0]
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	f042 0201 	orr.w	r2, r2, #1
 800a052:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a054:	6878      	ldr	r0, [r7, #4]
 800a056:	f000 fea7 	bl	800ada8 <UART_CheckIdleState>
 800a05a:	4603      	mov	r3, r0
}
 800a05c:	4618      	mov	r0, r3
 800a05e:	3708      	adds	r7, #8
 800a060:	46bd      	mov	sp, r7
 800a062:	bd80      	pop	{r7, pc}

0800a064 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 800a064:	b480      	push	{r7}
 800a066:	b083      	sub	sp, #12
 800a068:	af00      	add	r7, sp, #0
 800a06a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 800a06c:	bf00      	nop
 800a06e:	370c      	adds	r7, #12
 800a070:	46bd      	mov	sp, r7
 800a072:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a076:	4770      	bx	lr

0800a078 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a078:	b580      	push	{r7, lr}
 800a07a:	b08a      	sub	sp, #40	@ 0x28
 800a07c:	af02      	add	r7, sp, #8
 800a07e:	60f8      	str	r0, [r7, #12]
 800a080:	60b9      	str	r1, [r7, #8]
 800a082:	603b      	str	r3, [r7, #0]
 800a084:	4613      	mov	r3, r2
 800a086:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a08e:	2b20      	cmp	r3, #32
 800a090:	d17b      	bne.n	800a18a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800a092:	68bb      	ldr	r3, [r7, #8]
 800a094:	2b00      	cmp	r3, #0
 800a096:	d002      	beq.n	800a09e <HAL_UART_Transmit+0x26>
 800a098:	88fb      	ldrh	r3, [r7, #6]
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d101      	bne.n	800a0a2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800a09e:	2301      	movs	r3, #1
 800a0a0:	e074      	b.n	800a18c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	2200      	movs	r2, #0
 800a0a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	2221      	movs	r2, #33	@ 0x21
 800a0ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a0b2:	f7f7 fcc3 	bl	8001a3c <HAL_GetTick>
 800a0b6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	88fa      	ldrh	r2, [r7, #6]
 800a0bc:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	88fa      	ldrh	r2, [r7, #6]
 800a0c4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	689b      	ldr	r3, [r3, #8]
 800a0cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a0d0:	d108      	bne.n	800a0e4 <HAL_UART_Transmit+0x6c>
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	691b      	ldr	r3, [r3, #16]
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	d104      	bne.n	800a0e4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800a0da:	2300      	movs	r3, #0
 800a0dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a0de:	68bb      	ldr	r3, [r7, #8]
 800a0e0:	61bb      	str	r3, [r7, #24]
 800a0e2:	e003      	b.n	800a0ec <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800a0e4:	68bb      	ldr	r3, [r7, #8]
 800a0e6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a0e8:	2300      	movs	r3, #0
 800a0ea:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800a0ec:	e030      	b.n	800a150 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a0ee:	683b      	ldr	r3, [r7, #0]
 800a0f0:	9300      	str	r3, [sp, #0]
 800a0f2:	697b      	ldr	r3, [r7, #20]
 800a0f4:	2200      	movs	r2, #0
 800a0f6:	2180      	movs	r1, #128	@ 0x80
 800a0f8:	68f8      	ldr	r0, [r7, #12]
 800a0fa:	f000 feff 	bl	800aefc <UART_WaitOnFlagUntilTimeout>
 800a0fe:	4603      	mov	r3, r0
 800a100:	2b00      	cmp	r3, #0
 800a102:	d005      	beq.n	800a110 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	2220      	movs	r2, #32
 800a108:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800a10c:	2303      	movs	r3, #3
 800a10e:	e03d      	b.n	800a18c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800a110:	69fb      	ldr	r3, [r7, #28]
 800a112:	2b00      	cmp	r3, #0
 800a114:	d10b      	bne.n	800a12e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a116:	69bb      	ldr	r3, [r7, #24]
 800a118:	881b      	ldrh	r3, [r3, #0]
 800a11a:	461a      	mov	r2, r3
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a124:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800a126:	69bb      	ldr	r3, [r7, #24]
 800a128:	3302      	adds	r3, #2
 800a12a:	61bb      	str	r3, [r7, #24]
 800a12c:	e007      	b.n	800a13e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a12e:	69fb      	ldr	r3, [r7, #28]
 800a130:	781a      	ldrb	r2, [r3, #0]
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800a138:	69fb      	ldr	r3, [r7, #28]
 800a13a:	3301      	adds	r3, #1
 800a13c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a144:	b29b      	uxth	r3, r3
 800a146:	3b01      	subs	r3, #1
 800a148:	b29a      	uxth	r2, r3
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a156:	b29b      	uxth	r3, r3
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d1c8      	bne.n	800a0ee <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a15c:	683b      	ldr	r3, [r7, #0]
 800a15e:	9300      	str	r3, [sp, #0]
 800a160:	697b      	ldr	r3, [r7, #20]
 800a162:	2200      	movs	r2, #0
 800a164:	2140      	movs	r1, #64	@ 0x40
 800a166:	68f8      	ldr	r0, [r7, #12]
 800a168:	f000 fec8 	bl	800aefc <UART_WaitOnFlagUntilTimeout>
 800a16c:	4603      	mov	r3, r0
 800a16e:	2b00      	cmp	r3, #0
 800a170:	d005      	beq.n	800a17e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	2220      	movs	r2, #32
 800a176:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800a17a:	2303      	movs	r3, #3
 800a17c:	e006      	b.n	800a18c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	2220      	movs	r2, #32
 800a182:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800a186:	2300      	movs	r3, #0
 800a188:	e000      	b.n	800a18c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800a18a:	2302      	movs	r3, #2
  }
}
 800a18c:	4618      	mov	r0, r3
 800a18e:	3720      	adds	r7, #32
 800a190:	46bd      	mov	sp, r7
 800a192:	bd80      	pop	{r7, pc}

0800a194 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a194:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a198:	b092      	sub	sp, #72	@ 0x48
 800a19a:	af00      	add	r7, sp, #0
 800a19c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a19e:	2300      	movs	r3, #0
 800a1a0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a1a4:	697b      	ldr	r3, [r7, #20]
 800a1a6:	689a      	ldr	r2, [r3, #8]
 800a1a8:	697b      	ldr	r3, [r7, #20]
 800a1aa:	691b      	ldr	r3, [r3, #16]
 800a1ac:	431a      	orrs	r2, r3
 800a1ae:	697b      	ldr	r3, [r7, #20]
 800a1b0:	695b      	ldr	r3, [r3, #20]
 800a1b2:	431a      	orrs	r2, r3
 800a1b4:	697b      	ldr	r3, [r7, #20]
 800a1b6:	69db      	ldr	r3, [r3, #28]
 800a1b8:	4313      	orrs	r3, r2
 800a1ba:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a1bc:	697b      	ldr	r3, [r7, #20]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	681a      	ldr	r2, [r3, #0]
 800a1c2:	4bbe      	ldr	r3, [pc, #760]	@ (800a4bc <UART_SetConfig+0x328>)
 800a1c4:	4013      	ands	r3, r2
 800a1c6:	697a      	ldr	r2, [r7, #20]
 800a1c8:	6812      	ldr	r2, [r2, #0]
 800a1ca:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a1cc:	430b      	orrs	r3, r1
 800a1ce:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a1d0:	697b      	ldr	r3, [r7, #20]
 800a1d2:	681b      	ldr	r3, [r3, #0]
 800a1d4:	685b      	ldr	r3, [r3, #4]
 800a1d6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a1da:	697b      	ldr	r3, [r7, #20]
 800a1dc:	68da      	ldr	r2, [r3, #12]
 800a1de:	697b      	ldr	r3, [r7, #20]
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	430a      	orrs	r2, r1
 800a1e4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a1e6:	697b      	ldr	r3, [r7, #20]
 800a1e8:	699b      	ldr	r3, [r3, #24]
 800a1ea:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a1ec:	697b      	ldr	r3, [r7, #20]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	4ab3      	ldr	r2, [pc, #716]	@ (800a4c0 <UART_SetConfig+0x32c>)
 800a1f2:	4293      	cmp	r3, r2
 800a1f4:	d004      	beq.n	800a200 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a1f6:	697b      	ldr	r3, [r7, #20]
 800a1f8:	6a1b      	ldr	r3, [r3, #32]
 800a1fa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a1fc:	4313      	orrs	r3, r2
 800a1fe:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a200:	697b      	ldr	r3, [r7, #20]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	689a      	ldr	r2, [r3, #8]
 800a206:	4baf      	ldr	r3, [pc, #700]	@ (800a4c4 <UART_SetConfig+0x330>)
 800a208:	4013      	ands	r3, r2
 800a20a:	697a      	ldr	r2, [r7, #20]
 800a20c:	6812      	ldr	r2, [r2, #0]
 800a20e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a210:	430b      	orrs	r3, r1
 800a212:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a214:	697b      	ldr	r3, [r7, #20]
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a21a:	f023 010f 	bic.w	r1, r3, #15
 800a21e:	697b      	ldr	r3, [r7, #20]
 800a220:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a222:	697b      	ldr	r3, [r7, #20]
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	430a      	orrs	r2, r1
 800a228:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a22a:	697b      	ldr	r3, [r7, #20]
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	4aa6      	ldr	r2, [pc, #664]	@ (800a4c8 <UART_SetConfig+0x334>)
 800a230:	4293      	cmp	r3, r2
 800a232:	d177      	bne.n	800a324 <UART_SetConfig+0x190>
 800a234:	4ba5      	ldr	r3, [pc, #660]	@ (800a4cc <UART_SetConfig+0x338>)
 800a236:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a238:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a23c:	2b28      	cmp	r3, #40	@ 0x28
 800a23e:	d86d      	bhi.n	800a31c <UART_SetConfig+0x188>
 800a240:	a201      	add	r2, pc, #4	@ (adr r2, 800a248 <UART_SetConfig+0xb4>)
 800a242:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a246:	bf00      	nop
 800a248:	0800a2ed 	.word	0x0800a2ed
 800a24c:	0800a31d 	.word	0x0800a31d
 800a250:	0800a31d 	.word	0x0800a31d
 800a254:	0800a31d 	.word	0x0800a31d
 800a258:	0800a31d 	.word	0x0800a31d
 800a25c:	0800a31d 	.word	0x0800a31d
 800a260:	0800a31d 	.word	0x0800a31d
 800a264:	0800a31d 	.word	0x0800a31d
 800a268:	0800a2f5 	.word	0x0800a2f5
 800a26c:	0800a31d 	.word	0x0800a31d
 800a270:	0800a31d 	.word	0x0800a31d
 800a274:	0800a31d 	.word	0x0800a31d
 800a278:	0800a31d 	.word	0x0800a31d
 800a27c:	0800a31d 	.word	0x0800a31d
 800a280:	0800a31d 	.word	0x0800a31d
 800a284:	0800a31d 	.word	0x0800a31d
 800a288:	0800a2fd 	.word	0x0800a2fd
 800a28c:	0800a31d 	.word	0x0800a31d
 800a290:	0800a31d 	.word	0x0800a31d
 800a294:	0800a31d 	.word	0x0800a31d
 800a298:	0800a31d 	.word	0x0800a31d
 800a29c:	0800a31d 	.word	0x0800a31d
 800a2a0:	0800a31d 	.word	0x0800a31d
 800a2a4:	0800a31d 	.word	0x0800a31d
 800a2a8:	0800a305 	.word	0x0800a305
 800a2ac:	0800a31d 	.word	0x0800a31d
 800a2b0:	0800a31d 	.word	0x0800a31d
 800a2b4:	0800a31d 	.word	0x0800a31d
 800a2b8:	0800a31d 	.word	0x0800a31d
 800a2bc:	0800a31d 	.word	0x0800a31d
 800a2c0:	0800a31d 	.word	0x0800a31d
 800a2c4:	0800a31d 	.word	0x0800a31d
 800a2c8:	0800a30d 	.word	0x0800a30d
 800a2cc:	0800a31d 	.word	0x0800a31d
 800a2d0:	0800a31d 	.word	0x0800a31d
 800a2d4:	0800a31d 	.word	0x0800a31d
 800a2d8:	0800a31d 	.word	0x0800a31d
 800a2dc:	0800a31d 	.word	0x0800a31d
 800a2e0:	0800a31d 	.word	0x0800a31d
 800a2e4:	0800a31d 	.word	0x0800a31d
 800a2e8:	0800a315 	.word	0x0800a315
 800a2ec:	2301      	movs	r3, #1
 800a2ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a2f2:	e222      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a2f4:	2304      	movs	r3, #4
 800a2f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a2fa:	e21e      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a2fc:	2308      	movs	r3, #8
 800a2fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a302:	e21a      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a304:	2310      	movs	r3, #16
 800a306:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a30a:	e216      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a30c:	2320      	movs	r3, #32
 800a30e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a312:	e212      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a314:	2340      	movs	r3, #64	@ 0x40
 800a316:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a31a:	e20e      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a31c:	2380      	movs	r3, #128	@ 0x80
 800a31e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a322:	e20a      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a324:	697b      	ldr	r3, [r7, #20]
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	4a69      	ldr	r2, [pc, #420]	@ (800a4d0 <UART_SetConfig+0x33c>)
 800a32a:	4293      	cmp	r3, r2
 800a32c:	d130      	bne.n	800a390 <UART_SetConfig+0x1fc>
 800a32e:	4b67      	ldr	r3, [pc, #412]	@ (800a4cc <UART_SetConfig+0x338>)
 800a330:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a332:	f003 0307 	and.w	r3, r3, #7
 800a336:	2b05      	cmp	r3, #5
 800a338:	d826      	bhi.n	800a388 <UART_SetConfig+0x1f4>
 800a33a:	a201      	add	r2, pc, #4	@ (adr r2, 800a340 <UART_SetConfig+0x1ac>)
 800a33c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a340:	0800a359 	.word	0x0800a359
 800a344:	0800a361 	.word	0x0800a361
 800a348:	0800a369 	.word	0x0800a369
 800a34c:	0800a371 	.word	0x0800a371
 800a350:	0800a379 	.word	0x0800a379
 800a354:	0800a381 	.word	0x0800a381
 800a358:	2300      	movs	r3, #0
 800a35a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a35e:	e1ec      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a360:	2304      	movs	r3, #4
 800a362:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a366:	e1e8      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a368:	2308      	movs	r3, #8
 800a36a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a36e:	e1e4      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a370:	2310      	movs	r3, #16
 800a372:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a376:	e1e0      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a378:	2320      	movs	r3, #32
 800a37a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a37e:	e1dc      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a380:	2340      	movs	r3, #64	@ 0x40
 800a382:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a386:	e1d8      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a388:	2380      	movs	r3, #128	@ 0x80
 800a38a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a38e:	e1d4      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a390:	697b      	ldr	r3, [r7, #20]
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	4a4f      	ldr	r2, [pc, #316]	@ (800a4d4 <UART_SetConfig+0x340>)
 800a396:	4293      	cmp	r3, r2
 800a398:	d130      	bne.n	800a3fc <UART_SetConfig+0x268>
 800a39a:	4b4c      	ldr	r3, [pc, #304]	@ (800a4cc <UART_SetConfig+0x338>)
 800a39c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a39e:	f003 0307 	and.w	r3, r3, #7
 800a3a2:	2b05      	cmp	r3, #5
 800a3a4:	d826      	bhi.n	800a3f4 <UART_SetConfig+0x260>
 800a3a6:	a201      	add	r2, pc, #4	@ (adr r2, 800a3ac <UART_SetConfig+0x218>)
 800a3a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3ac:	0800a3c5 	.word	0x0800a3c5
 800a3b0:	0800a3cd 	.word	0x0800a3cd
 800a3b4:	0800a3d5 	.word	0x0800a3d5
 800a3b8:	0800a3dd 	.word	0x0800a3dd
 800a3bc:	0800a3e5 	.word	0x0800a3e5
 800a3c0:	0800a3ed 	.word	0x0800a3ed
 800a3c4:	2300      	movs	r3, #0
 800a3c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a3ca:	e1b6      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a3cc:	2304      	movs	r3, #4
 800a3ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a3d2:	e1b2      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a3d4:	2308      	movs	r3, #8
 800a3d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a3da:	e1ae      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a3dc:	2310      	movs	r3, #16
 800a3de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a3e2:	e1aa      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a3e4:	2320      	movs	r3, #32
 800a3e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a3ea:	e1a6      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a3ec:	2340      	movs	r3, #64	@ 0x40
 800a3ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a3f2:	e1a2      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a3f4:	2380      	movs	r3, #128	@ 0x80
 800a3f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a3fa:	e19e      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a3fc:	697b      	ldr	r3, [r7, #20]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	4a35      	ldr	r2, [pc, #212]	@ (800a4d8 <UART_SetConfig+0x344>)
 800a402:	4293      	cmp	r3, r2
 800a404:	d130      	bne.n	800a468 <UART_SetConfig+0x2d4>
 800a406:	4b31      	ldr	r3, [pc, #196]	@ (800a4cc <UART_SetConfig+0x338>)
 800a408:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a40a:	f003 0307 	and.w	r3, r3, #7
 800a40e:	2b05      	cmp	r3, #5
 800a410:	d826      	bhi.n	800a460 <UART_SetConfig+0x2cc>
 800a412:	a201      	add	r2, pc, #4	@ (adr r2, 800a418 <UART_SetConfig+0x284>)
 800a414:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a418:	0800a431 	.word	0x0800a431
 800a41c:	0800a439 	.word	0x0800a439
 800a420:	0800a441 	.word	0x0800a441
 800a424:	0800a449 	.word	0x0800a449
 800a428:	0800a451 	.word	0x0800a451
 800a42c:	0800a459 	.word	0x0800a459
 800a430:	2300      	movs	r3, #0
 800a432:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a436:	e180      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a438:	2304      	movs	r3, #4
 800a43a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a43e:	e17c      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a440:	2308      	movs	r3, #8
 800a442:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a446:	e178      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a448:	2310      	movs	r3, #16
 800a44a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a44e:	e174      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a450:	2320      	movs	r3, #32
 800a452:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a456:	e170      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a458:	2340      	movs	r3, #64	@ 0x40
 800a45a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a45e:	e16c      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a460:	2380      	movs	r3, #128	@ 0x80
 800a462:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a466:	e168      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a468:	697b      	ldr	r3, [r7, #20]
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	4a1b      	ldr	r2, [pc, #108]	@ (800a4dc <UART_SetConfig+0x348>)
 800a46e:	4293      	cmp	r3, r2
 800a470:	d142      	bne.n	800a4f8 <UART_SetConfig+0x364>
 800a472:	4b16      	ldr	r3, [pc, #88]	@ (800a4cc <UART_SetConfig+0x338>)
 800a474:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a476:	f003 0307 	and.w	r3, r3, #7
 800a47a:	2b05      	cmp	r3, #5
 800a47c:	d838      	bhi.n	800a4f0 <UART_SetConfig+0x35c>
 800a47e:	a201      	add	r2, pc, #4	@ (adr r2, 800a484 <UART_SetConfig+0x2f0>)
 800a480:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a484:	0800a49d 	.word	0x0800a49d
 800a488:	0800a4a5 	.word	0x0800a4a5
 800a48c:	0800a4ad 	.word	0x0800a4ad
 800a490:	0800a4b5 	.word	0x0800a4b5
 800a494:	0800a4e1 	.word	0x0800a4e1
 800a498:	0800a4e9 	.word	0x0800a4e9
 800a49c:	2300      	movs	r3, #0
 800a49e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a4a2:	e14a      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a4a4:	2304      	movs	r3, #4
 800a4a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a4aa:	e146      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a4ac:	2308      	movs	r3, #8
 800a4ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a4b2:	e142      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a4b4:	2310      	movs	r3, #16
 800a4b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a4ba:	e13e      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a4bc:	cfff69f3 	.word	0xcfff69f3
 800a4c0:	58000c00 	.word	0x58000c00
 800a4c4:	11fff4ff 	.word	0x11fff4ff
 800a4c8:	40011000 	.word	0x40011000
 800a4cc:	58024400 	.word	0x58024400
 800a4d0:	40004400 	.word	0x40004400
 800a4d4:	40004800 	.word	0x40004800
 800a4d8:	40004c00 	.word	0x40004c00
 800a4dc:	40005000 	.word	0x40005000
 800a4e0:	2320      	movs	r3, #32
 800a4e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a4e6:	e128      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a4e8:	2340      	movs	r3, #64	@ 0x40
 800a4ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a4ee:	e124      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a4f0:	2380      	movs	r3, #128	@ 0x80
 800a4f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a4f6:	e120      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a4f8:	697b      	ldr	r3, [r7, #20]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	4acb      	ldr	r2, [pc, #812]	@ (800a82c <UART_SetConfig+0x698>)
 800a4fe:	4293      	cmp	r3, r2
 800a500:	d176      	bne.n	800a5f0 <UART_SetConfig+0x45c>
 800a502:	4bcb      	ldr	r3, [pc, #812]	@ (800a830 <UART_SetConfig+0x69c>)
 800a504:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a506:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a50a:	2b28      	cmp	r3, #40	@ 0x28
 800a50c:	d86c      	bhi.n	800a5e8 <UART_SetConfig+0x454>
 800a50e:	a201      	add	r2, pc, #4	@ (adr r2, 800a514 <UART_SetConfig+0x380>)
 800a510:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a514:	0800a5b9 	.word	0x0800a5b9
 800a518:	0800a5e9 	.word	0x0800a5e9
 800a51c:	0800a5e9 	.word	0x0800a5e9
 800a520:	0800a5e9 	.word	0x0800a5e9
 800a524:	0800a5e9 	.word	0x0800a5e9
 800a528:	0800a5e9 	.word	0x0800a5e9
 800a52c:	0800a5e9 	.word	0x0800a5e9
 800a530:	0800a5e9 	.word	0x0800a5e9
 800a534:	0800a5c1 	.word	0x0800a5c1
 800a538:	0800a5e9 	.word	0x0800a5e9
 800a53c:	0800a5e9 	.word	0x0800a5e9
 800a540:	0800a5e9 	.word	0x0800a5e9
 800a544:	0800a5e9 	.word	0x0800a5e9
 800a548:	0800a5e9 	.word	0x0800a5e9
 800a54c:	0800a5e9 	.word	0x0800a5e9
 800a550:	0800a5e9 	.word	0x0800a5e9
 800a554:	0800a5c9 	.word	0x0800a5c9
 800a558:	0800a5e9 	.word	0x0800a5e9
 800a55c:	0800a5e9 	.word	0x0800a5e9
 800a560:	0800a5e9 	.word	0x0800a5e9
 800a564:	0800a5e9 	.word	0x0800a5e9
 800a568:	0800a5e9 	.word	0x0800a5e9
 800a56c:	0800a5e9 	.word	0x0800a5e9
 800a570:	0800a5e9 	.word	0x0800a5e9
 800a574:	0800a5d1 	.word	0x0800a5d1
 800a578:	0800a5e9 	.word	0x0800a5e9
 800a57c:	0800a5e9 	.word	0x0800a5e9
 800a580:	0800a5e9 	.word	0x0800a5e9
 800a584:	0800a5e9 	.word	0x0800a5e9
 800a588:	0800a5e9 	.word	0x0800a5e9
 800a58c:	0800a5e9 	.word	0x0800a5e9
 800a590:	0800a5e9 	.word	0x0800a5e9
 800a594:	0800a5d9 	.word	0x0800a5d9
 800a598:	0800a5e9 	.word	0x0800a5e9
 800a59c:	0800a5e9 	.word	0x0800a5e9
 800a5a0:	0800a5e9 	.word	0x0800a5e9
 800a5a4:	0800a5e9 	.word	0x0800a5e9
 800a5a8:	0800a5e9 	.word	0x0800a5e9
 800a5ac:	0800a5e9 	.word	0x0800a5e9
 800a5b0:	0800a5e9 	.word	0x0800a5e9
 800a5b4:	0800a5e1 	.word	0x0800a5e1
 800a5b8:	2301      	movs	r3, #1
 800a5ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a5be:	e0bc      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a5c0:	2304      	movs	r3, #4
 800a5c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a5c6:	e0b8      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a5c8:	2308      	movs	r3, #8
 800a5ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a5ce:	e0b4      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a5d0:	2310      	movs	r3, #16
 800a5d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a5d6:	e0b0      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a5d8:	2320      	movs	r3, #32
 800a5da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a5de:	e0ac      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a5e0:	2340      	movs	r3, #64	@ 0x40
 800a5e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a5e6:	e0a8      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a5e8:	2380      	movs	r3, #128	@ 0x80
 800a5ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a5ee:	e0a4      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a5f0:	697b      	ldr	r3, [r7, #20]
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	4a8f      	ldr	r2, [pc, #572]	@ (800a834 <UART_SetConfig+0x6a0>)
 800a5f6:	4293      	cmp	r3, r2
 800a5f8:	d130      	bne.n	800a65c <UART_SetConfig+0x4c8>
 800a5fa:	4b8d      	ldr	r3, [pc, #564]	@ (800a830 <UART_SetConfig+0x69c>)
 800a5fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a5fe:	f003 0307 	and.w	r3, r3, #7
 800a602:	2b05      	cmp	r3, #5
 800a604:	d826      	bhi.n	800a654 <UART_SetConfig+0x4c0>
 800a606:	a201      	add	r2, pc, #4	@ (adr r2, 800a60c <UART_SetConfig+0x478>)
 800a608:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a60c:	0800a625 	.word	0x0800a625
 800a610:	0800a62d 	.word	0x0800a62d
 800a614:	0800a635 	.word	0x0800a635
 800a618:	0800a63d 	.word	0x0800a63d
 800a61c:	0800a645 	.word	0x0800a645
 800a620:	0800a64d 	.word	0x0800a64d
 800a624:	2300      	movs	r3, #0
 800a626:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a62a:	e086      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a62c:	2304      	movs	r3, #4
 800a62e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a632:	e082      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a634:	2308      	movs	r3, #8
 800a636:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a63a:	e07e      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a63c:	2310      	movs	r3, #16
 800a63e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a642:	e07a      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a644:	2320      	movs	r3, #32
 800a646:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a64a:	e076      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a64c:	2340      	movs	r3, #64	@ 0x40
 800a64e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a652:	e072      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a654:	2380      	movs	r3, #128	@ 0x80
 800a656:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a65a:	e06e      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a65c:	697b      	ldr	r3, [r7, #20]
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	4a75      	ldr	r2, [pc, #468]	@ (800a838 <UART_SetConfig+0x6a4>)
 800a662:	4293      	cmp	r3, r2
 800a664:	d130      	bne.n	800a6c8 <UART_SetConfig+0x534>
 800a666:	4b72      	ldr	r3, [pc, #456]	@ (800a830 <UART_SetConfig+0x69c>)
 800a668:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a66a:	f003 0307 	and.w	r3, r3, #7
 800a66e:	2b05      	cmp	r3, #5
 800a670:	d826      	bhi.n	800a6c0 <UART_SetConfig+0x52c>
 800a672:	a201      	add	r2, pc, #4	@ (adr r2, 800a678 <UART_SetConfig+0x4e4>)
 800a674:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a678:	0800a691 	.word	0x0800a691
 800a67c:	0800a699 	.word	0x0800a699
 800a680:	0800a6a1 	.word	0x0800a6a1
 800a684:	0800a6a9 	.word	0x0800a6a9
 800a688:	0800a6b1 	.word	0x0800a6b1
 800a68c:	0800a6b9 	.word	0x0800a6b9
 800a690:	2300      	movs	r3, #0
 800a692:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a696:	e050      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a698:	2304      	movs	r3, #4
 800a69a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a69e:	e04c      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a6a0:	2308      	movs	r3, #8
 800a6a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a6a6:	e048      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a6a8:	2310      	movs	r3, #16
 800a6aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a6ae:	e044      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a6b0:	2320      	movs	r3, #32
 800a6b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a6b6:	e040      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a6b8:	2340      	movs	r3, #64	@ 0x40
 800a6ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a6be:	e03c      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a6c0:	2380      	movs	r3, #128	@ 0x80
 800a6c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a6c6:	e038      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a6c8:	697b      	ldr	r3, [r7, #20]
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	4a5b      	ldr	r2, [pc, #364]	@ (800a83c <UART_SetConfig+0x6a8>)
 800a6ce:	4293      	cmp	r3, r2
 800a6d0:	d130      	bne.n	800a734 <UART_SetConfig+0x5a0>
 800a6d2:	4b57      	ldr	r3, [pc, #348]	@ (800a830 <UART_SetConfig+0x69c>)
 800a6d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a6d6:	f003 0307 	and.w	r3, r3, #7
 800a6da:	2b05      	cmp	r3, #5
 800a6dc:	d826      	bhi.n	800a72c <UART_SetConfig+0x598>
 800a6de:	a201      	add	r2, pc, #4	@ (adr r2, 800a6e4 <UART_SetConfig+0x550>)
 800a6e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a6e4:	0800a6fd 	.word	0x0800a6fd
 800a6e8:	0800a705 	.word	0x0800a705
 800a6ec:	0800a70d 	.word	0x0800a70d
 800a6f0:	0800a715 	.word	0x0800a715
 800a6f4:	0800a71d 	.word	0x0800a71d
 800a6f8:	0800a725 	.word	0x0800a725
 800a6fc:	2302      	movs	r3, #2
 800a6fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a702:	e01a      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a704:	2304      	movs	r3, #4
 800a706:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a70a:	e016      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a70c:	2308      	movs	r3, #8
 800a70e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a712:	e012      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a714:	2310      	movs	r3, #16
 800a716:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a71a:	e00e      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a71c:	2320      	movs	r3, #32
 800a71e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a722:	e00a      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a724:	2340      	movs	r3, #64	@ 0x40
 800a726:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a72a:	e006      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a72c:	2380      	movs	r3, #128	@ 0x80
 800a72e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a732:	e002      	b.n	800a73a <UART_SetConfig+0x5a6>
 800a734:	2380      	movs	r3, #128	@ 0x80
 800a736:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a73a:	697b      	ldr	r3, [r7, #20]
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	4a3f      	ldr	r2, [pc, #252]	@ (800a83c <UART_SetConfig+0x6a8>)
 800a740:	4293      	cmp	r3, r2
 800a742:	f040 80f8 	bne.w	800a936 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a746:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a74a:	2b20      	cmp	r3, #32
 800a74c:	dc46      	bgt.n	800a7dc <UART_SetConfig+0x648>
 800a74e:	2b02      	cmp	r3, #2
 800a750:	f2c0 8082 	blt.w	800a858 <UART_SetConfig+0x6c4>
 800a754:	3b02      	subs	r3, #2
 800a756:	2b1e      	cmp	r3, #30
 800a758:	d87e      	bhi.n	800a858 <UART_SetConfig+0x6c4>
 800a75a:	a201      	add	r2, pc, #4	@ (adr r2, 800a760 <UART_SetConfig+0x5cc>)
 800a75c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a760:	0800a7e3 	.word	0x0800a7e3
 800a764:	0800a859 	.word	0x0800a859
 800a768:	0800a7eb 	.word	0x0800a7eb
 800a76c:	0800a859 	.word	0x0800a859
 800a770:	0800a859 	.word	0x0800a859
 800a774:	0800a859 	.word	0x0800a859
 800a778:	0800a7fb 	.word	0x0800a7fb
 800a77c:	0800a859 	.word	0x0800a859
 800a780:	0800a859 	.word	0x0800a859
 800a784:	0800a859 	.word	0x0800a859
 800a788:	0800a859 	.word	0x0800a859
 800a78c:	0800a859 	.word	0x0800a859
 800a790:	0800a859 	.word	0x0800a859
 800a794:	0800a859 	.word	0x0800a859
 800a798:	0800a80b 	.word	0x0800a80b
 800a79c:	0800a859 	.word	0x0800a859
 800a7a0:	0800a859 	.word	0x0800a859
 800a7a4:	0800a859 	.word	0x0800a859
 800a7a8:	0800a859 	.word	0x0800a859
 800a7ac:	0800a859 	.word	0x0800a859
 800a7b0:	0800a859 	.word	0x0800a859
 800a7b4:	0800a859 	.word	0x0800a859
 800a7b8:	0800a859 	.word	0x0800a859
 800a7bc:	0800a859 	.word	0x0800a859
 800a7c0:	0800a859 	.word	0x0800a859
 800a7c4:	0800a859 	.word	0x0800a859
 800a7c8:	0800a859 	.word	0x0800a859
 800a7cc:	0800a859 	.word	0x0800a859
 800a7d0:	0800a859 	.word	0x0800a859
 800a7d4:	0800a859 	.word	0x0800a859
 800a7d8:	0800a84b 	.word	0x0800a84b
 800a7dc:	2b40      	cmp	r3, #64	@ 0x40
 800a7de:	d037      	beq.n	800a850 <UART_SetConfig+0x6bc>
 800a7e0:	e03a      	b.n	800a858 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800a7e2:	f7fe fe7b 	bl	80094dc <HAL_RCCEx_GetD3PCLK1Freq>
 800a7e6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a7e8:	e03c      	b.n	800a864 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a7ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a7ee:	4618      	mov	r0, r3
 800a7f0:	f7fe fe8a 	bl	8009508 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a7f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a7f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a7f8:	e034      	b.n	800a864 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a7fa:	f107 0318 	add.w	r3, r7, #24
 800a7fe:	4618      	mov	r0, r3
 800a800:	f7fe ffd6 	bl	80097b0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a804:	69fb      	ldr	r3, [r7, #28]
 800a806:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a808:	e02c      	b.n	800a864 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a80a:	4b09      	ldr	r3, [pc, #36]	@ (800a830 <UART_SetConfig+0x69c>)
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	f003 0320 	and.w	r3, r3, #32
 800a812:	2b00      	cmp	r3, #0
 800a814:	d016      	beq.n	800a844 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a816:	4b06      	ldr	r3, [pc, #24]	@ (800a830 <UART_SetConfig+0x69c>)
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	08db      	lsrs	r3, r3, #3
 800a81c:	f003 0303 	and.w	r3, r3, #3
 800a820:	4a07      	ldr	r2, [pc, #28]	@ (800a840 <UART_SetConfig+0x6ac>)
 800a822:	fa22 f303 	lsr.w	r3, r2, r3
 800a826:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a828:	e01c      	b.n	800a864 <UART_SetConfig+0x6d0>
 800a82a:	bf00      	nop
 800a82c:	40011400 	.word	0x40011400
 800a830:	58024400 	.word	0x58024400
 800a834:	40007800 	.word	0x40007800
 800a838:	40007c00 	.word	0x40007c00
 800a83c:	58000c00 	.word	0x58000c00
 800a840:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800a844:	4b9d      	ldr	r3, [pc, #628]	@ (800aabc <UART_SetConfig+0x928>)
 800a846:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a848:	e00c      	b.n	800a864 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a84a:	4b9d      	ldr	r3, [pc, #628]	@ (800aac0 <UART_SetConfig+0x92c>)
 800a84c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a84e:	e009      	b.n	800a864 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a850:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a854:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a856:	e005      	b.n	800a864 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800a858:	2300      	movs	r3, #0
 800a85a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800a85c:	2301      	movs	r3, #1
 800a85e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800a862:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a864:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a866:	2b00      	cmp	r3, #0
 800a868:	f000 81de 	beq.w	800ac28 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a86c:	697b      	ldr	r3, [r7, #20]
 800a86e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a870:	4a94      	ldr	r2, [pc, #592]	@ (800aac4 <UART_SetConfig+0x930>)
 800a872:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a876:	461a      	mov	r2, r3
 800a878:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a87a:	fbb3 f3f2 	udiv	r3, r3, r2
 800a87e:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a880:	697b      	ldr	r3, [r7, #20]
 800a882:	685a      	ldr	r2, [r3, #4]
 800a884:	4613      	mov	r3, r2
 800a886:	005b      	lsls	r3, r3, #1
 800a888:	4413      	add	r3, r2
 800a88a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a88c:	429a      	cmp	r2, r3
 800a88e:	d305      	bcc.n	800a89c <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a890:	697b      	ldr	r3, [r7, #20]
 800a892:	685b      	ldr	r3, [r3, #4]
 800a894:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a896:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a898:	429a      	cmp	r2, r3
 800a89a:	d903      	bls.n	800a8a4 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800a89c:	2301      	movs	r3, #1
 800a89e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800a8a2:	e1c1      	b.n	800ac28 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a8a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a8a6:	2200      	movs	r2, #0
 800a8a8:	60bb      	str	r3, [r7, #8]
 800a8aa:	60fa      	str	r2, [r7, #12]
 800a8ac:	697b      	ldr	r3, [r7, #20]
 800a8ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a8b0:	4a84      	ldr	r2, [pc, #528]	@ (800aac4 <UART_SetConfig+0x930>)
 800a8b2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a8b6:	b29b      	uxth	r3, r3
 800a8b8:	2200      	movs	r2, #0
 800a8ba:	603b      	str	r3, [r7, #0]
 800a8bc:	607a      	str	r2, [r7, #4]
 800a8be:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a8c2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a8c6:	f7f5 fd5b 	bl	8000380 <__aeabi_uldivmod>
 800a8ca:	4602      	mov	r2, r0
 800a8cc:	460b      	mov	r3, r1
 800a8ce:	4610      	mov	r0, r2
 800a8d0:	4619      	mov	r1, r3
 800a8d2:	f04f 0200 	mov.w	r2, #0
 800a8d6:	f04f 0300 	mov.w	r3, #0
 800a8da:	020b      	lsls	r3, r1, #8
 800a8dc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a8e0:	0202      	lsls	r2, r0, #8
 800a8e2:	6979      	ldr	r1, [r7, #20]
 800a8e4:	6849      	ldr	r1, [r1, #4]
 800a8e6:	0849      	lsrs	r1, r1, #1
 800a8e8:	2000      	movs	r0, #0
 800a8ea:	460c      	mov	r4, r1
 800a8ec:	4605      	mov	r5, r0
 800a8ee:	eb12 0804 	adds.w	r8, r2, r4
 800a8f2:	eb43 0905 	adc.w	r9, r3, r5
 800a8f6:	697b      	ldr	r3, [r7, #20]
 800a8f8:	685b      	ldr	r3, [r3, #4]
 800a8fa:	2200      	movs	r2, #0
 800a8fc:	469a      	mov	sl, r3
 800a8fe:	4693      	mov	fp, r2
 800a900:	4652      	mov	r2, sl
 800a902:	465b      	mov	r3, fp
 800a904:	4640      	mov	r0, r8
 800a906:	4649      	mov	r1, r9
 800a908:	f7f5 fd3a 	bl	8000380 <__aeabi_uldivmod>
 800a90c:	4602      	mov	r2, r0
 800a90e:	460b      	mov	r3, r1
 800a910:	4613      	mov	r3, r2
 800a912:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a914:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a916:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a91a:	d308      	bcc.n	800a92e <UART_SetConfig+0x79a>
 800a91c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a91e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a922:	d204      	bcs.n	800a92e <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800a924:	697b      	ldr	r3, [r7, #20]
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a92a:	60da      	str	r2, [r3, #12]
 800a92c:	e17c      	b.n	800ac28 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800a92e:	2301      	movs	r3, #1
 800a930:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800a934:	e178      	b.n	800ac28 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a936:	697b      	ldr	r3, [r7, #20]
 800a938:	69db      	ldr	r3, [r3, #28]
 800a93a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a93e:	f040 80c5 	bne.w	800aacc <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800a942:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a946:	2b20      	cmp	r3, #32
 800a948:	dc48      	bgt.n	800a9dc <UART_SetConfig+0x848>
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	db7b      	blt.n	800aa46 <UART_SetConfig+0x8b2>
 800a94e:	2b20      	cmp	r3, #32
 800a950:	d879      	bhi.n	800aa46 <UART_SetConfig+0x8b2>
 800a952:	a201      	add	r2, pc, #4	@ (adr r2, 800a958 <UART_SetConfig+0x7c4>)
 800a954:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a958:	0800a9e3 	.word	0x0800a9e3
 800a95c:	0800a9eb 	.word	0x0800a9eb
 800a960:	0800aa47 	.word	0x0800aa47
 800a964:	0800aa47 	.word	0x0800aa47
 800a968:	0800a9f3 	.word	0x0800a9f3
 800a96c:	0800aa47 	.word	0x0800aa47
 800a970:	0800aa47 	.word	0x0800aa47
 800a974:	0800aa47 	.word	0x0800aa47
 800a978:	0800aa03 	.word	0x0800aa03
 800a97c:	0800aa47 	.word	0x0800aa47
 800a980:	0800aa47 	.word	0x0800aa47
 800a984:	0800aa47 	.word	0x0800aa47
 800a988:	0800aa47 	.word	0x0800aa47
 800a98c:	0800aa47 	.word	0x0800aa47
 800a990:	0800aa47 	.word	0x0800aa47
 800a994:	0800aa47 	.word	0x0800aa47
 800a998:	0800aa13 	.word	0x0800aa13
 800a99c:	0800aa47 	.word	0x0800aa47
 800a9a0:	0800aa47 	.word	0x0800aa47
 800a9a4:	0800aa47 	.word	0x0800aa47
 800a9a8:	0800aa47 	.word	0x0800aa47
 800a9ac:	0800aa47 	.word	0x0800aa47
 800a9b0:	0800aa47 	.word	0x0800aa47
 800a9b4:	0800aa47 	.word	0x0800aa47
 800a9b8:	0800aa47 	.word	0x0800aa47
 800a9bc:	0800aa47 	.word	0x0800aa47
 800a9c0:	0800aa47 	.word	0x0800aa47
 800a9c4:	0800aa47 	.word	0x0800aa47
 800a9c8:	0800aa47 	.word	0x0800aa47
 800a9cc:	0800aa47 	.word	0x0800aa47
 800a9d0:	0800aa47 	.word	0x0800aa47
 800a9d4:	0800aa47 	.word	0x0800aa47
 800a9d8:	0800aa39 	.word	0x0800aa39
 800a9dc:	2b40      	cmp	r3, #64	@ 0x40
 800a9de:	d02e      	beq.n	800aa3e <UART_SetConfig+0x8aa>
 800a9e0:	e031      	b.n	800aa46 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a9e2:	f7fc fdc5 	bl	8007570 <HAL_RCC_GetPCLK1Freq>
 800a9e6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a9e8:	e033      	b.n	800aa52 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a9ea:	f7fc fdd7 	bl	800759c <HAL_RCC_GetPCLK2Freq>
 800a9ee:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a9f0:	e02f      	b.n	800aa52 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a9f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a9f6:	4618      	mov	r0, r3
 800a9f8:	f7fe fd86 	bl	8009508 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a9fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa00:	e027      	b.n	800aa52 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800aa02:	f107 0318 	add.w	r3, r7, #24
 800aa06:	4618      	mov	r0, r3
 800aa08:	f7fe fed2 	bl	80097b0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800aa0c:	69fb      	ldr	r3, [r7, #28]
 800aa0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa10:	e01f      	b.n	800aa52 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800aa12:	4b2d      	ldr	r3, [pc, #180]	@ (800aac8 <UART_SetConfig+0x934>)
 800aa14:	681b      	ldr	r3, [r3, #0]
 800aa16:	f003 0320 	and.w	r3, r3, #32
 800aa1a:	2b00      	cmp	r3, #0
 800aa1c:	d009      	beq.n	800aa32 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800aa1e:	4b2a      	ldr	r3, [pc, #168]	@ (800aac8 <UART_SetConfig+0x934>)
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	08db      	lsrs	r3, r3, #3
 800aa24:	f003 0303 	and.w	r3, r3, #3
 800aa28:	4a24      	ldr	r2, [pc, #144]	@ (800aabc <UART_SetConfig+0x928>)
 800aa2a:	fa22 f303 	lsr.w	r3, r2, r3
 800aa2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800aa30:	e00f      	b.n	800aa52 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800aa32:	4b22      	ldr	r3, [pc, #136]	@ (800aabc <UART_SetConfig+0x928>)
 800aa34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa36:	e00c      	b.n	800aa52 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800aa38:	4b21      	ldr	r3, [pc, #132]	@ (800aac0 <UART_SetConfig+0x92c>)
 800aa3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa3c:	e009      	b.n	800aa52 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800aa3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800aa42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa44:	e005      	b.n	800aa52 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800aa46:	2300      	movs	r3, #0
 800aa48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800aa4a:	2301      	movs	r3, #1
 800aa4c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800aa50:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800aa52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	f000 80e7 	beq.w	800ac28 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800aa5a:	697b      	ldr	r3, [r7, #20]
 800aa5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa5e:	4a19      	ldr	r2, [pc, #100]	@ (800aac4 <UART_SetConfig+0x930>)
 800aa60:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800aa64:	461a      	mov	r2, r3
 800aa66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aa68:	fbb3 f3f2 	udiv	r3, r3, r2
 800aa6c:	005a      	lsls	r2, r3, #1
 800aa6e:	697b      	ldr	r3, [r7, #20]
 800aa70:	685b      	ldr	r3, [r3, #4]
 800aa72:	085b      	lsrs	r3, r3, #1
 800aa74:	441a      	add	r2, r3
 800aa76:	697b      	ldr	r3, [r7, #20]
 800aa78:	685b      	ldr	r3, [r3, #4]
 800aa7a:	fbb2 f3f3 	udiv	r3, r2, r3
 800aa7e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800aa80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa82:	2b0f      	cmp	r3, #15
 800aa84:	d916      	bls.n	800aab4 <UART_SetConfig+0x920>
 800aa86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800aa8c:	d212      	bcs.n	800aab4 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800aa8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa90:	b29b      	uxth	r3, r3
 800aa92:	f023 030f 	bic.w	r3, r3, #15
 800aa96:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800aa98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa9a:	085b      	lsrs	r3, r3, #1
 800aa9c:	b29b      	uxth	r3, r3
 800aa9e:	f003 0307 	and.w	r3, r3, #7
 800aaa2:	b29a      	uxth	r2, r3
 800aaa4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800aaa6:	4313      	orrs	r3, r2
 800aaa8:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800aaaa:	697b      	ldr	r3, [r7, #20]
 800aaac:	681b      	ldr	r3, [r3, #0]
 800aaae:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800aab0:	60da      	str	r2, [r3, #12]
 800aab2:	e0b9      	b.n	800ac28 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800aab4:	2301      	movs	r3, #1
 800aab6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800aaba:	e0b5      	b.n	800ac28 <UART_SetConfig+0xa94>
 800aabc:	03d09000 	.word	0x03d09000
 800aac0:	003d0900 	.word	0x003d0900
 800aac4:	0800c08c 	.word	0x0800c08c
 800aac8:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800aacc:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800aad0:	2b20      	cmp	r3, #32
 800aad2:	dc49      	bgt.n	800ab68 <UART_SetConfig+0x9d4>
 800aad4:	2b00      	cmp	r3, #0
 800aad6:	db7c      	blt.n	800abd2 <UART_SetConfig+0xa3e>
 800aad8:	2b20      	cmp	r3, #32
 800aada:	d87a      	bhi.n	800abd2 <UART_SetConfig+0xa3e>
 800aadc:	a201      	add	r2, pc, #4	@ (adr r2, 800aae4 <UART_SetConfig+0x950>)
 800aade:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aae2:	bf00      	nop
 800aae4:	0800ab6f 	.word	0x0800ab6f
 800aae8:	0800ab77 	.word	0x0800ab77
 800aaec:	0800abd3 	.word	0x0800abd3
 800aaf0:	0800abd3 	.word	0x0800abd3
 800aaf4:	0800ab7f 	.word	0x0800ab7f
 800aaf8:	0800abd3 	.word	0x0800abd3
 800aafc:	0800abd3 	.word	0x0800abd3
 800ab00:	0800abd3 	.word	0x0800abd3
 800ab04:	0800ab8f 	.word	0x0800ab8f
 800ab08:	0800abd3 	.word	0x0800abd3
 800ab0c:	0800abd3 	.word	0x0800abd3
 800ab10:	0800abd3 	.word	0x0800abd3
 800ab14:	0800abd3 	.word	0x0800abd3
 800ab18:	0800abd3 	.word	0x0800abd3
 800ab1c:	0800abd3 	.word	0x0800abd3
 800ab20:	0800abd3 	.word	0x0800abd3
 800ab24:	0800ab9f 	.word	0x0800ab9f
 800ab28:	0800abd3 	.word	0x0800abd3
 800ab2c:	0800abd3 	.word	0x0800abd3
 800ab30:	0800abd3 	.word	0x0800abd3
 800ab34:	0800abd3 	.word	0x0800abd3
 800ab38:	0800abd3 	.word	0x0800abd3
 800ab3c:	0800abd3 	.word	0x0800abd3
 800ab40:	0800abd3 	.word	0x0800abd3
 800ab44:	0800abd3 	.word	0x0800abd3
 800ab48:	0800abd3 	.word	0x0800abd3
 800ab4c:	0800abd3 	.word	0x0800abd3
 800ab50:	0800abd3 	.word	0x0800abd3
 800ab54:	0800abd3 	.word	0x0800abd3
 800ab58:	0800abd3 	.word	0x0800abd3
 800ab5c:	0800abd3 	.word	0x0800abd3
 800ab60:	0800abd3 	.word	0x0800abd3
 800ab64:	0800abc5 	.word	0x0800abc5
 800ab68:	2b40      	cmp	r3, #64	@ 0x40
 800ab6a:	d02e      	beq.n	800abca <UART_SetConfig+0xa36>
 800ab6c:	e031      	b.n	800abd2 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ab6e:	f7fc fcff 	bl	8007570 <HAL_RCC_GetPCLK1Freq>
 800ab72:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ab74:	e033      	b.n	800abde <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ab76:	f7fc fd11 	bl	800759c <HAL_RCC_GetPCLK2Freq>
 800ab7a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ab7c:	e02f      	b.n	800abde <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ab7e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ab82:	4618      	mov	r0, r3
 800ab84:	f7fe fcc0 	bl	8009508 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800ab88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab8c:	e027      	b.n	800abde <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ab8e:	f107 0318 	add.w	r3, r7, #24
 800ab92:	4618      	mov	r0, r3
 800ab94:	f7fe fe0c 	bl	80097b0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800ab98:	69fb      	ldr	r3, [r7, #28]
 800ab9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab9c:	e01f      	b.n	800abde <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ab9e:	4b2d      	ldr	r3, [pc, #180]	@ (800ac54 <UART_SetConfig+0xac0>)
 800aba0:	681b      	ldr	r3, [r3, #0]
 800aba2:	f003 0320 	and.w	r3, r3, #32
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	d009      	beq.n	800abbe <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800abaa:	4b2a      	ldr	r3, [pc, #168]	@ (800ac54 <UART_SetConfig+0xac0>)
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	08db      	lsrs	r3, r3, #3
 800abb0:	f003 0303 	and.w	r3, r3, #3
 800abb4:	4a28      	ldr	r2, [pc, #160]	@ (800ac58 <UART_SetConfig+0xac4>)
 800abb6:	fa22 f303 	lsr.w	r3, r2, r3
 800abba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800abbc:	e00f      	b.n	800abde <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800abbe:	4b26      	ldr	r3, [pc, #152]	@ (800ac58 <UART_SetConfig+0xac4>)
 800abc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800abc2:	e00c      	b.n	800abde <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800abc4:	4b25      	ldr	r3, [pc, #148]	@ (800ac5c <UART_SetConfig+0xac8>)
 800abc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800abc8:	e009      	b.n	800abde <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800abca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800abce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800abd0:	e005      	b.n	800abde <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800abd2:	2300      	movs	r3, #0
 800abd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800abd6:	2301      	movs	r3, #1
 800abd8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800abdc:	bf00      	nop
    }

    if (pclk != 0U)
 800abde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d021      	beq.n	800ac28 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800abe4:	697b      	ldr	r3, [r7, #20]
 800abe6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800abe8:	4a1d      	ldr	r2, [pc, #116]	@ (800ac60 <UART_SetConfig+0xacc>)
 800abea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800abee:	461a      	mov	r2, r3
 800abf0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800abf2:	fbb3 f2f2 	udiv	r2, r3, r2
 800abf6:	697b      	ldr	r3, [r7, #20]
 800abf8:	685b      	ldr	r3, [r3, #4]
 800abfa:	085b      	lsrs	r3, r3, #1
 800abfc:	441a      	add	r2, r3
 800abfe:	697b      	ldr	r3, [r7, #20]
 800ac00:	685b      	ldr	r3, [r3, #4]
 800ac02:	fbb2 f3f3 	udiv	r3, r2, r3
 800ac06:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ac08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac0a:	2b0f      	cmp	r3, #15
 800ac0c:	d909      	bls.n	800ac22 <UART_SetConfig+0xa8e>
 800ac0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ac14:	d205      	bcs.n	800ac22 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800ac16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac18:	b29a      	uxth	r2, r3
 800ac1a:	697b      	ldr	r3, [r7, #20]
 800ac1c:	681b      	ldr	r3, [r3, #0]
 800ac1e:	60da      	str	r2, [r3, #12]
 800ac20:	e002      	b.n	800ac28 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800ac22:	2301      	movs	r3, #1
 800ac24:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800ac28:	697b      	ldr	r3, [r7, #20]
 800ac2a:	2201      	movs	r2, #1
 800ac2c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800ac30:	697b      	ldr	r3, [r7, #20]
 800ac32:	2201      	movs	r2, #1
 800ac34:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800ac38:	697b      	ldr	r3, [r7, #20]
 800ac3a:	2200      	movs	r2, #0
 800ac3c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800ac3e:	697b      	ldr	r3, [r7, #20]
 800ac40:	2200      	movs	r2, #0
 800ac42:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800ac44:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800ac48:	4618      	mov	r0, r3
 800ac4a:	3748      	adds	r7, #72	@ 0x48
 800ac4c:	46bd      	mov	sp, r7
 800ac4e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ac52:	bf00      	nop
 800ac54:	58024400 	.word	0x58024400
 800ac58:	03d09000 	.word	0x03d09000
 800ac5c:	003d0900 	.word	0x003d0900
 800ac60:	0800c08c 	.word	0x0800c08c

0800ac64 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ac64:	b480      	push	{r7}
 800ac66:	b083      	sub	sp, #12
 800ac68:	af00      	add	r7, sp, #0
 800ac6a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac70:	f003 0308 	and.w	r3, r3, #8
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d00a      	beq.n	800ac8e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	685b      	ldr	r3, [r3, #4]
 800ac7e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	681b      	ldr	r3, [r3, #0]
 800ac8a:	430a      	orrs	r2, r1
 800ac8c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac92:	f003 0301 	and.w	r3, r3, #1
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	d00a      	beq.n	800acb0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	685b      	ldr	r3, [r3, #4]
 800aca0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	430a      	orrs	r2, r1
 800acae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800acb4:	f003 0302 	and.w	r3, r3, #2
 800acb8:	2b00      	cmp	r3, #0
 800acba:	d00a      	beq.n	800acd2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	681b      	ldr	r3, [r3, #0]
 800acc0:	685b      	ldr	r3, [r3, #4]
 800acc2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	430a      	orrs	r2, r1
 800acd0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800acd6:	f003 0304 	and.w	r3, r3, #4
 800acda:	2b00      	cmp	r3, #0
 800acdc:	d00a      	beq.n	800acf4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	685b      	ldr	r3, [r3, #4]
 800ace4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	430a      	orrs	r2, r1
 800acf2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800acf8:	f003 0310 	and.w	r3, r3, #16
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d00a      	beq.n	800ad16 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	681b      	ldr	r3, [r3, #0]
 800ad04:	689b      	ldr	r3, [r3, #8]
 800ad06:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	681b      	ldr	r3, [r3, #0]
 800ad12:	430a      	orrs	r2, r1
 800ad14:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad1a:	f003 0320 	and.w	r3, r3, #32
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	d00a      	beq.n	800ad38 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	689b      	ldr	r3, [r3, #8]
 800ad28:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	430a      	orrs	r2, r1
 800ad36:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d01a      	beq.n	800ad7a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	685b      	ldr	r3, [r3, #4]
 800ad4a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	430a      	orrs	r2, r1
 800ad58:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ad5e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ad62:	d10a      	bne.n	800ad7a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	685b      	ldr	r3, [r3, #4]
 800ad6a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	681b      	ldr	r3, [r3, #0]
 800ad76:	430a      	orrs	r2, r1
 800ad78:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	d00a      	beq.n	800ad9c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	685b      	ldr	r3, [r3, #4]
 800ad8c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	430a      	orrs	r2, r1
 800ad9a:	605a      	str	r2, [r3, #4]
  }
}
 800ad9c:	bf00      	nop
 800ad9e:	370c      	adds	r7, #12
 800ada0:	46bd      	mov	sp, r7
 800ada2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ada6:	4770      	bx	lr

0800ada8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ada8:	b580      	push	{r7, lr}
 800adaa:	b098      	sub	sp, #96	@ 0x60
 800adac:	af02      	add	r7, sp, #8
 800adae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	2200      	movs	r2, #0
 800adb4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800adb8:	f7f6 fe40 	bl	8001a3c <HAL_GetTick>
 800adbc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	f003 0308 	and.w	r3, r3, #8
 800adc8:	2b08      	cmp	r3, #8
 800adca:	d12f      	bne.n	800ae2c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800adcc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800add0:	9300      	str	r3, [sp, #0]
 800add2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800add4:	2200      	movs	r2, #0
 800add6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800adda:	6878      	ldr	r0, [r7, #4]
 800addc:	f000 f88e 	bl	800aefc <UART_WaitOnFlagUntilTimeout>
 800ade0:	4603      	mov	r3, r0
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d022      	beq.n	800ae2c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800adec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800adee:	e853 3f00 	ldrex	r3, [r3]
 800adf2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800adf4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800adf6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800adfa:	653b      	str	r3, [r7, #80]	@ 0x50
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	461a      	mov	r2, r3
 800ae02:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ae04:	647b      	str	r3, [r7, #68]	@ 0x44
 800ae06:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae08:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ae0a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ae0c:	e841 2300 	strex	r3, r2, [r1]
 800ae10:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ae12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	d1e6      	bne.n	800ade6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	2220      	movs	r2, #32
 800ae1c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	2200      	movs	r2, #0
 800ae24:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ae28:	2303      	movs	r3, #3
 800ae2a:	e063      	b.n	800aef4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	f003 0304 	and.w	r3, r3, #4
 800ae36:	2b04      	cmp	r3, #4
 800ae38:	d149      	bne.n	800aece <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ae3a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800ae3e:	9300      	str	r3, [sp, #0]
 800ae40:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ae42:	2200      	movs	r2, #0
 800ae44:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800ae48:	6878      	ldr	r0, [r7, #4]
 800ae4a:	f000 f857 	bl	800aefc <UART_WaitOnFlagUntilTimeout>
 800ae4e:	4603      	mov	r3, r0
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d03c      	beq.n	800aece <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae5c:	e853 3f00 	ldrex	r3, [r3]
 800ae60:	623b      	str	r3, [r7, #32]
   return(result);
 800ae62:	6a3b      	ldr	r3, [r7, #32]
 800ae64:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ae68:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	681b      	ldr	r3, [r3, #0]
 800ae6e:	461a      	mov	r2, r3
 800ae70:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ae72:	633b      	str	r3, [r7, #48]	@ 0x30
 800ae74:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae76:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ae78:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ae7a:	e841 2300 	strex	r3, r2, [r1]
 800ae7e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ae80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d1e6      	bne.n	800ae54 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	3308      	adds	r3, #8
 800ae8c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae8e:	693b      	ldr	r3, [r7, #16]
 800ae90:	e853 3f00 	ldrex	r3, [r3]
 800ae94:	60fb      	str	r3, [r7, #12]
   return(result);
 800ae96:	68fb      	ldr	r3, [r7, #12]
 800ae98:	f023 0301 	bic.w	r3, r3, #1
 800ae9c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	3308      	adds	r3, #8
 800aea4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800aea6:	61fa      	str	r2, [r7, #28]
 800aea8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aeaa:	69b9      	ldr	r1, [r7, #24]
 800aeac:	69fa      	ldr	r2, [r7, #28]
 800aeae:	e841 2300 	strex	r3, r2, [r1]
 800aeb2:	617b      	str	r3, [r7, #20]
   return(result);
 800aeb4:	697b      	ldr	r3, [r7, #20]
 800aeb6:	2b00      	cmp	r3, #0
 800aeb8:	d1e5      	bne.n	800ae86 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	2220      	movs	r2, #32
 800aebe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	2200      	movs	r2, #0
 800aec6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800aeca:	2303      	movs	r3, #3
 800aecc:	e012      	b.n	800aef4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	2220      	movs	r2, #32
 800aed2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	2220      	movs	r2, #32
 800aeda:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	2200      	movs	r2, #0
 800aee2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	2200      	movs	r2, #0
 800aee8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	2200      	movs	r2, #0
 800aeee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800aef2:	2300      	movs	r3, #0
}
 800aef4:	4618      	mov	r0, r3
 800aef6:	3758      	adds	r7, #88	@ 0x58
 800aef8:	46bd      	mov	sp, r7
 800aefa:	bd80      	pop	{r7, pc}

0800aefc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800aefc:	b580      	push	{r7, lr}
 800aefe:	b084      	sub	sp, #16
 800af00:	af00      	add	r7, sp, #0
 800af02:	60f8      	str	r0, [r7, #12]
 800af04:	60b9      	str	r1, [r7, #8]
 800af06:	603b      	str	r3, [r7, #0]
 800af08:	4613      	mov	r3, r2
 800af0a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800af0c:	e04f      	b.n	800afae <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800af0e:	69bb      	ldr	r3, [r7, #24]
 800af10:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af14:	d04b      	beq.n	800afae <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800af16:	f7f6 fd91 	bl	8001a3c <HAL_GetTick>
 800af1a:	4602      	mov	r2, r0
 800af1c:	683b      	ldr	r3, [r7, #0]
 800af1e:	1ad3      	subs	r3, r2, r3
 800af20:	69ba      	ldr	r2, [r7, #24]
 800af22:	429a      	cmp	r2, r3
 800af24:	d302      	bcc.n	800af2c <UART_WaitOnFlagUntilTimeout+0x30>
 800af26:	69bb      	ldr	r3, [r7, #24]
 800af28:	2b00      	cmp	r3, #0
 800af2a:	d101      	bne.n	800af30 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800af2c:	2303      	movs	r3, #3
 800af2e:	e04e      	b.n	800afce <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800af30:	68fb      	ldr	r3, [r7, #12]
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	681b      	ldr	r3, [r3, #0]
 800af36:	f003 0304 	and.w	r3, r3, #4
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	d037      	beq.n	800afae <UART_WaitOnFlagUntilTimeout+0xb2>
 800af3e:	68bb      	ldr	r3, [r7, #8]
 800af40:	2b80      	cmp	r3, #128	@ 0x80
 800af42:	d034      	beq.n	800afae <UART_WaitOnFlagUntilTimeout+0xb2>
 800af44:	68bb      	ldr	r3, [r7, #8]
 800af46:	2b40      	cmp	r3, #64	@ 0x40
 800af48:	d031      	beq.n	800afae <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800af4a:	68fb      	ldr	r3, [r7, #12]
 800af4c:	681b      	ldr	r3, [r3, #0]
 800af4e:	69db      	ldr	r3, [r3, #28]
 800af50:	f003 0308 	and.w	r3, r3, #8
 800af54:	2b08      	cmp	r3, #8
 800af56:	d110      	bne.n	800af7a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800af58:	68fb      	ldr	r3, [r7, #12]
 800af5a:	681b      	ldr	r3, [r3, #0]
 800af5c:	2208      	movs	r2, #8
 800af5e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800af60:	68f8      	ldr	r0, [r7, #12]
 800af62:	f000 f839 	bl	800afd8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800af66:	68fb      	ldr	r3, [r7, #12]
 800af68:	2208      	movs	r2, #8
 800af6a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800af6e:	68fb      	ldr	r3, [r7, #12]
 800af70:	2200      	movs	r2, #0
 800af72:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800af76:	2301      	movs	r3, #1
 800af78:	e029      	b.n	800afce <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	681b      	ldr	r3, [r3, #0]
 800af7e:	69db      	ldr	r3, [r3, #28]
 800af80:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800af84:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800af88:	d111      	bne.n	800afae <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800af8a:	68fb      	ldr	r3, [r7, #12]
 800af8c:	681b      	ldr	r3, [r3, #0]
 800af8e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800af92:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800af94:	68f8      	ldr	r0, [r7, #12]
 800af96:	f000 f81f 	bl	800afd8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800af9a:	68fb      	ldr	r3, [r7, #12]
 800af9c:	2220      	movs	r2, #32
 800af9e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800afa2:	68fb      	ldr	r3, [r7, #12]
 800afa4:	2200      	movs	r2, #0
 800afa6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800afaa:	2303      	movs	r3, #3
 800afac:	e00f      	b.n	800afce <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	69da      	ldr	r2, [r3, #28]
 800afb4:	68bb      	ldr	r3, [r7, #8]
 800afb6:	4013      	ands	r3, r2
 800afb8:	68ba      	ldr	r2, [r7, #8]
 800afba:	429a      	cmp	r2, r3
 800afbc:	bf0c      	ite	eq
 800afbe:	2301      	moveq	r3, #1
 800afc0:	2300      	movne	r3, #0
 800afc2:	b2db      	uxtb	r3, r3
 800afc4:	461a      	mov	r2, r3
 800afc6:	79fb      	ldrb	r3, [r7, #7]
 800afc8:	429a      	cmp	r2, r3
 800afca:	d0a0      	beq.n	800af0e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800afcc:	2300      	movs	r3, #0
}
 800afce:	4618      	mov	r0, r3
 800afd0:	3710      	adds	r7, #16
 800afd2:	46bd      	mov	sp, r7
 800afd4:	bd80      	pop	{r7, pc}
	...

0800afd8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800afd8:	b480      	push	{r7}
 800afda:	b095      	sub	sp, #84	@ 0x54
 800afdc:	af00      	add	r7, sp, #0
 800afde:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	681b      	ldr	r3, [r3, #0]
 800afe4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afe6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800afe8:	e853 3f00 	ldrex	r3, [r3]
 800afec:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800afee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aff0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800aff4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	461a      	mov	r2, r3
 800affc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800affe:	643b      	str	r3, [r7, #64]	@ 0x40
 800b000:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b002:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b004:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b006:	e841 2300 	strex	r3, r2, [r1]
 800b00a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b00c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d1e6      	bne.n	800afe0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	681b      	ldr	r3, [r3, #0]
 800b016:	3308      	adds	r3, #8
 800b018:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b01a:	6a3b      	ldr	r3, [r7, #32]
 800b01c:	e853 3f00 	ldrex	r3, [r3]
 800b020:	61fb      	str	r3, [r7, #28]
   return(result);
 800b022:	69fa      	ldr	r2, [r7, #28]
 800b024:	4b1e      	ldr	r3, [pc, #120]	@ (800b0a0 <UART_EndRxTransfer+0xc8>)
 800b026:	4013      	ands	r3, r2
 800b028:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	681b      	ldr	r3, [r3, #0]
 800b02e:	3308      	adds	r3, #8
 800b030:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b032:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b034:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b036:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b038:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b03a:	e841 2300 	strex	r3, r2, [r1]
 800b03e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b040:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b042:	2b00      	cmp	r3, #0
 800b044:	d1e5      	bne.n	800b012 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b04a:	2b01      	cmp	r3, #1
 800b04c:	d118      	bne.n	800b080 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b054:	68fb      	ldr	r3, [r7, #12]
 800b056:	e853 3f00 	ldrex	r3, [r3]
 800b05a:	60bb      	str	r3, [r7, #8]
   return(result);
 800b05c:	68bb      	ldr	r3, [r7, #8]
 800b05e:	f023 0310 	bic.w	r3, r3, #16
 800b062:	647b      	str	r3, [r7, #68]	@ 0x44
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	681b      	ldr	r3, [r3, #0]
 800b068:	461a      	mov	r2, r3
 800b06a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b06c:	61bb      	str	r3, [r7, #24]
 800b06e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b070:	6979      	ldr	r1, [r7, #20]
 800b072:	69ba      	ldr	r2, [r7, #24]
 800b074:	e841 2300 	strex	r3, r2, [r1]
 800b078:	613b      	str	r3, [r7, #16]
   return(result);
 800b07a:	693b      	ldr	r3, [r7, #16]
 800b07c:	2b00      	cmp	r3, #0
 800b07e:	d1e6      	bne.n	800b04e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	2220      	movs	r2, #32
 800b084:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	2200      	movs	r2, #0
 800b08c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	2200      	movs	r2, #0
 800b092:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800b094:	bf00      	nop
 800b096:	3754      	adds	r7, #84	@ 0x54
 800b098:	46bd      	mov	sp, r7
 800b09a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b09e:	4770      	bx	lr
 800b0a0:	effffffe 	.word	0xeffffffe

0800b0a4 <__assert_func>:
 800b0a4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b0a6:	4614      	mov	r4, r2
 800b0a8:	461a      	mov	r2, r3
 800b0aa:	4b09      	ldr	r3, [pc, #36]	@ (800b0d0 <__assert_func+0x2c>)
 800b0ac:	681b      	ldr	r3, [r3, #0]
 800b0ae:	4605      	mov	r5, r0
 800b0b0:	68d8      	ldr	r0, [r3, #12]
 800b0b2:	b14c      	cbz	r4, 800b0c8 <__assert_func+0x24>
 800b0b4:	4b07      	ldr	r3, [pc, #28]	@ (800b0d4 <__assert_func+0x30>)
 800b0b6:	9100      	str	r1, [sp, #0]
 800b0b8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b0bc:	4906      	ldr	r1, [pc, #24]	@ (800b0d8 <__assert_func+0x34>)
 800b0be:	462b      	mov	r3, r5
 800b0c0:	f000 f8b2 	bl	800b228 <fiprintf>
 800b0c4:	f000 f9b1 	bl	800b42a <abort>
 800b0c8:	4b04      	ldr	r3, [pc, #16]	@ (800b0dc <__assert_func+0x38>)
 800b0ca:	461c      	mov	r4, r3
 800b0cc:	e7f3      	b.n	800b0b6 <__assert_func+0x12>
 800b0ce:	bf00      	nop
 800b0d0:	24000038 	.word	0x24000038
 800b0d4:	0800c0a4 	.word	0x0800c0a4
 800b0d8:	0800c0b1 	.word	0x0800c0b1
 800b0dc:	0800c0df 	.word	0x0800c0df

0800b0e0 <std>:
 800b0e0:	2300      	movs	r3, #0
 800b0e2:	b510      	push	{r4, lr}
 800b0e4:	4604      	mov	r4, r0
 800b0e6:	e9c0 3300 	strd	r3, r3, [r0]
 800b0ea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b0ee:	6083      	str	r3, [r0, #8]
 800b0f0:	8181      	strh	r1, [r0, #12]
 800b0f2:	6643      	str	r3, [r0, #100]	@ 0x64
 800b0f4:	81c2      	strh	r2, [r0, #14]
 800b0f6:	6183      	str	r3, [r0, #24]
 800b0f8:	4619      	mov	r1, r3
 800b0fa:	2208      	movs	r2, #8
 800b0fc:	305c      	adds	r0, #92	@ 0x5c
 800b0fe:	f000 f918 	bl	800b332 <memset>
 800b102:	4b0d      	ldr	r3, [pc, #52]	@ (800b138 <std+0x58>)
 800b104:	6263      	str	r3, [r4, #36]	@ 0x24
 800b106:	4b0d      	ldr	r3, [pc, #52]	@ (800b13c <std+0x5c>)
 800b108:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b10a:	4b0d      	ldr	r3, [pc, #52]	@ (800b140 <std+0x60>)
 800b10c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b10e:	4b0d      	ldr	r3, [pc, #52]	@ (800b144 <std+0x64>)
 800b110:	6323      	str	r3, [r4, #48]	@ 0x30
 800b112:	4b0d      	ldr	r3, [pc, #52]	@ (800b148 <std+0x68>)
 800b114:	6224      	str	r4, [r4, #32]
 800b116:	429c      	cmp	r4, r3
 800b118:	d006      	beq.n	800b128 <std+0x48>
 800b11a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b11e:	4294      	cmp	r4, r2
 800b120:	d002      	beq.n	800b128 <std+0x48>
 800b122:	33d0      	adds	r3, #208	@ 0xd0
 800b124:	429c      	cmp	r4, r3
 800b126:	d105      	bne.n	800b134 <std+0x54>
 800b128:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b12c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b130:	f000 b978 	b.w	800b424 <__retarget_lock_init_recursive>
 800b134:	bd10      	pop	{r4, pc}
 800b136:	bf00      	nop
 800b138:	0800b2ad 	.word	0x0800b2ad
 800b13c:	0800b2cf 	.word	0x0800b2cf
 800b140:	0800b307 	.word	0x0800b307
 800b144:	0800b32b 	.word	0x0800b32b
 800b148:	24001364 	.word	0x24001364

0800b14c <stdio_exit_handler>:
 800b14c:	4a02      	ldr	r2, [pc, #8]	@ (800b158 <stdio_exit_handler+0xc>)
 800b14e:	4903      	ldr	r1, [pc, #12]	@ (800b15c <stdio_exit_handler+0x10>)
 800b150:	4803      	ldr	r0, [pc, #12]	@ (800b160 <stdio_exit_handler+0x14>)
 800b152:	f000 b87b 	b.w	800b24c <_fwalk_sglue>
 800b156:	bf00      	nop
 800b158:	2400002c 	.word	0x2400002c
 800b15c:	0800bccd 	.word	0x0800bccd
 800b160:	2400003c 	.word	0x2400003c

0800b164 <cleanup_stdio>:
 800b164:	6841      	ldr	r1, [r0, #4]
 800b166:	4b0c      	ldr	r3, [pc, #48]	@ (800b198 <cleanup_stdio+0x34>)
 800b168:	4299      	cmp	r1, r3
 800b16a:	b510      	push	{r4, lr}
 800b16c:	4604      	mov	r4, r0
 800b16e:	d001      	beq.n	800b174 <cleanup_stdio+0x10>
 800b170:	f000 fdac 	bl	800bccc <_fflush_r>
 800b174:	68a1      	ldr	r1, [r4, #8]
 800b176:	4b09      	ldr	r3, [pc, #36]	@ (800b19c <cleanup_stdio+0x38>)
 800b178:	4299      	cmp	r1, r3
 800b17a:	d002      	beq.n	800b182 <cleanup_stdio+0x1e>
 800b17c:	4620      	mov	r0, r4
 800b17e:	f000 fda5 	bl	800bccc <_fflush_r>
 800b182:	68e1      	ldr	r1, [r4, #12]
 800b184:	4b06      	ldr	r3, [pc, #24]	@ (800b1a0 <cleanup_stdio+0x3c>)
 800b186:	4299      	cmp	r1, r3
 800b188:	d004      	beq.n	800b194 <cleanup_stdio+0x30>
 800b18a:	4620      	mov	r0, r4
 800b18c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b190:	f000 bd9c 	b.w	800bccc <_fflush_r>
 800b194:	bd10      	pop	{r4, pc}
 800b196:	bf00      	nop
 800b198:	24001364 	.word	0x24001364
 800b19c:	240013cc 	.word	0x240013cc
 800b1a0:	24001434 	.word	0x24001434

0800b1a4 <global_stdio_init.part.0>:
 800b1a4:	b510      	push	{r4, lr}
 800b1a6:	4b0b      	ldr	r3, [pc, #44]	@ (800b1d4 <global_stdio_init.part.0+0x30>)
 800b1a8:	4c0b      	ldr	r4, [pc, #44]	@ (800b1d8 <global_stdio_init.part.0+0x34>)
 800b1aa:	4a0c      	ldr	r2, [pc, #48]	@ (800b1dc <global_stdio_init.part.0+0x38>)
 800b1ac:	601a      	str	r2, [r3, #0]
 800b1ae:	4620      	mov	r0, r4
 800b1b0:	2200      	movs	r2, #0
 800b1b2:	2104      	movs	r1, #4
 800b1b4:	f7ff ff94 	bl	800b0e0 <std>
 800b1b8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b1bc:	2201      	movs	r2, #1
 800b1be:	2109      	movs	r1, #9
 800b1c0:	f7ff ff8e 	bl	800b0e0 <std>
 800b1c4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b1c8:	2202      	movs	r2, #2
 800b1ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b1ce:	2112      	movs	r1, #18
 800b1d0:	f7ff bf86 	b.w	800b0e0 <std>
 800b1d4:	2400149c 	.word	0x2400149c
 800b1d8:	24001364 	.word	0x24001364
 800b1dc:	0800b14d 	.word	0x0800b14d

0800b1e0 <__sfp_lock_acquire>:
 800b1e0:	4801      	ldr	r0, [pc, #4]	@ (800b1e8 <__sfp_lock_acquire+0x8>)
 800b1e2:	f000 b920 	b.w	800b426 <__retarget_lock_acquire_recursive>
 800b1e6:	bf00      	nop
 800b1e8:	240014a5 	.word	0x240014a5

0800b1ec <__sfp_lock_release>:
 800b1ec:	4801      	ldr	r0, [pc, #4]	@ (800b1f4 <__sfp_lock_release+0x8>)
 800b1ee:	f000 b91b 	b.w	800b428 <__retarget_lock_release_recursive>
 800b1f2:	bf00      	nop
 800b1f4:	240014a5 	.word	0x240014a5

0800b1f8 <__sinit>:
 800b1f8:	b510      	push	{r4, lr}
 800b1fa:	4604      	mov	r4, r0
 800b1fc:	f7ff fff0 	bl	800b1e0 <__sfp_lock_acquire>
 800b200:	6a23      	ldr	r3, [r4, #32]
 800b202:	b11b      	cbz	r3, 800b20c <__sinit+0x14>
 800b204:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b208:	f7ff bff0 	b.w	800b1ec <__sfp_lock_release>
 800b20c:	4b04      	ldr	r3, [pc, #16]	@ (800b220 <__sinit+0x28>)
 800b20e:	6223      	str	r3, [r4, #32]
 800b210:	4b04      	ldr	r3, [pc, #16]	@ (800b224 <__sinit+0x2c>)
 800b212:	681b      	ldr	r3, [r3, #0]
 800b214:	2b00      	cmp	r3, #0
 800b216:	d1f5      	bne.n	800b204 <__sinit+0xc>
 800b218:	f7ff ffc4 	bl	800b1a4 <global_stdio_init.part.0>
 800b21c:	e7f2      	b.n	800b204 <__sinit+0xc>
 800b21e:	bf00      	nop
 800b220:	0800b165 	.word	0x0800b165
 800b224:	2400149c 	.word	0x2400149c

0800b228 <fiprintf>:
 800b228:	b40e      	push	{r1, r2, r3}
 800b22a:	b503      	push	{r0, r1, lr}
 800b22c:	4601      	mov	r1, r0
 800b22e:	ab03      	add	r3, sp, #12
 800b230:	4805      	ldr	r0, [pc, #20]	@ (800b248 <fiprintf+0x20>)
 800b232:	f853 2b04 	ldr.w	r2, [r3], #4
 800b236:	6800      	ldr	r0, [r0, #0]
 800b238:	9301      	str	r3, [sp, #4]
 800b23a:	f000 fa1f 	bl	800b67c <_vfiprintf_r>
 800b23e:	b002      	add	sp, #8
 800b240:	f85d eb04 	ldr.w	lr, [sp], #4
 800b244:	b003      	add	sp, #12
 800b246:	4770      	bx	lr
 800b248:	24000038 	.word	0x24000038

0800b24c <_fwalk_sglue>:
 800b24c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b250:	4607      	mov	r7, r0
 800b252:	4688      	mov	r8, r1
 800b254:	4614      	mov	r4, r2
 800b256:	2600      	movs	r6, #0
 800b258:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b25c:	f1b9 0901 	subs.w	r9, r9, #1
 800b260:	d505      	bpl.n	800b26e <_fwalk_sglue+0x22>
 800b262:	6824      	ldr	r4, [r4, #0]
 800b264:	2c00      	cmp	r4, #0
 800b266:	d1f7      	bne.n	800b258 <_fwalk_sglue+0xc>
 800b268:	4630      	mov	r0, r6
 800b26a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b26e:	89ab      	ldrh	r3, [r5, #12]
 800b270:	2b01      	cmp	r3, #1
 800b272:	d907      	bls.n	800b284 <_fwalk_sglue+0x38>
 800b274:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b278:	3301      	adds	r3, #1
 800b27a:	d003      	beq.n	800b284 <_fwalk_sglue+0x38>
 800b27c:	4629      	mov	r1, r5
 800b27e:	4638      	mov	r0, r7
 800b280:	47c0      	blx	r8
 800b282:	4306      	orrs	r6, r0
 800b284:	3568      	adds	r5, #104	@ 0x68
 800b286:	e7e9      	b.n	800b25c <_fwalk_sglue+0x10>

0800b288 <iprintf>:
 800b288:	b40f      	push	{r0, r1, r2, r3}
 800b28a:	b507      	push	{r0, r1, r2, lr}
 800b28c:	4906      	ldr	r1, [pc, #24]	@ (800b2a8 <iprintf+0x20>)
 800b28e:	ab04      	add	r3, sp, #16
 800b290:	6808      	ldr	r0, [r1, #0]
 800b292:	f853 2b04 	ldr.w	r2, [r3], #4
 800b296:	6881      	ldr	r1, [r0, #8]
 800b298:	9301      	str	r3, [sp, #4]
 800b29a:	f000 f9ef 	bl	800b67c <_vfiprintf_r>
 800b29e:	b003      	add	sp, #12
 800b2a0:	f85d eb04 	ldr.w	lr, [sp], #4
 800b2a4:	b004      	add	sp, #16
 800b2a6:	4770      	bx	lr
 800b2a8:	24000038 	.word	0x24000038

0800b2ac <__sread>:
 800b2ac:	b510      	push	{r4, lr}
 800b2ae:	460c      	mov	r4, r1
 800b2b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b2b4:	f000 f868 	bl	800b388 <_read_r>
 800b2b8:	2800      	cmp	r0, #0
 800b2ba:	bfab      	itete	ge
 800b2bc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b2be:	89a3      	ldrhlt	r3, [r4, #12]
 800b2c0:	181b      	addge	r3, r3, r0
 800b2c2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b2c6:	bfac      	ite	ge
 800b2c8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b2ca:	81a3      	strhlt	r3, [r4, #12]
 800b2cc:	bd10      	pop	{r4, pc}

0800b2ce <__swrite>:
 800b2ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b2d2:	461f      	mov	r7, r3
 800b2d4:	898b      	ldrh	r3, [r1, #12]
 800b2d6:	05db      	lsls	r3, r3, #23
 800b2d8:	4605      	mov	r5, r0
 800b2da:	460c      	mov	r4, r1
 800b2dc:	4616      	mov	r6, r2
 800b2de:	d505      	bpl.n	800b2ec <__swrite+0x1e>
 800b2e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b2e4:	2302      	movs	r3, #2
 800b2e6:	2200      	movs	r2, #0
 800b2e8:	f000 f83c 	bl	800b364 <_lseek_r>
 800b2ec:	89a3      	ldrh	r3, [r4, #12]
 800b2ee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b2f2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b2f6:	81a3      	strh	r3, [r4, #12]
 800b2f8:	4632      	mov	r2, r6
 800b2fa:	463b      	mov	r3, r7
 800b2fc:	4628      	mov	r0, r5
 800b2fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b302:	f000 b853 	b.w	800b3ac <_write_r>

0800b306 <__sseek>:
 800b306:	b510      	push	{r4, lr}
 800b308:	460c      	mov	r4, r1
 800b30a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b30e:	f000 f829 	bl	800b364 <_lseek_r>
 800b312:	1c43      	adds	r3, r0, #1
 800b314:	89a3      	ldrh	r3, [r4, #12]
 800b316:	bf15      	itete	ne
 800b318:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b31a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b31e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b322:	81a3      	strheq	r3, [r4, #12]
 800b324:	bf18      	it	ne
 800b326:	81a3      	strhne	r3, [r4, #12]
 800b328:	bd10      	pop	{r4, pc}

0800b32a <__sclose>:
 800b32a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b32e:	f000 b809 	b.w	800b344 <_close_r>

0800b332 <memset>:
 800b332:	4402      	add	r2, r0
 800b334:	4603      	mov	r3, r0
 800b336:	4293      	cmp	r3, r2
 800b338:	d100      	bne.n	800b33c <memset+0xa>
 800b33a:	4770      	bx	lr
 800b33c:	f803 1b01 	strb.w	r1, [r3], #1
 800b340:	e7f9      	b.n	800b336 <memset+0x4>
	...

0800b344 <_close_r>:
 800b344:	b538      	push	{r3, r4, r5, lr}
 800b346:	4d06      	ldr	r5, [pc, #24]	@ (800b360 <_close_r+0x1c>)
 800b348:	2300      	movs	r3, #0
 800b34a:	4604      	mov	r4, r0
 800b34c:	4608      	mov	r0, r1
 800b34e:	602b      	str	r3, [r5, #0]
 800b350:	f7f6 f856 	bl	8001400 <_close>
 800b354:	1c43      	adds	r3, r0, #1
 800b356:	d102      	bne.n	800b35e <_close_r+0x1a>
 800b358:	682b      	ldr	r3, [r5, #0]
 800b35a:	b103      	cbz	r3, 800b35e <_close_r+0x1a>
 800b35c:	6023      	str	r3, [r4, #0]
 800b35e:	bd38      	pop	{r3, r4, r5, pc}
 800b360:	240014a0 	.word	0x240014a0

0800b364 <_lseek_r>:
 800b364:	b538      	push	{r3, r4, r5, lr}
 800b366:	4d07      	ldr	r5, [pc, #28]	@ (800b384 <_lseek_r+0x20>)
 800b368:	4604      	mov	r4, r0
 800b36a:	4608      	mov	r0, r1
 800b36c:	4611      	mov	r1, r2
 800b36e:	2200      	movs	r2, #0
 800b370:	602a      	str	r2, [r5, #0]
 800b372:	461a      	mov	r2, r3
 800b374:	f7f6 f86b 	bl	800144e <_lseek>
 800b378:	1c43      	adds	r3, r0, #1
 800b37a:	d102      	bne.n	800b382 <_lseek_r+0x1e>
 800b37c:	682b      	ldr	r3, [r5, #0]
 800b37e:	b103      	cbz	r3, 800b382 <_lseek_r+0x1e>
 800b380:	6023      	str	r3, [r4, #0]
 800b382:	bd38      	pop	{r3, r4, r5, pc}
 800b384:	240014a0 	.word	0x240014a0

0800b388 <_read_r>:
 800b388:	b538      	push	{r3, r4, r5, lr}
 800b38a:	4d07      	ldr	r5, [pc, #28]	@ (800b3a8 <_read_r+0x20>)
 800b38c:	4604      	mov	r4, r0
 800b38e:	4608      	mov	r0, r1
 800b390:	4611      	mov	r1, r2
 800b392:	2200      	movs	r2, #0
 800b394:	602a      	str	r2, [r5, #0]
 800b396:	461a      	mov	r2, r3
 800b398:	f7f5 fff9 	bl	800138e <_read>
 800b39c:	1c43      	adds	r3, r0, #1
 800b39e:	d102      	bne.n	800b3a6 <_read_r+0x1e>
 800b3a0:	682b      	ldr	r3, [r5, #0]
 800b3a2:	b103      	cbz	r3, 800b3a6 <_read_r+0x1e>
 800b3a4:	6023      	str	r3, [r4, #0]
 800b3a6:	bd38      	pop	{r3, r4, r5, pc}
 800b3a8:	240014a0 	.word	0x240014a0

0800b3ac <_write_r>:
 800b3ac:	b538      	push	{r3, r4, r5, lr}
 800b3ae:	4d07      	ldr	r5, [pc, #28]	@ (800b3cc <_write_r+0x20>)
 800b3b0:	4604      	mov	r4, r0
 800b3b2:	4608      	mov	r0, r1
 800b3b4:	4611      	mov	r1, r2
 800b3b6:	2200      	movs	r2, #0
 800b3b8:	602a      	str	r2, [r5, #0]
 800b3ba:	461a      	mov	r2, r3
 800b3bc:	f7f6 f804 	bl	80013c8 <_write>
 800b3c0:	1c43      	adds	r3, r0, #1
 800b3c2:	d102      	bne.n	800b3ca <_write_r+0x1e>
 800b3c4:	682b      	ldr	r3, [r5, #0]
 800b3c6:	b103      	cbz	r3, 800b3ca <_write_r+0x1e>
 800b3c8:	6023      	str	r3, [r4, #0]
 800b3ca:	bd38      	pop	{r3, r4, r5, pc}
 800b3cc:	240014a0 	.word	0x240014a0

0800b3d0 <__errno>:
 800b3d0:	4b01      	ldr	r3, [pc, #4]	@ (800b3d8 <__errno+0x8>)
 800b3d2:	6818      	ldr	r0, [r3, #0]
 800b3d4:	4770      	bx	lr
 800b3d6:	bf00      	nop
 800b3d8:	24000038 	.word	0x24000038

0800b3dc <__libc_init_array>:
 800b3dc:	b570      	push	{r4, r5, r6, lr}
 800b3de:	4d0d      	ldr	r5, [pc, #52]	@ (800b414 <__libc_init_array+0x38>)
 800b3e0:	4c0d      	ldr	r4, [pc, #52]	@ (800b418 <__libc_init_array+0x3c>)
 800b3e2:	1b64      	subs	r4, r4, r5
 800b3e4:	10a4      	asrs	r4, r4, #2
 800b3e6:	2600      	movs	r6, #0
 800b3e8:	42a6      	cmp	r6, r4
 800b3ea:	d109      	bne.n	800b400 <__libc_init_array+0x24>
 800b3ec:	4d0b      	ldr	r5, [pc, #44]	@ (800b41c <__libc_init_array+0x40>)
 800b3ee:	4c0c      	ldr	r4, [pc, #48]	@ (800b420 <__libc_init_array+0x44>)
 800b3f0:	f000 fe00 	bl	800bff4 <_init>
 800b3f4:	1b64      	subs	r4, r4, r5
 800b3f6:	10a4      	asrs	r4, r4, #2
 800b3f8:	2600      	movs	r6, #0
 800b3fa:	42a6      	cmp	r6, r4
 800b3fc:	d105      	bne.n	800b40a <__libc_init_array+0x2e>
 800b3fe:	bd70      	pop	{r4, r5, r6, pc}
 800b400:	f855 3b04 	ldr.w	r3, [r5], #4
 800b404:	4798      	blx	r3
 800b406:	3601      	adds	r6, #1
 800b408:	e7ee      	b.n	800b3e8 <__libc_init_array+0xc>
 800b40a:	f855 3b04 	ldr.w	r3, [r5], #4
 800b40e:	4798      	blx	r3
 800b410:	3601      	adds	r6, #1
 800b412:	e7f2      	b.n	800b3fa <__libc_init_array+0x1e>
 800b414:	0800c11c 	.word	0x0800c11c
 800b418:	0800c11c 	.word	0x0800c11c
 800b41c:	0800c11c 	.word	0x0800c11c
 800b420:	0800c120 	.word	0x0800c120

0800b424 <__retarget_lock_init_recursive>:
 800b424:	4770      	bx	lr

0800b426 <__retarget_lock_acquire_recursive>:
 800b426:	4770      	bx	lr

0800b428 <__retarget_lock_release_recursive>:
 800b428:	4770      	bx	lr

0800b42a <abort>:
 800b42a:	b508      	push	{r3, lr}
 800b42c:	2006      	movs	r0, #6
 800b42e:	f000 fd31 	bl	800be94 <raise>
 800b432:	2001      	movs	r0, #1
 800b434:	f7f5 ffa0 	bl	8001378 <_exit>

0800b438 <_free_r>:
 800b438:	b538      	push	{r3, r4, r5, lr}
 800b43a:	4605      	mov	r5, r0
 800b43c:	2900      	cmp	r1, #0
 800b43e:	d041      	beq.n	800b4c4 <_free_r+0x8c>
 800b440:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b444:	1f0c      	subs	r4, r1, #4
 800b446:	2b00      	cmp	r3, #0
 800b448:	bfb8      	it	lt
 800b44a:	18e4      	addlt	r4, r4, r3
 800b44c:	f000 f8e0 	bl	800b610 <__malloc_lock>
 800b450:	4a1d      	ldr	r2, [pc, #116]	@ (800b4c8 <_free_r+0x90>)
 800b452:	6813      	ldr	r3, [r2, #0]
 800b454:	b933      	cbnz	r3, 800b464 <_free_r+0x2c>
 800b456:	6063      	str	r3, [r4, #4]
 800b458:	6014      	str	r4, [r2, #0]
 800b45a:	4628      	mov	r0, r5
 800b45c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b460:	f000 b8dc 	b.w	800b61c <__malloc_unlock>
 800b464:	42a3      	cmp	r3, r4
 800b466:	d908      	bls.n	800b47a <_free_r+0x42>
 800b468:	6820      	ldr	r0, [r4, #0]
 800b46a:	1821      	adds	r1, r4, r0
 800b46c:	428b      	cmp	r3, r1
 800b46e:	bf01      	itttt	eq
 800b470:	6819      	ldreq	r1, [r3, #0]
 800b472:	685b      	ldreq	r3, [r3, #4]
 800b474:	1809      	addeq	r1, r1, r0
 800b476:	6021      	streq	r1, [r4, #0]
 800b478:	e7ed      	b.n	800b456 <_free_r+0x1e>
 800b47a:	461a      	mov	r2, r3
 800b47c:	685b      	ldr	r3, [r3, #4]
 800b47e:	b10b      	cbz	r3, 800b484 <_free_r+0x4c>
 800b480:	42a3      	cmp	r3, r4
 800b482:	d9fa      	bls.n	800b47a <_free_r+0x42>
 800b484:	6811      	ldr	r1, [r2, #0]
 800b486:	1850      	adds	r0, r2, r1
 800b488:	42a0      	cmp	r0, r4
 800b48a:	d10b      	bne.n	800b4a4 <_free_r+0x6c>
 800b48c:	6820      	ldr	r0, [r4, #0]
 800b48e:	4401      	add	r1, r0
 800b490:	1850      	adds	r0, r2, r1
 800b492:	4283      	cmp	r3, r0
 800b494:	6011      	str	r1, [r2, #0]
 800b496:	d1e0      	bne.n	800b45a <_free_r+0x22>
 800b498:	6818      	ldr	r0, [r3, #0]
 800b49a:	685b      	ldr	r3, [r3, #4]
 800b49c:	6053      	str	r3, [r2, #4]
 800b49e:	4408      	add	r0, r1
 800b4a0:	6010      	str	r0, [r2, #0]
 800b4a2:	e7da      	b.n	800b45a <_free_r+0x22>
 800b4a4:	d902      	bls.n	800b4ac <_free_r+0x74>
 800b4a6:	230c      	movs	r3, #12
 800b4a8:	602b      	str	r3, [r5, #0]
 800b4aa:	e7d6      	b.n	800b45a <_free_r+0x22>
 800b4ac:	6820      	ldr	r0, [r4, #0]
 800b4ae:	1821      	adds	r1, r4, r0
 800b4b0:	428b      	cmp	r3, r1
 800b4b2:	bf04      	itt	eq
 800b4b4:	6819      	ldreq	r1, [r3, #0]
 800b4b6:	685b      	ldreq	r3, [r3, #4]
 800b4b8:	6063      	str	r3, [r4, #4]
 800b4ba:	bf04      	itt	eq
 800b4bc:	1809      	addeq	r1, r1, r0
 800b4be:	6021      	streq	r1, [r4, #0]
 800b4c0:	6054      	str	r4, [r2, #4]
 800b4c2:	e7ca      	b.n	800b45a <_free_r+0x22>
 800b4c4:	bd38      	pop	{r3, r4, r5, pc}
 800b4c6:	bf00      	nop
 800b4c8:	240014ac 	.word	0x240014ac

0800b4cc <sbrk_aligned>:
 800b4cc:	b570      	push	{r4, r5, r6, lr}
 800b4ce:	4e0f      	ldr	r6, [pc, #60]	@ (800b50c <sbrk_aligned+0x40>)
 800b4d0:	460c      	mov	r4, r1
 800b4d2:	6831      	ldr	r1, [r6, #0]
 800b4d4:	4605      	mov	r5, r0
 800b4d6:	b911      	cbnz	r1, 800b4de <sbrk_aligned+0x12>
 800b4d8:	f000 fcf8 	bl	800becc <_sbrk_r>
 800b4dc:	6030      	str	r0, [r6, #0]
 800b4de:	4621      	mov	r1, r4
 800b4e0:	4628      	mov	r0, r5
 800b4e2:	f000 fcf3 	bl	800becc <_sbrk_r>
 800b4e6:	1c43      	adds	r3, r0, #1
 800b4e8:	d103      	bne.n	800b4f2 <sbrk_aligned+0x26>
 800b4ea:	f04f 34ff 	mov.w	r4, #4294967295
 800b4ee:	4620      	mov	r0, r4
 800b4f0:	bd70      	pop	{r4, r5, r6, pc}
 800b4f2:	1cc4      	adds	r4, r0, #3
 800b4f4:	f024 0403 	bic.w	r4, r4, #3
 800b4f8:	42a0      	cmp	r0, r4
 800b4fa:	d0f8      	beq.n	800b4ee <sbrk_aligned+0x22>
 800b4fc:	1a21      	subs	r1, r4, r0
 800b4fe:	4628      	mov	r0, r5
 800b500:	f000 fce4 	bl	800becc <_sbrk_r>
 800b504:	3001      	adds	r0, #1
 800b506:	d1f2      	bne.n	800b4ee <sbrk_aligned+0x22>
 800b508:	e7ef      	b.n	800b4ea <sbrk_aligned+0x1e>
 800b50a:	bf00      	nop
 800b50c:	240014a8 	.word	0x240014a8

0800b510 <_malloc_r>:
 800b510:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b514:	1ccd      	adds	r5, r1, #3
 800b516:	f025 0503 	bic.w	r5, r5, #3
 800b51a:	3508      	adds	r5, #8
 800b51c:	2d0c      	cmp	r5, #12
 800b51e:	bf38      	it	cc
 800b520:	250c      	movcc	r5, #12
 800b522:	2d00      	cmp	r5, #0
 800b524:	4606      	mov	r6, r0
 800b526:	db01      	blt.n	800b52c <_malloc_r+0x1c>
 800b528:	42a9      	cmp	r1, r5
 800b52a:	d904      	bls.n	800b536 <_malloc_r+0x26>
 800b52c:	230c      	movs	r3, #12
 800b52e:	6033      	str	r3, [r6, #0]
 800b530:	2000      	movs	r0, #0
 800b532:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b536:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b60c <_malloc_r+0xfc>
 800b53a:	f000 f869 	bl	800b610 <__malloc_lock>
 800b53e:	f8d8 3000 	ldr.w	r3, [r8]
 800b542:	461c      	mov	r4, r3
 800b544:	bb44      	cbnz	r4, 800b598 <_malloc_r+0x88>
 800b546:	4629      	mov	r1, r5
 800b548:	4630      	mov	r0, r6
 800b54a:	f7ff ffbf 	bl	800b4cc <sbrk_aligned>
 800b54e:	1c43      	adds	r3, r0, #1
 800b550:	4604      	mov	r4, r0
 800b552:	d158      	bne.n	800b606 <_malloc_r+0xf6>
 800b554:	f8d8 4000 	ldr.w	r4, [r8]
 800b558:	4627      	mov	r7, r4
 800b55a:	2f00      	cmp	r7, #0
 800b55c:	d143      	bne.n	800b5e6 <_malloc_r+0xd6>
 800b55e:	2c00      	cmp	r4, #0
 800b560:	d04b      	beq.n	800b5fa <_malloc_r+0xea>
 800b562:	6823      	ldr	r3, [r4, #0]
 800b564:	4639      	mov	r1, r7
 800b566:	4630      	mov	r0, r6
 800b568:	eb04 0903 	add.w	r9, r4, r3
 800b56c:	f000 fcae 	bl	800becc <_sbrk_r>
 800b570:	4581      	cmp	r9, r0
 800b572:	d142      	bne.n	800b5fa <_malloc_r+0xea>
 800b574:	6821      	ldr	r1, [r4, #0]
 800b576:	1a6d      	subs	r5, r5, r1
 800b578:	4629      	mov	r1, r5
 800b57a:	4630      	mov	r0, r6
 800b57c:	f7ff ffa6 	bl	800b4cc <sbrk_aligned>
 800b580:	3001      	adds	r0, #1
 800b582:	d03a      	beq.n	800b5fa <_malloc_r+0xea>
 800b584:	6823      	ldr	r3, [r4, #0]
 800b586:	442b      	add	r3, r5
 800b588:	6023      	str	r3, [r4, #0]
 800b58a:	f8d8 3000 	ldr.w	r3, [r8]
 800b58e:	685a      	ldr	r2, [r3, #4]
 800b590:	bb62      	cbnz	r2, 800b5ec <_malloc_r+0xdc>
 800b592:	f8c8 7000 	str.w	r7, [r8]
 800b596:	e00f      	b.n	800b5b8 <_malloc_r+0xa8>
 800b598:	6822      	ldr	r2, [r4, #0]
 800b59a:	1b52      	subs	r2, r2, r5
 800b59c:	d420      	bmi.n	800b5e0 <_malloc_r+0xd0>
 800b59e:	2a0b      	cmp	r2, #11
 800b5a0:	d917      	bls.n	800b5d2 <_malloc_r+0xc2>
 800b5a2:	1961      	adds	r1, r4, r5
 800b5a4:	42a3      	cmp	r3, r4
 800b5a6:	6025      	str	r5, [r4, #0]
 800b5a8:	bf18      	it	ne
 800b5aa:	6059      	strne	r1, [r3, #4]
 800b5ac:	6863      	ldr	r3, [r4, #4]
 800b5ae:	bf08      	it	eq
 800b5b0:	f8c8 1000 	streq.w	r1, [r8]
 800b5b4:	5162      	str	r2, [r4, r5]
 800b5b6:	604b      	str	r3, [r1, #4]
 800b5b8:	4630      	mov	r0, r6
 800b5ba:	f000 f82f 	bl	800b61c <__malloc_unlock>
 800b5be:	f104 000b 	add.w	r0, r4, #11
 800b5c2:	1d23      	adds	r3, r4, #4
 800b5c4:	f020 0007 	bic.w	r0, r0, #7
 800b5c8:	1ac2      	subs	r2, r0, r3
 800b5ca:	bf1c      	itt	ne
 800b5cc:	1a1b      	subne	r3, r3, r0
 800b5ce:	50a3      	strne	r3, [r4, r2]
 800b5d0:	e7af      	b.n	800b532 <_malloc_r+0x22>
 800b5d2:	6862      	ldr	r2, [r4, #4]
 800b5d4:	42a3      	cmp	r3, r4
 800b5d6:	bf0c      	ite	eq
 800b5d8:	f8c8 2000 	streq.w	r2, [r8]
 800b5dc:	605a      	strne	r2, [r3, #4]
 800b5de:	e7eb      	b.n	800b5b8 <_malloc_r+0xa8>
 800b5e0:	4623      	mov	r3, r4
 800b5e2:	6864      	ldr	r4, [r4, #4]
 800b5e4:	e7ae      	b.n	800b544 <_malloc_r+0x34>
 800b5e6:	463c      	mov	r4, r7
 800b5e8:	687f      	ldr	r7, [r7, #4]
 800b5ea:	e7b6      	b.n	800b55a <_malloc_r+0x4a>
 800b5ec:	461a      	mov	r2, r3
 800b5ee:	685b      	ldr	r3, [r3, #4]
 800b5f0:	42a3      	cmp	r3, r4
 800b5f2:	d1fb      	bne.n	800b5ec <_malloc_r+0xdc>
 800b5f4:	2300      	movs	r3, #0
 800b5f6:	6053      	str	r3, [r2, #4]
 800b5f8:	e7de      	b.n	800b5b8 <_malloc_r+0xa8>
 800b5fa:	230c      	movs	r3, #12
 800b5fc:	6033      	str	r3, [r6, #0]
 800b5fe:	4630      	mov	r0, r6
 800b600:	f000 f80c 	bl	800b61c <__malloc_unlock>
 800b604:	e794      	b.n	800b530 <_malloc_r+0x20>
 800b606:	6005      	str	r5, [r0, #0]
 800b608:	e7d6      	b.n	800b5b8 <_malloc_r+0xa8>
 800b60a:	bf00      	nop
 800b60c:	240014ac 	.word	0x240014ac

0800b610 <__malloc_lock>:
 800b610:	4801      	ldr	r0, [pc, #4]	@ (800b618 <__malloc_lock+0x8>)
 800b612:	f7ff bf08 	b.w	800b426 <__retarget_lock_acquire_recursive>
 800b616:	bf00      	nop
 800b618:	240014a4 	.word	0x240014a4

0800b61c <__malloc_unlock>:
 800b61c:	4801      	ldr	r0, [pc, #4]	@ (800b624 <__malloc_unlock+0x8>)
 800b61e:	f7ff bf03 	b.w	800b428 <__retarget_lock_release_recursive>
 800b622:	bf00      	nop
 800b624:	240014a4 	.word	0x240014a4

0800b628 <__sfputc_r>:
 800b628:	6893      	ldr	r3, [r2, #8]
 800b62a:	3b01      	subs	r3, #1
 800b62c:	2b00      	cmp	r3, #0
 800b62e:	b410      	push	{r4}
 800b630:	6093      	str	r3, [r2, #8]
 800b632:	da08      	bge.n	800b646 <__sfputc_r+0x1e>
 800b634:	6994      	ldr	r4, [r2, #24]
 800b636:	42a3      	cmp	r3, r4
 800b638:	db01      	blt.n	800b63e <__sfputc_r+0x16>
 800b63a:	290a      	cmp	r1, #10
 800b63c:	d103      	bne.n	800b646 <__sfputc_r+0x1e>
 800b63e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b642:	f000 bb6b 	b.w	800bd1c <__swbuf_r>
 800b646:	6813      	ldr	r3, [r2, #0]
 800b648:	1c58      	adds	r0, r3, #1
 800b64a:	6010      	str	r0, [r2, #0]
 800b64c:	7019      	strb	r1, [r3, #0]
 800b64e:	4608      	mov	r0, r1
 800b650:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b654:	4770      	bx	lr

0800b656 <__sfputs_r>:
 800b656:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b658:	4606      	mov	r6, r0
 800b65a:	460f      	mov	r7, r1
 800b65c:	4614      	mov	r4, r2
 800b65e:	18d5      	adds	r5, r2, r3
 800b660:	42ac      	cmp	r4, r5
 800b662:	d101      	bne.n	800b668 <__sfputs_r+0x12>
 800b664:	2000      	movs	r0, #0
 800b666:	e007      	b.n	800b678 <__sfputs_r+0x22>
 800b668:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b66c:	463a      	mov	r2, r7
 800b66e:	4630      	mov	r0, r6
 800b670:	f7ff ffda 	bl	800b628 <__sfputc_r>
 800b674:	1c43      	adds	r3, r0, #1
 800b676:	d1f3      	bne.n	800b660 <__sfputs_r+0xa>
 800b678:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b67c <_vfiprintf_r>:
 800b67c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b680:	460d      	mov	r5, r1
 800b682:	b09d      	sub	sp, #116	@ 0x74
 800b684:	4614      	mov	r4, r2
 800b686:	4698      	mov	r8, r3
 800b688:	4606      	mov	r6, r0
 800b68a:	b118      	cbz	r0, 800b694 <_vfiprintf_r+0x18>
 800b68c:	6a03      	ldr	r3, [r0, #32]
 800b68e:	b90b      	cbnz	r3, 800b694 <_vfiprintf_r+0x18>
 800b690:	f7ff fdb2 	bl	800b1f8 <__sinit>
 800b694:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b696:	07d9      	lsls	r1, r3, #31
 800b698:	d405      	bmi.n	800b6a6 <_vfiprintf_r+0x2a>
 800b69a:	89ab      	ldrh	r3, [r5, #12]
 800b69c:	059a      	lsls	r2, r3, #22
 800b69e:	d402      	bmi.n	800b6a6 <_vfiprintf_r+0x2a>
 800b6a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b6a2:	f7ff fec0 	bl	800b426 <__retarget_lock_acquire_recursive>
 800b6a6:	89ab      	ldrh	r3, [r5, #12]
 800b6a8:	071b      	lsls	r3, r3, #28
 800b6aa:	d501      	bpl.n	800b6b0 <_vfiprintf_r+0x34>
 800b6ac:	692b      	ldr	r3, [r5, #16]
 800b6ae:	b99b      	cbnz	r3, 800b6d8 <_vfiprintf_r+0x5c>
 800b6b0:	4629      	mov	r1, r5
 800b6b2:	4630      	mov	r0, r6
 800b6b4:	f000 fb70 	bl	800bd98 <__swsetup_r>
 800b6b8:	b170      	cbz	r0, 800b6d8 <_vfiprintf_r+0x5c>
 800b6ba:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b6bc:	07dc      	lsls	r4, r3, #31
 800b6be:	d504      	bpl.n	800b6ca <_vfiprintf_r+0x4e>
 800b6c0:	f04f 30ff 	mov.w	r0, #4294967295
 800b6c4:	b01d      	add	sp, #116	@ 0x74
 800b6c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6ca:	89ab      	ldrh	r3, [r5, #12]
 800b6cc:	0598      	lsls	r0, r3, #22
 800b6ce:	d4f7      	bmi.n	800b6c0 <_vfiprintf_r+0x44>
 800b6d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b6d2:	f7ff fea9 	bl	800b428 <__retarget_lock_release_recursive>
 800b6d6:	e7f3      	b.n	800b6c0 <_vfiprintf_r+0x44>
 800b6d8:	2300      	movs	r3, #0
 800b6da:	9309      	str	r3, [sp, #36]	@ 0x24
 800b6dc:	2320      	movs	r3, #32
 800b6de:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b6e2:	f8cd 800c 	str.w	r8, [sp, #12]
 800b6e6:	2330      	movs	r3, #48	@ 0x30
 800b6e8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b898 <_vfiprintf_r+0x21c>
 800b6ec:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b6f0:	f04f 0901 	mov.w	r9, #1
 800b6f4:	4623      	mov	r3, r4
 800b6f6:	469a      	mov	sl, r3
 800b6f8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b6fc:	b10a      	cbz	r2, 800b702 <_vfiprintf_r+0x86>
 800b6fe:	2a25      	cmp	r2, #37	@ 0x25
 800b700:	d1f9      	bne.n	800b6f6 <_vfiprintf_r+0x7a>
 800b702:	ebba 0b04 	subs.w	fp, sl, r4
 800b706:	d00b      	beq.n	800b720 <_vfiprintf_r+0xa4>
 800b708:	465b      	mov	r3, fp
 800b70a:	4622      	mov	r2, r4
 800b70c:	4629      	mov	r1, r5
 800b70e:	4630      	mov	r0, r6
 800b710:	f7ff ffa1 	bl	800b656 <__sfputs_r>
 800b714:	3001      	adds	r0, #1
 800b716:	f000 80a7 	beq.w	800b868 <_vfiprintf_r+0x1ec>
 800b71a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b71c:	445a      	add	r2, fp
 800b71e:	9209      	str	r2, [sp, #36]	@ 0x24
 800b720:	f89a 3000 	ldrb.w	r3, [sl]
 800b724:	2b00      	cmp	r3, #0
 800b726:	f000 809f 	beq.w	800b868 <_vfiprintf_r+0x1ec>
 800b72a:	2300      	movs	r3, #0
 800b72c:	f04f 32ff 	mov.w	r2, #4294967295
 800b730:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b734:	f10a 0a01 	add.w	sl, sl, #1
 800b738:	9304      	str	r3, [sp, #16]
 800b73a:	9307      	str	r3, [sp, #28]
 800b73c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b740:	931a      	str	r3, [sp, #104]	@ 0x68
 800b742:	4654      	mov	r4, sl
 800b744:	2205      	movs	r2, #5
 800b746:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b74a:	4853      	ldr	r0, [pc, #332]	@ (800b898 <_vfiprintf_r+0x21c>)
 800b74c:	f7f4 fdc8 	bl	80002e0 <memchr>
 800b750:	9a04      	ldr	r2, [sp, #16]
 800b752:	b9d8      	cbnz	r0, 800b78c <_vfiprintf_r+0x110>
 800b754:	06d1      	lsls	r1, r2, #27
 800b756:	bf44      	itt	mi
 800b758:	2320      	movmi	r3, #32
 800b75a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b75e:	0713      	lsls	r3, r2, #28
 800b760:	bf44      	itt	mi
 800b762:	232b      	movmi	r3, #43	@ 0x2b
 800b764:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b768:	f89a 3000 	ldrb.w	r3, [sl]
 800b76c:	2b2a      	cmp	r3, #42	@ 0x2a
 800b76e:	d015      	beq.n	800b79c <_vfiprintf_r+0x120>
 800b770:	9a07      	ldr	r2, [sp, #28]
 800b772:	4654      	mov	r4, sl
 800b774:	2000      	movs	r0, #0
 800b776:	f04f 0c0a 	mov.w	ip, #10
 800b77a:	4621      	mov	r1, r4
 800b77c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b780:	3b30      	subs	r3, #48	@ 0x30
 800b782:	2b09      	cmp	r3, #9
 800b784:	d94b      	bls.n	800b81e <_vfiprintf_r+0x1a2>
 800b786:	b1b0      	cbz	r0, 800b7b6 <_vfiprintf_r+0x13a>
 800b788:	9207      	str	r2, [sp, #28]
 800b78a:	e014      	b.n	800b7b6 <_vfiprintf_r+0x13a>
 800b78c:	eba0 0308 	sub.w	r3, r0, r8
 800b790:	fa09 f303 	lsl.w	r3, r9, r3
 800b794:	4313      	orrs	r3, r2
 800b796:	9304      	str	r3, [sp, #16]
 800b798:	46a2      	mov	sl, r4
 800b79a:	e7d2      	b.n	800b742 <_vfiprintf_r+0xc6>
 800b79c:	9b03      	ldr	r3, [sp, #12]
 800b79e:	1d19      	adds	r1, r3, #4
 800b7a0:	681b      	ldr	r3, [r3, #0]
 800b7a2:	9103      	str	r1, [sp, #12]
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	bfbb      	ittet	lt
 800b7a8:	425b      	neglt	r3, r3
 800b7aa:	f042 0202 	orrlt.w	r2, r2, #2
 800b7ae:	9307      	strge	r3, [sp, #28]
 800b7b0:	9307      	strlt	r3, [sp, #28]
 800b7b2:	bfb8      	it	lt
 800b7b4:	9204      	strlt	r2, [sp, #16]
 800b7b6:	7823      	ldrb	r3, [r4, #0]
 800b7b8:	2b2e      	cmp	r3, #46	@ 0x2e
 800b7ba:	d10a      	bne.n	800b7d2 <_vfiprintf_r+0x156>
 800b7bc:	7863      	ldrb	r3, [r4, #1]
 800b7be:	2b2a      	cmp	r3, #42	@ 0x2a
 800b7c0:	d132      	bne.n	800b828 <_vfiprintf_r+0x1ac>
 800b7c2:	9b03      	ldr	r3, [sp, #12]
 800b7c4:	1d1a      	adds	r2, r3, #4
 800b7c6:	681b      	ldr	r3, [r3, #0]
 800b7c8:	9203      	str	r2, [sp, #12]
 800b7ca:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b7ce:	3402      	adds	r4, #2
 800b7d0:	9305      	str	r3, [sp, #20]
 800b7d2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b8a8 <_vfiprintf_r+0x22c>
 800b7d6:	7821      	ldrb	r1, [r4, #0]
 800b7d8:	2203      	movs	r2, #3
 800b7da:	4650      	mov	r0, sl
 800b7dc:	f7f4 fd80 	bl	80002e0 <memchr>
 800b7e0:	b138      	cbz	r0, 800b7f2 <_vfiprintf_r+0x176>
 800b7e2:	9b04      	ldr	r3, [sp, #16]
 800b7e4:	eba0 000a 	sub.w	r0, r0, sl
 800b7e8:	2240      	movs	r2, #64	@ 0x40
 800b7ea:	4082      	lsls	r2, r0
 800b7ec:	4313      	orrs	r3, r2
 800b7ee:	3401      	adds	r4, #1
 800b7f0:	9304      	str	r3, [sp, #16]
 800b7f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b7f6:	4829      	ldr	r0, [pc, #164]	@ (800b89c <_vfiprintf_r+0x220>)
 800b7f8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b7fc:	2206      	movs	r2, #6
 800b7fe:	f7f4 fd6f 	bl	80002e0 <memchr>
 800b802:	2800      	cmp	r0, #0
 800b804:	d03f      	beq.n	800b886 <_vfiprintf_r+0x20a>
 800b806:	4b26      	ldr	r3, [pc, #152]	@ (800b8a0 <_vfiprintf_r+0x224>)
 800b808:	bb1b      	cbnz	r3, 800b852 <_vfiprintf_r+0x1d6>
 800b80a:	9b03      	ldr	r3, [sp, #12]
 800b80c:	3307      	adds	r3, #7
 800b80e:	f023 0307 	bic.w	r3, r3, #7
 800b812:	3308      	adds	r3, #8
 800b814:	9303      	str	r3, [sp, #12]
 800b816:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b818:	443b      	add	r3, r7
 800b81a:	9309      	str	r3, [sp, #36]	@ 0x24
 800b81c:	e76a      	b.n	800b6f4 <_vfiprintf_r+0x78>
 800b81e:	fb0c 3202 	mla	r2, ip, r2, r3
 800b822:	460c      	mov	r4, r1
 800b824:	2001      	movs	r0, #1
 800b826:	e7a8      	b.n	800b77a <_vfiprintf_r+0xfe>
 800b828:	2300      	movs	r3, #0
 800b82a:	3401      	adds	r4, #1
 800b82c:	9305      	str	r3, [sp, #20]
 800b82e:	4619      	mov	r1, r3
 800b830:	f04f 0c0a 	mov.w	ip, #10
 800b834:	4620      	mov	r0, r4
 800b836:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b83a:	3a30      	subs	r2, #48	@ 0x30
 800b83c:	2a09      	cmp	r2, #9
 800b83e:	d903      	bls.n	800b848 <_vfiprintf_r+0x1cc>
 800b840:	2b00      	cmp	r3, #0
 800b842:	d0c6      	beq.n	800b7d2 <_vfiprintf_r+0x156>
 800b844:	9105      	str	r1, [sp, #20]
 800b846:	e7c4      	b.n	800b7d2 <_vfiprintf_r+0x156>
 800b848:	fb0c 2101 	mla	r1, ip, r1, r2
 800b84c:	4604      	mov	r4, r0
 800b84e:	2301      	movs	r3, #1
 800b850:	e7f0      	b.n	800b834 <_vfiprintf_r+0x1b8>
 800b852:	ab03      	add	r3, sp, #12
 800b854:	9300      	str	r3, [sp, #0]
 800b856:	462a      	mov	r2, r5
 800b858:	4b12      	ldr	r3, [pc, #72]	@ (800b8a4 <_vfiprintf_r+0x228>)
 800b85a:	a904      	add	r1, sp, #16
 800b85c:	4630      	mov	r0, r6
 800b85e:	f3af 8000 	nop.w
 800b862:	4607      	mov	r7, r0
 800b864:	1c78      	adds	r0, r7, #1
 800b866:	d1d6      	bne.n	800b816 <_vfiprintf_r+0x19a>
 800b868:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b86a:	07d9      	lsls	r1, r3, #31
 800b86c:	d405      	bmi.n	800b87a <_vfiprintf_r+0x1fe>
 800b86e:	89ab      	ldrh	r3, [r5, #12]
 800b870:	059a      	lsls	r2, r3, #22
 800b872:	d402      	bmi.n	800b87a <_vfiprintf_r+0x1fe>
 800b874:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b876:	f7ff fdd7 	bl	800b428 <__retarget_lock_release_recursive>
 800b87a:	89ab      	ldrh	r3, [r5, #12]
 800b87c:	065b      	lsls	r3, r3, #25
 800b87e:	f53f af1f 	bmi.w	800b6c0 <_vfiprintf_r+0x44>
 800b882:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b884:	e71e      	b.n	800b6c4 <_vfiprintf_r+0x48>
 800b886:	ab03      	add	r3, sp, #12
 800b888:	9300      	str	r3, [sp, #0]
 800b88a:	462a      	mov	r2, r5
 800b88c:	4b05      	ldr	r3, [pc, #20]	@ (800b8a4 <_vfiprintf_r+0x228>)
 800b88e:	a904      	add	r1, sp, #16
 800b890:	4630      	mov	r0, r6
 800b892:	f000 f879 	bl	800b988 <_printf_i>
 800b896:	e7e4      	b.n	800b862 <_vfiprintf_r+0x1e6>
 800b898:	0800c0e0 	.word	0x0800c0e0
 800b89c:	0800c0ea 	.word	0x0800c0ea
 800b8a0:	00000000 	.word	0x00000000
 800b8a4:	0800b657 	.word	0x0800b657
 800b8a8:	0800c0e6 	.word	0x0800c0e6

0800b8ac <_printf_common>:
 800b8ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b8b0:	4616      	mov	r6, r2
 800b8b2:	4698      	mov	r8, r3
 800b8b4:	688a      	ldr	r2, [r1, #8]
 800b8b6:	690b      	ldr	r3, [r1, #16]
 800b8b8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b8bc:	4293      	cmp	r3, r2
 800b8be:	bfb8      	it	lt
 800b8c0:	4613      	movlt	r3, r2
 800b8c2:	6033      	str	r3, [r6, #0]
 800b8c4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b8c8:	4607      	mov	r7, r0
 800b8ca:	460c      	mov	r4, r1
 800b8cc:	b10a      	cbz	r2, 800b8d2 <_printf_common+0x26>
 800b8ce:	3301      	adds	r3, #1
 800b8d0:	6033      	str	r3, [r6, #0]
 800b8d2:	6823      	ldr	r3, [r4, #0]
 800b8d4:	0699      	lsls	r1, r3, #26
 800b8d6:	bf42      	ittt	mi
 800b8d8:	6833      	ldrmi	r3, [r6, #0]
 800b8da:	3302      	addmi	r3, #2
 800b8dc:	6033      	strmi	r3, [r6, #0]
 800b8de:	6825      	ldr	r5, [r4, #0]
 800b8e0:	f015 0506 	ands.w	r5, r5, #6
 800b8e4:	d106      	bne.n	800b8f4 <_printf_common+0x48>
 800b8e6:	f104 0a19 	add.w	sl, r4, #25
 800b8ea:	68e3      	ldr	r3, [r4, #12]
 800b8ec:	6832      	ldr	r2, [r6, #0]
 800b8ee:	1a9b      	subs	r3, r3, r2
 800b8f0:	42ab      	cmp	r3, r5
 800b8f2:	dc26      	bgt.n	800b942 <_printf_common+0x96>
 800b8f4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b8f8:	6822      	ldr	r2, [r4, #0]
 800b8fa:	3b00      	subs	r3, #0
 800b8fc:	bf18      	it	ne
 800b8fe:	2301      	movne	r3, #1
 800b900:	0692      	lsls	r2, r2, #26
 800b902:	d42b      	bmi.n	800b95c <_printf_common+0xb0>
 800b904:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b908:	4641      	mov	r1, r8
 800b90a:	4638      	mov	r0, r7
 800b90c:	47c8      	blx	r9
 800b90e:	3001      	adds	r0, #1
 800b910:	d01e      	beq.n	800b950 <_printf_common+0xa4>
 800b912:	6823      	ldr	r3, [r4, #0]
 800b914:	6922      	ldr	r2, [r4, #16]
 800b916:	f003 0306 	and.w	r3, r3, #6
 800b91a:	2b04      	cmp	r3, #4
 800b91c:	bf02      	ittt	eq
 800b91e:	68e5      	ldreq	r5, [r4, #12]
 800b920:	6833      	ldreq	r3, [r6, #0]
 800b922:	1aed      	subeq	r5, r5, r3
 800b924:	68a3      	ldr	r3, [r4, #8]
 800b926:	bf0c      	ite	eq
 800b928:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b92c:	2500      	movne	r5, #0
 800b92e:	4293      	cmp	r3, r2
 800b930:	bfc4      	itt	gt
 800b932:	1a9b      	subgt	r3, r3, r2
 800b934:	18ed      	addgt	r5, r5, r3
 800b936:	2600      	movs	r6, #0
 800b938:	341a      	adds	r4, #26
 800b93a:	42b5      	cmp	r5, r6
 800b93c:	d11a      	bne.n	800b974 <_printf_common+0xc8>
 800b93e:	2000      	movs	r0, #0
 800b940:	e008      	b.n	800b954 <_printf_common+0xa8>
 800b942:	2301      	movs	r3, #1
 800b944:	4652      	mov	r2, sl
 800b946:	4641      	mov	r1, r8
 800b948:	4638      	mov	r0, r7
 800b94a:	47c8      	blx	r9
 800b94c:	3001      	adds	r0, #1
 800b94e:	d103      	bne.n	800b958 <_printf_common+0xac>
 800b950:	f04f 30ff 	mov.w	r0, #4294967295
 800b954:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b958:	3501      	adds	r5, #1
 800b95a:	e7c6      	b.n	800b8ea <_printf_common+0x3e>
 800b95c:	18e1      	adds	r1, r4, r3
 800b95e:	1c5a      	adds	r2, r3, #1
 800b960:	2030      	movs	r0, #48	@ 0x30
 800b962:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b966:	4422      	add	r2, r4
 800b968:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b96c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b970:	3302      	adds	r3, #2
 800b972:	e7c7      	b.n	800b904 <_printf_common+0x58>
 800b974:	2301      	movs	r3, #1
 800b976:	4622      	mov	r2, r4
 800b978:	4641      	mov	r1, r8
 800b97a:	4638      	mov	r0, r7
 800b97c:	47c8      	blx	r9
 800b97e:	3001      	adds	r0, #1
 800b980:	d0e6      	beq.n	800b950 <_printf_common+0xa4>
 800b982:	3601      	adds	r6, #1
 800b984:	e7d9      	b.n	800b93a <_printf_common+0x8e>
	...

0800b988 <_printf_i>:
 800b988:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b98c:	7e0f      	ldrb	r7, [r1, #24]
 800b98e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b990:	2f78      	cmp	r7, #120	@ 0x78
 800b992:	4691      	mov	r9, r2
 800b994:	4680      	mov	r8, r0
 800b996:	460c      	mov	r4, r1
 800b998:	469a      	mov	sl, r3
 800b99a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b99e:	d807      	bhi.n	800b9b0 <_printf_i+0x28>
 800b9a0:	2f62      	cmp	r7, #98	@ 0x62
 800b9a2:	d80a      	bhi.n	800b9ba <_printf_i+0x32>
 800b9a4:	2f00      	cmp	r7, #0
 800b9a6:	f000 80d1 	beq.w	800bb4c <_printf_i+0x1c4>
 800b9aa:	2f58      	cmp	r7, #88	@ 0x58
 800b9ac:	f000 80b8 	beq.w	800bb20 <_printf_i+0x198>
 800b9b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b9b4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b9b8:	e03a      	b.n	800ba30 <_printf_i+0xa8>
 800b9ba:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b9be:	2b15      	cmp	r3, #21
 800b9c0:	d8f6      	bhi.n	800b9b0 <_printf_i+0x28>
 800b9c2:	a101      	add	r1, pc, #4	@ (adr r1, 800b9c8 <_printf_i+0x40>)
 800b9c4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b9c8:	0800ba21 	.word	0x0800ba21
 800b9cc:	0800ba35 	.word	0x0800ba35
 800b9d0:	0800b9b1 	.word	0x0800b9b1
 800b9d4:	0800b9b1 	.word	0x0800b9b1
 800b9d8:	0800b9b1 	.word	0x0800b9b1
 800b9dc:	0800b9b1 	.word	0x0800b9b1
 800b9e0:	0800ba35 	.word	0x0800ba35
 800b9e4:	0800b9b1 	.word	0x0800b9b1
 800b9e8:	0800b9b1 	.word	0x0800b9b1
 800b9ec:	0800b9b1 	.word	0x0800b9b1
 800b9f0:	0800b9b1 	.word	0x0800b9b1
 800b9f4:	0800bb33 	.word	0x0800bb33
 800b9f8:	0800ba5f 	.word	0x0800ba5f
 800b9fc:	0800baed 	.word	0x0800baed
 800ba00:	0800b9b1 	.word	0x0800b9b1
 800ba04:	0800b9b1 	.word	0x0800b9b1
 800ba08:	0800bb55 	.word	0x0800bb55
 800ba0c:	0800b9b1 	.word	0x0800b9b1
 800ba10:	0800ba5f 	.word	0x0800ba5f
 800ba14:	0800b9b1 	.word	0x0800b9b1
 800ba18:	0800b9b1 	.word	0x0800b9b1
 800ba1c:	0800baf5 	.word	0x0800baf5
 800ba20:	6833      	ldr	r3, [r6, #0]
 800ba22:	1d1a      	adds	r2, r3, #4
 800ba24:	681b      	ldr	r3, [r3, #0]
 800ba26:	6032      	str	r2, [r6, #0]
 800ba28:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ba2c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ba30:	2301      	movs	r3, #1
 800ba32:	e09c      	b.n	800bb6e <_printf_i+0x1e6>
 800ba34:	6833      	ldr	r3, [r6, #0]
 800ba36:	6820      	ldr	r0, [r4, #0]
 800ba38:	1d19      	adds	r1, r3, #4
 800ba3a:	6031      	str	r1, [r6, #0]
 800ba3c:	0606      	lsls	r6, r0, #24
 800ba3e:	d501      	bpl.n	800ba44 <_printf_i+0xbc>
 800ba40:	681d      	ldr	r5, [r3, #0]
 800ba42:	e003      	b.n	800ba4c <_printf_i+0xc4>
 800ba44:	0645      	lsls	r5, r0, #25
 800ba46:	d5fb      	bpl.n	800ba40 <_printf_i+0xb8>
 800ba48:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ba4c:	2d00      	cmp	r5, #0
 800ba4e:	da03      	bge.n	800ba58 <_printf_i+0xd0>
 800ba50:	232d      	movs	r3, #45	@ 0x2d
 800ba52:	426d      	negs	r5, r5
 800ba54:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ba58:	4858      	ldr	r0, [pc, #352]	@ (800bbbc <_printf_i+0x234>)
 800ba5a:	230a      	movs	r3, #10
 800ba5c:	e011      	b.n	800ba82 <_printf_i+0xfa>
 800ba5e:	6821      	ldr	r1, [r4, #0]
 800ba60:	6833      	ldr	r3, [r6, #0]
 800ba62:	0608      	lsls	r0, r1, #24
 800ba64:	f853 5b04 	ldr.w	r5, [r3], #4
 800ba68:	d402      	bmi.n	800ba70 <_printf_i+0xe8>
 800ba6a:	0649      	lsls	r1, r1, #25
 800ba6c:	bf48      	it	mi
 800ba6e:	b2ad      	uxthmi	r5, r5
 800ba70:	2f6f      	cmp	r7, #111	@ 0x6f
 800ba72:	4852      	ldr	r0, [pc, #328]	@ (800bbbc <_printf_i+0x234>)
 800ba74:	6033      	str	r3, [r6, #0]
 800ba76:	bf14      	ite	ne
 800ba78:	230a      	movne	r3, #10
 800ba7a:	2308      	moveq	r3, #8
 800ba7c:	2100      	movs	r1, #0
 800ba7e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ba82:	6866      	ldr	r6, [r4, #4]
 800ba84:	60a6      	str	r6, [r4, #8]
 800ba86:	2e00      	cmp	r6, #0
 800ba88:	db05      	blt.n	800ba96 <_printf_i+0x10e>
 800ba8a:	6821      	ldr	r1, [r4, #0]
 800ba8c:	432e      	orrs	r6, r5
 800ba8e:	f021 0104 	bic.w	r1, r1, #4
 800ba92:	6021      	str	r1, [r4, #0]
 800ba94:	d04b      	beq.n	800bb2e <_printf_i+0x1a6>
 800ba96:	4616      	mov	r6, r2
 800ba98:	fbb5 f1f3 	udiv	r1, r5, r3
 800ba9c:	fb03 5711 	mls	r7, r3, r1, r5
 800baa0:	5dc7      	ldrb	r7, [r0, r7]
 800baa2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800baa6:	462f      	mov	r7, r5
 800baa8:	42bb      	cmp	r3, r7
 800baaa:	460d      	mov	r5, r1
 800baac:	d9f4      	bls.n	800ba98 <_printf_i+0x110>
 800baae:	2b08      	cmp	r3, #8
 800bab0:	d10b      	bne.n	800baca <_printf_i+0x142>
 800bab2:	6823      	ldr	r3, [r4, #0]
 800bab4:	07df      	lsls	r7, r3, #31
 800bab6:	d508      	bpl.n	800baca <_printf_i+0x142>
 800bab8:	6923      	ldr	r3, [r4, #16]
 800baba:	6861      	ldr	r1, [r4, #4]
 800babc:	4299      	cmp	r1, r3
 800babe:	bfde      	ittt	le
 800bac0:	2330      	movle	r3, #48	@ 0x30
 800bac2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bac6:	f106 36ff 	addle.w	r6, r6, #4294967295
 800baca:	1b92      	subs	r2, r2, r6
 800bacc:	6122      	str	r2, [r4, #16]
 800bace:	f8cd a000 	str.w	sl, [sp]
 800bad2:	464b      	mov	r3, r9
 800bad4:	aa03      	add	r2, sp, #12
 800bad6:	4621      	mov	r1, r4
 800bad8:	4640      	mov	r0, r8
 800bada:	f7ff fee7 	bl	800b8ac <_printf_common>
 800bade:	3001      	adds	r0, #1
 800bae0:	d14a      	bne.n	800bb78 <_printf_i+0x1f0>
 800bae2:	f04f 30ff 	mov.w	r0, #4294967295
 800bae6:	b004      	add	sp, #16
 800bae8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800baec:	6823      	ldr	r3, [r4, #0]
 800baee:	f043 0320 	orr.w	r3, r3, #32
 800baf2:	6023      	str	r3, [r4, #0]
 800baf4:	4832      	ldr	r0, [pc, #200]	@ (800bbc0 <_printf_i+0x238>)
 800baf6:	2778      	movs	r7, #120	@ 0x78
 800baf8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800bafc:	6823      	ldr	r3, [r4, #0]
 800bafe:	6831      	ldr	r1, [r6, #0]
 800bb00:	061f      	lsls	r7, r3, #24
 800bb02:	f851 5b04 	ldr.w	r5, [r1], #4
 800bb06:	d402      	bmi.n	800bb0e <_printf_i+0x186>
 800bb08:	065f      	lsls	r7, r3, #25
 800bb0a:	bf48      	it	mi
 800bb0c:	b2ad      	uxthmi	r5, r5
 800bb0e:	6031      	str	r1, [r6, #0]
 800bb10:	07d9      	lsls	r1, r3, #31
 800bb12:	bf44      	itt	mi
 800bb14:	f043 0320 	orrmi.w	r3, r3, #32
 800bb18:	6023      	strmi	r3, [r4, #0]
 800bb1a:	b11d      	cbz	r5, 800bb24 <_printf_i+0x19c>
 800bb1c:	2310      	movs	r3, #16
 800bb1e:	e7ad      	b.n	800ba7c <_printf_i+0xf4>
 800bb20:	4826      	ldr	r0, [pc, #152]	@ (800bbbc <_printf_i+0x234>)
 800bb22:	e7e9      	b.n	800baf8 <_printf_i+0x170>
 800bb24:	6823      	ldr	r3, [r4, #0]
 800bb26:	f023 0320 	bic.w	r3, r3, #32
 800bb2a:	6023      	str	r3, [r4, #0]
 800bb2c:	e7f6      	b.n	800bb1c <_printf_i+0x194>
 800bb2e:	4616      	mov	r6, r2
 800bb30:	e7bd      	b.n	800baae <_printf_i+0x126>
 800bb32:	6833      	ldr	r3, [r6, #0]
 800bb34:	6825      	ldr	r5, [r4, #0]
 800bb36:	6961      	ldr	r1, [r4, #20]
 800bb38:	1d18      	adds	r0, r3, #4
 800bb3a:	6030      	str	r0, [r6, #0]
 800bb3c:	062e      	lsls	r6, r5, #24
 800bb3e:	681b      	ldr	r3, [r3, #0]
 800bb40:	d501      	bpl.n	800bb46 <_printf_i+0x1be>
 800bb42:	6019      	str	r1, [r3, #0]
 800bb44:	e002      	b.n	800bb4c <_printf_i+0x1c4>
 800bb46:	0668      	lsls	r0, r5, #25
 800bb48:	d5fb      	bpl.n	800bb42 <_printf_i+0x1ba>
 800bb4a:	8019      	strh	r1, [r3, #0]
 800bb4c:	2300      	movs	r3, #0
 800bb4e:	6123      	str	r3, [r4, #16]
 800bb50:	4616      	mov	r6, r2
 800bb52:	e7bc      	b.n	800bace <_printf_i+0x146>
 800bb54:	6833      	ldr	r3, [r6, #0]
 800bb56:	1d1a      	adds	r2, r3, #4
 800bb58:	6032      	str	r2, [r6, #0]
 800bb5a:	681e      	ldr	r6, [r3, #0]
 800bb5c:	6862      	ldr	r2, [r4, #4]
 800bb5e:	2100      	movs	r1, #0
 800bb60:	4630      	mov	r0, r6
 800bb62:	f7f4 fbbd 	bl	80002e0 <memchr>
 800bb66:	b108      	cbz	r0, 800bb6c <_printf_i+0x1e4>
 800bb68:	1b80      	subs	r0, r0, r6
 800bb6a:	6060      	str	r0, [r4, #4]
 800bb6c:	6863      	ldr	r3, [r4, #4]
 800bb6e:	6123      	str	r3, [r4, #16]
 800bb70:	2300      	movs	r3, #0
 800bb72:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bb76:	e7aa      	b.n	800bace <_printf_i+0x146>
 800bb78:	6923      	ldr	r3, [r4, #16]
 800bb7a:	4632      	mov	r2, r6
 800bb7c:	4649      	mov	r1, r9
 800bb7e:	4640      	mov	r0, r8
 800bb80:	47d0      	blx	sl
 800bb82:	3001      	adds	r0, #1
 800bb84:	d0ad      	beq.n	800bae2 <_printf_i+0x15a>
 800bb86:	6823      	ldr	r3, [r4, #0]
 800bb88:	079b      	lsls	r3, r3, #30
 800bb8a:	d413      	bmi.n	800bbb4 <_printf_i+0x22c>
 800bb8c:	68e0      	ldr	r0, [r4, #12]
 800bb8e:	9b03      	ldr	r3, [sp, #12]
 800bb90:	4298      	cmp	r0, r3
 800bb92:	bfb8      	it	lt
 800bb94:	4618      	movlt	r0, r3
 800bb96:	e7a6      	b.n	800bae6 <_printf_i+0x15e>
 800bb98:	2301      	movs	r3, #1
 800bb9a:	4632      	mov	r2, r6
 800bb9c:	4649      	mov	r1, r9
 800bb9e:	4640      	mov	r0, r8
 800bba0:	47d0      	blx	sl
 800bba2:	3001      	adds	r0, #1
 800bba4:	d09d      	beq.n	800bae2 <_printf_i+0x15a>
 800bba6:	3501      	adds	r5, #1
 800bba8:	68e3      	ldr	r3, [r4, #12]
 800bbaa:	9903      	ldr	r1, [sp, #12]
 800bbac:	1a5b      	subs	r3, r3, r1
 800bbae:	42ab      	cmp	r3, r5
 800bbb0:	dcf2      	bgt.n	800bb98 <_printf_i+0x210>
 800bbb2:	e7eb      	b.n	800bb8c <_printf_i+0x204>
 800bbb4:	2500      	movs	r5, #0
 800bbb6:	f104 0619 	add.w	r6, r4, #25
 800bbba:	e7f5      	b.n	800bba8 <_printf_i+0x220>
 800bbbc:	0800c0f1 	.word	0x0800c0f1
 800bbc0:	0800c102 	.word	0x0800c102

0800bbc4 <__sflush_r>:
 800bbc4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bbc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bbcc:	0716      	lsls	r6, r2, #28
 800bbce:	4605      	mov	r5, r0
 800bbd0:	460c      	mov	r4, r1
 800bbd2:	d454      	bmi.n	800bc7e <__sflush_r+0xba>
 800bbd4:	684b      	ldr	r3, [r1, #4]
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	dc02      	bgt.n	800bbe0 <__sflush_r+0x1c>
 800bbda:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800bbdc:	2b00      	cmp	r3, #0
 800bbde:	dd48      	ble.n	800bc72 <__sflush_r+0xae>
 800bbe0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bbe2:	2e00      	cmp	r6, #0
 800bbe4:	d045      	beq.n	800bc72 <__sflush_r+0xae>
 800bbe6:	2300      	movs	r3, #0
 800bbe8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800bbec:	682f      	ldr	r7, [r5, #0]
 800bbee:	6a21      	ldr	r1, [r4, #32]
 800bbf0:	602b      	str	r3, [r5, #0]
 800bbf2:	d030      	beq.n	800bc56 <__sflush_r+0x92>
 800bbf4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800bbf6:	89a3      	ldrh	r3, [r4, #12]
 800bbf8:	0759      	lsls	r1, r3, #29
 800bbfa:	d505      	bpl.n	800bc08 <__sflush_r+0x44>
 800bbfc:	6863      	ldr	r3, [r4, #4]
 800bbfe:	1ad2      	subs	r2, r2, r3
 800bc00:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bc02:	b10b      	cbz	r3, 800bc08 <__sflush_r+0x44>
 800bc04:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800bc06:	1ad2      	subs	r2, r2, r3
 800bc08:	2300      	movs	r3, #0
 800bc0a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bc0c:	6a21      	ldr	r1, [r4, #32]
 800bc0e:	4628      	mov	r0, r5
 800bc10:	47b0      	blx	r6
 800bc12:	1c43      	adds	r3, r0, #1
 800bc14:	89a3      	ldrh	r3, [r4, #12]
 800bc16:	d106      	bne.n	800bc26 <__sflush_r+0x62>
 800bc18:	6829      	ldr	r1, [r5, #0]
 800bc1a:	291d      	cmp	r1, #29
 800bc1c:	d82b      	bhi.n	800bc76 <__sflush_r+0xb2>
 800bc1e:	4a2a      	ldr	r2, [pc, #168]	@ (800bcc8 <__sflush_r+0x104>)
 800bc20:	40ca      	lsrs	r2, r1
 800bc22:	07d6      	lsls	r6, r2, #31
 800bc24:	d527      	bpl.n	800bc76 <__sflush_r+0xb2>
 800bc26:	2200      	movs	r2, #0
 800bc28:	6062      	str	r2, [r4, #4]
 800bc2a:	04d9      	lsls	r1, r3, #19
 800bc2c:	6922      	ldr	r2, [r4, #16]
 800bc2e:	6022      	str	r2, [r4, #0]
 800bc30:	d504      	bpl.n	800bc3c <__sflush_r+0x78>
 800bc32:	1c42      	adds	r2, r0, #1
 800bc34:	d101      	bne.n	800bc3a <__sflush_r+0x76>
 800bc36:	682b      	ldr	r3, [r5, #0]
 800bc38:	b903      	cbnz	r3, 800bc3c <__sflush_r+0x78>
 800bc3a:	6560      	str	r0, [r4, #84]	@ 0x54
 800bc3c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bc3e:	602f      	str	r7, [r5, #0]
 800bc40:	b1b9      	cbz	r1, 800bc72 <__sflush_r+0xae>
 800bc42:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bc46:	4299      	cmp	r1, r3
 800bc48:	d002      	beq.n	800bc50 <__sflush_r+0x8c>
 800bc4a:	4628      	mov	r0, r5
 800bc4c:	f7ff fbf4 	bl	800b438 <_free_r>
 800bc50:	2300      	movs	r3, #0
 800bc52:	6363      	str	r3, [r4, #52]	@ 0x34
 800bc54:	e00d      	b.n	800bc72 <__sflush_r+0xae>
 800bc56:	2301      	movs	r3, #1
 800bc58:	4628      	mov	r0, r5
 800bc5a:	47b0      	blx	r6
 800bc5c:	4602      	mov	r2, r0
 800bc5e:	1c50      	adds	r0, r2, #1
 800bc60:	d1c9      	bne.n	800bbf6 <__sflush_r+0x32>
 800bc62:	682b      	ldr	r3, [r5, #0]
 800bc64:	2b00      	cmp	r3, #0
 800bc66:	d0c6      	beq.n	800bbf6 <__sflush_r+0x32>
 800bc68:	2b1d      	cmp	r3, #29
 800bc6a:	d001      	beq.n	800bc70 <__sflush_r+0xac>
 800bc6c:	2b16      	cmp	r3, #22
 800bc6e:	d11e      	bne.n	800bcae <__sflush_r+0xea>
 800bc70:	602f      	str	r7, [r5, #0]
 800bc72:	2000      	movs	r0, #0
 800bc74:	e022      	b.n	800bcbc <__sflush_r+0xf8>
 800bc76:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bc7a:	b21b      	sxth	r3, r3
 800bc7c:	e01b      	b.n	800bcb6 <__sflush_r+0xf2>
 800bc7e:	690f      	ldr	r7, [r1, #16]
 800bc80:	2f00      	cmp	r7, #0
 800bc82:	d0f6      	beq.n	800bc72 <__sflush_r+0xae>
 800bc84:	0793      	lsls	r3, r2, #30
 800bc86:	680e      	ldr	r6, [r1, #0]
 800bc88:	bf08      	it	eq
 800bc8a:	694b      	ldreq	r3, [r1, #20]
 800bc8c:	600f      	str	r7, [r1, #0]
 800bc8e:	bf18      	it	ne
 800bc90:	2300      	movne	r3, #0
 800bc92:	eba6 0807 	sub.w	r8, r6, r7
 800bc96:	608b      	str	r3, [r1, #8]
 800bc98:	f1b8 0f00 	cmp.w	r8, #0
 800bc9c:	dde9      	ble.n	800bc72 <__sflush_r+0xae>
 800bc9e:	6a21      	ldr	r1, [r4, #32]
 800bca0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800bca2:	4643      	mov	r3, r8
 800bca4:	463a      	mov	r2, r7
 800bca6:	4628      	mov	r0, r5
 800bca8:	47b0      	blx	r6
 800bcaa:	2800      	cmp	r0, #0
 800bcac:	dc08      	bgt.n	800bcc0 <__sflush_r+0xfc>
 800bcae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bcb2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bcb6:	81a3      	strh	r3, [r4, #12]
 800bcb8:	f04f 30ff 	mov.w	r0, #4294967295
 800bcbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bcc0:	4407      	add	r7, r0
 800bcc2:	eba8 0800 	sub.w	r8, r8, r0
 800bcc6:	e7e7      	b.n	800bc98 <__sflush_r+0xd4>
 800bcc8:	20400001 	.word	0x20400001

0800bccc <_fflush_r>:
 800bccc:	b538      	push	{r3, r4, r5, lr}
 800bcce:	690b      	ldr	r3, [r1, #16]
 800bcd0:	4605      	mov	r5, r0
 800bcd2:	460c      	mov	r4, r1
 800bcd4:	b913      	cbnz	r3, 800bcdc <_fflush_r+0x10>
 800bcd6:	2500      	movs	r5, #0
 800bcd8:	4628      	mov	r0, r5
 800bcda:	bd38      	pop	{r3, r4, r5, pc}
 800bcdc:	b118      	cbz	r0, 800bce6 <_fflush_r+0x1a>
 800bcde:	6a03      	ldr	r3, [r0, #32]
 800bce0:	b90b      	cbnz	r3, 800bce6 <_fflush_r+0x1a>
 800bce2:	f7ff fa89 	bl	800b1f8 <__sinit>
 800bce6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	d0f3      	beq.n	800bcd6 <_fflush_r+0xa>
 800bcee:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bcf0:	07d0      	lsls	r0, r2, #31
 800bcf2:	d404      	bmi.n	800bcfe <_fflush_r+0x32>
 800bcf4:	0599      	lsls	r1, r3, #22
 800bcf6:	d402      	bmi.n	800bcfe <_fflush_r+0x32>
 800bcf8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bcfa:	f7ff fb94 	bl	800b426 <__retarget_lock_acquire_recursive>
 800bcfe:	4628      	mov	r0, r5
 800bd00:	4621      	mov	r1, r4
 800bd02:	f7ff ff5f 	bl	800bbc4 <__sflush_r>
 800bd06:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bd08:	07da      	lsls	r2, r3, #31
 800bd0a:	4605      	mov	r5, r0
 800bd0c:	d4e4      	bmi.n	800bcd8 <_fflush_r+0xc>
 800bd0e:	89a3      	ldrh	r3, [r4, #12]
 800bd10:	059b      	lsls	r3, r3, #22
 800bd12:	d4e1      	bmi.n	800bcd8 <_fflush_r+0xc>
 800bd14:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bd16:	f7ff fb87 	bl	800b428 <__retarget_lock_release_recursive>
 800bd1a:	e7dd      	b.n	800bcd8 <_fflush_r+0xc>

0800bd1c <__swbuf_r>:
 800bd1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd1e:	460e      	mov	r6, r1
 800bd20:	4614      	mov	r4, r2
 800bd22:	4605      	mov	r5, r0
 800bd24:	b118      	cbz	r0, 800bd2e <__swbuf_r+0x12>
 800bd26:	6a03      	ldr	r3, [r0, #32]
 800bd28:	b90b      	cbnz	r3, 800bd2e <__swbuf_r+0x12>
 800bd2a:	f7ff fa65 	bl	800b1f8 <__sinit>
 800bd2e:	69a3      	ldr	r3, [r4, #24]
 800bd30:	60a3      	str	r3, [r4, #8]
 800bd32:	89a3      	ldrh	r3, [r4, #12]
 800bd34:	071a      	lsls	r2, r3, #28
 800bd36:	d501      	bpl.n	800bd3c <__swbuf_r+0x20>
 800bd38:	6923      	ldr	r3, [r4, #16]
 800bd3a:	b943      	cbnz	r3, 800bd4e <__swbuf_r+0x32>
 800bd3c:	4621      	mov	r1, r4
 800bd3e:	4628      	mov	r0, r5
 800bd40:	f000 f82a 	bl	800bd98 <__swsetup_r>
 800bd44:	b118      	cbz	r0, 800bd4e <__swbuf_r+0x32>
 800bd46:	f04f 37ff 	mov.w	r7, #4294967295
 800bd4a:	4638      	mov	r0, r7
 800bd4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bd4e:	6823      	ldr	r3, [r4, #0]
 800bd50:	6922      	ldr	r2, [r4, #16]
 800bd52:	1a98      	subs	r0, r3, r2
 800bd54:	6963      	ldr	r3, [r4, #20]
 800bd56:	b2f6      	uxtb	r6, r6
 800bd58:	4283      	cmp	r3, r0
 800bd5a:	4637      	mov	r7, r6
 800bd5c:	dc05      	bgt.n	800bd6a <__swbuf_r+0x4e>
 800bd5e:	4621      	mov	r1, r4
 800bd60:	4628      	mov	r0, r5
 800bd62:	f7ff ffb3 	bl	800bccc <_fflush_r>
 800bd66:	2800      	cmp	r0, #0
 800bd68:	d1ed      	bne.n	800bd46 <__swbuf_r+0x2a>
 800bd6a:	68a3      	ldr	r3, [r4, #8]
 800bd6c:	3b01      	subs	r3, #1
 800bd6e:	60a3      	str	r3, [r4, #8]
 800bd70:	6823      	ldr	r3, [r4, #0]
 800bd72:	1c5a      	adds	r2, r3, #1
 800bd74:	6022      	str	r2, [r4, #0]
 800bd76:	701e      	strb	r6, [r3, #0]
 800bd78:	6962      	ldr	r2, [r4, #20]
 800bd7a:	1c43      	adds	r3, r0, #1
 800bd7c:	429a      	cmp	r2, r3
 800bd7e:	d004      	beq.n	800bd8a <__swbuf_r+0x6e>
 800bd80:	89a3      	ldrh	r3, [r4, #12]
 800bd82:	07db      	lsls	r3, r3, #31
 800bd84:	d5e1      	bpl.n	800bd4a <__swbuf_r+0x2e>
 800bd86:	2e0a      	cmp	r6, #10
 800bd88:	d1df      	bne.n	800bd4a <__swbuf_r+0x2e>
 800bd8a:	4621      	mov	r1, r4
 800bd8c:	4628      	mov	r0, r5
 800bd8e:	f7ff ff9d 	bl	800bccc <_fflush_r>
 800bd92:	2800      	cmp	r0, #0
 800bd94:	d0d9      	beq.n	800bd4a <__swbuf_r+0x2e>
 800bd96:	e7d6      	b.n	800bd46 <__swbuf_r+0x2a>

0800bd98 <__swsetup_r>:
 800bd98:	b538      	push	{r3, r4, r5, lr}
 800bd9a:	4b29      	ldr	r3, [pc, #164]	@ (800be40 <__swsetup_r+0xa8>)
 800bd9c:	4605      	mov	r5, r0
 800bd9e:	6818      	ldr	r0, [r3, #0]
 800bda0:	460c      	mov	r4, r1
 800bda2:	b118      	cbz	r0, 800bdac <__swsetup_r+0x14>
 800bda4:	6a03      	ldr	r3, [r0, #32]
 800bda6:	b90b      	cbnz	r3, 800bdac <__swsetup_r+0x14>
 800bda8:	f7ff fa26 	bl	800b1f8 <__sinit>
 800bdac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bdb0:	0719      	lsls	r1, r3, #28
 800bdb2:	d422      	bmi.n	800bdfa <__swsetup_r+0x62>
 800bdb4:	06da      	lsls	r2, r3, #27
 800bdb6:	d407      	bmi.n	800bdc8 <__swsetup_r+0x30>
 800bdb8:	2209      	movs	r2, #9
 800bdba:	602a      	str	r2, [r5, #0]
 800bdbc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bdc0:	81a3      	strh	r3, [r4, #12]
 800bdc2:	f04f 30ff 	mov.w	r0, #4294967295
 800bdc6:	e033      	b.n	800be30 <__swsetup_r+0x98>
 800bdc8:	0758      	lsls	r0, r3, #29
 800bdca:	d512      	bpl.n	800bdf2 <__swsetup_r+0x5a>
 800bdcc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bdce:	b141      	cbz	r1, 800bde2 <__swsetup_r+0x4a>
 800bdd0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bdd4:	4299      	cmp	r1, r3
 800bdd6:	d002      	beq.n	800bdde <__swsetup_r+0x46>
 800bdd8:	4628      	mov	r0, r5
 800bdda:	f7ff fb2d 	bl	800b438 <_free_r>
 800bdde:	2300      	movs	r3, #0
 800bde0:	6363      	str	r3, [r4, #52]	@ 0x34
 800bde2:	89a3      	ldrh	r3, [r4, #12]
 800bde4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800bde8:	81a3      	strh	r3, [r4, #12]
 800bdea:	2300      	movs	r3, #0
 800bdec:	6063      	str	r3, [r4, #4]
 800bdee:	6923      	ldr	r3, [r4, #16]
 800bdf0:	6023      	str	r3, [r4, #0]
 800bdf2:	89a3      	ldrh	r3, [r4, #12]
 800bdf4:	f043 0308 	orr.w	r3, r3, #8
 800bdf8:	81a3      	strh	r3, [r4, #12]
 800bdfa:	6923      	ldr	r3, [r4, #16]
 800bdfc:	b94b      	cbnz	r3, 800be12 <__swsetup_r+0x7a>
 800bdfe:	89a3      	ldrh	r3, [r4, #12]
 800be00:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800be04:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800be08:	d003      	beq.n	800be12 <__swsetup_r+0x7a>
 800be0a:	4621      	mov	r1, r4
 800be0c:	4628      	mov	r0, r5
 800be0e:	f000 f893 	bl	800bf38 <__smakebuf_r>
 800be12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800be16:	f013 0201 	ands.w	r2, r3, #1
 800be1a:	d00a      	beq.n	800be32 <__swsetup_r+0x9a>
 800be1c:	2200      	movs	r2, #0
 800be1e:	60a2      	str	r2, [r4, #8]
 800be20:	6962      	ldr	r2, [r4, #20]
 800be22:	4252      	negs	r2, r2
 800be24:	61a2      	str	r2, [r4, #24]
 800be26:	6922      	ldr	r2, [r4, #16]
 800be28:	b942      	cbnz	r2, 800be3c <__swsetup_r+0xa4>
 800be2a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800be2e:	d1c5      	bne.n	800bdbc <__swsetup_r+0x24>
 800be30:	bd38      	pop	{r3, r4, r5, pc}
 800be32:	0799      	lsls	r1, r3, #30
 800be34:	bf58      	it	pl
 800be36:	6962      	ldrpl	r2, [r4, #20]
 800be38:	60a2      	str	r2, [r4, #8]
 800be3a:	e7f4      	b.n	800be26 <__swsetup_r+0x8e>
 800be3c:	2000      	movs	r0, #0
 800be3e:	e7f7      	b.n	800be30 <__swsetup_r+0x98>
 800be40:	24000038 	.word	0x24000038

0800be44 <_raise_r>:
 800be44:	291f      	cmp	r1, #31
 800be46:	b538      	push	{r3, r4, r5, lr}
 800be48:	4605      	mov	r5, r0
 800be4a:	460c      	mov	r4, r1
 800be4c:	d904      	bls.n	800be58 <_raise_r+0x14>
 800be4e:	2316      	movs	r3, #22
 800be50:	6003      	str	r3, [r0, #0]
 800be52:	f04f 30ff 	mov.w	r0, #4294967295
 800be56:	bd38      	pop	{r3, r4, r5, pc}
 800be58:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800be5a:	b112      	cbz	r2, 800be62 <_raise_r+0x1e>
 800be5c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800be60:	b94b      	cbnz	r3, 800be76 <_raise_r+0x32>
 800be62:	4628      	mov	r0, r5
 800be64:	f000 f830 	bl	800bec8 <_getpid_r>
 800be68:	4622      	mov	r2, r4
 800be6a:	4601      	mov	r1, r0
 800be6c:	4628      	mov	r0, r5
 800be6e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800be72:	f000 b817 	b.w	800bea4 <_kill_r>
 800be76:	2b01      	cmp	r3, #1
 800be78:	d00a      	beq.n	800be90 <_raise_r+0x4c>
 800be7a:	1c59      	adds	r1, r3, #1
 800be7c:	d103      	bne.n	800be86 <_raise_r+0x42>
 800be7e:	2316      	movs	r3, #22
 800be80:	6003      	str	r3, [r0, #0]
 800be82:	2001      	movs	r0, #1
 800be84:	e7e7      	b.n	800be56 <_raise_r+0x12>
 800be86:	2100      	movs	r1, #0
 800be88:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800be8c:	4620      	mov	r0, r4
 800be8e:	4798      	blx	r3
 800be90:	2000      	movs	r0, #0
 800be92:	e7e0      	b.n	800be56 <_raise_r+0x12>

0800be94 <raise>:
 800be94:	4b02      	ldr	r3, [pc, #8]	@ (800bea0 <raise+0xc>)
 800be96:	4601      	mov	r1, r0
 800be98:	6818      	ldr	r0, [r3, #0]
 800be9a:	f7ff bfd3 	b.w	800be44 <_raise_r>
 800be9e:	bf00      	nop
 800bea0:	24000038 	.word	0x24000038

0800bea4 <_kill_r>:
 800bea4:	b538      	push	{r3, r4, r5, lr}
 800bea6:	4d07      	ldr	r5, [pc, #28]	@ (800bec4 <_kill_r+0x20>)
 800bea8:	2300      	movs	r3, #0
 800beaa:	4604      	mov	r4, r0
 800beac:	4608      	mov	r0, r1
 800beae:	4611      	mov	r1, r2
 800beb0:	602b      	str	r3, [r5, #0]
 800beb2:	f7f5 fa51 	bl	8001358 <_kill>
 800beb6:	1c43      	adds	r3, r0, #1
 800beb8:	d102      	bne.n	800bec0 <_kill_r+0x1c>
 800beba:	682b      	ldr	r3, [r5, #0]
 800bebc:	b103      	cbz	r3, 800bec0 <_kill_r+0x1c>
 800bebe:	6023      	str	r3, [r4, #0]
 800bec0:	bd38      	pop	{r3, r4, r5, pc}
 800bec2:	bf00      	nop
 800bec4:	240014a0 	.word	0x240014a0

0800bec8 <_getpid_r>:
 800bec8:	f7f5 ba3e 	b.w	8001348 <_getpid>

0800becc <_sbrk_r>:
 800becc:	b538      	push	{r3, r4, r5, lr}
 800bece:	4d06      	ldr	r5, [pc, #24]	@ (800bee8 <_sbrk_r+0x1c>)
 800bed0:	2300      	movs	r3, #0
 800bed2:	4604      	mov	r4, r0
 800bed4:	4608      	mov	r0, r1
 800bed6:	602b      	str	r3, [r5, #0]
 800bed8:	f7f5 fac6 	bl	8001468 <_sbrk>
 800bedc:	1c43      	adds	r3, r0, #1
 800bede:	d102      	bne.n	800bee6 <_sbrk_r+0x1a>
 800bee0:	682b      	ldr	r3, [r5, #0]
 800bee2:	b103      	cbz	r3, 800bee6 <_sbrk_r+0x1a>
 800bee4:	6023      	str	r3, [r4, #0]
 800bee6:	bd38      	pop	{r3, r4, r5, pc}
 800bee8:	240014a0 	.word	0x240014a0

0800beec <__swhatbuf_r>:
 800beec:	b570      	push	{r4, r5, r6, lr}
 800beee:	460c      	mov	r4, r1
 800bef0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bef4:	2900      	cmp	r1, #0
 800bef6:	b096      	sub	sp, #88	@ 0x58
 800bef8:	4615      	mov	r5, r2
 800befa:	461e      	mov	r6, r3
 800befc:	da0d      	bge.n	800bf1a <__swhatbuf_r+0x2e>
 800befe:	89a3      	ldrh	r3, [r4, #12]
 800bf00:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800bf04:	f04f 0100 	mov.w	r1, #0
 800bf08:	bf14      	ite	ne
 800bf0a:	2340      	movne	r3, #64	@ 0x40
 800bf0c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800bf10:	2000      	movs	r0, #0
 800bf12:	6031      	str	r1, [r6, #0]
 800bf14:	602b      	str	r3, [r5, #0]
 800bf16:	b016      	add	sp, #88	@ 0x58
 800bf18:	bd70      	pop	{r4, r5, r6, pc}
 800bf1a:	466a      	mov	r2, sp
 800bf1c:	f000 f848 	bl	800bfb0 <_fstat_r>
 800bf20:	2800      	cmp	r0, #0
 800bf22:	dbec      	blt.n	800befe <__swhatbuf_r+0x12>
 800bf24:	9901      	ldr	r1, [sp, #4]
 800bf26:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800bf2a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800bf2e:	4259      	negs	r1, r3
 800bf30:	4159      	adcs	r1, r3
 800bf32:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bf36:	e7eb      	b.n	800bf10 <__swhatbuf_r+0x24>

0800bf38 <__smakebuf_r>:
 800bf38:	898b      	ldrh	r3, [r1, #12]
 800bf3a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bf3c:	079d      	lsls	r5, r3, #30
 800bf3e:	4606      	mov	r6, r0
 800bf40:	460c      	mov	r4, r1
 800bf42:	d507      	bpl.n	800bf54 <__smakebuf_r+0x1c>
 800bf44:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800bf48:	6023      	str	r3, [r4, #0]
 800bf4a:	6123      	str	r3, [r4, #16]
 800bf4c:	2301      	movs	r3, #1
 800bf4e:	6163      	str	r3, [r4, #20]
 800bf50:	b003      	add	sp, #12
 800bf52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bf54:	ab01      	add	r3, sp, #4
 800bf56:	466a      	mov	r2, sp
 800bf58:	f7ff ffc8 	bl	800beec <__swhatbuf_r>
 800bf5c:	9f00      	ldr	r7, [sp, #0]
 800bf5e:	4605      	mov	r5, r0
 800bf60:	4639      	mov	r1, r7
 800bf62:	4630      	mov	r0, r6
 800bf64:	f7ff fad4 	bl	800b510 <_malloc_r>
 800bf68:	b948      	cbnz	r0, 800bf7e <__smakebuf_r+0x46>
 800bf6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bf6e:	059a      	lsls	r2, r3, #22
 800bf70:	d4ee      	bmi.n	800bf50 <__smakebuf_r+0x18>
 800bf72:	f023 0303 	bic.w	r3, r3, #3
 800bf76:	f043 0302 	orr.w	r3, r3, #2
 800bf7a:	81a3      	strh	r3, [r4, #12]
 800bf7c:	e7e2      	b.n	800bf44 <__smakebuf_r+0xc>
 800bf7e:	89a3      	ldrh	r3, [r4, #12]
 800bf80:	6020      	str	r0, [r4, #0]
 800bf82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bf86:	81a3      	strh	r3, [r4, #12]
 800bf88:	9b01      	ldr	r3, [sp, #4]
 800bf8a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800bf8e:	b15b      	cbz	r3, 800bfa8 <__smakebuf_r+0x70>
 800bf90:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bf94:	4630      	mov	r0, r6
 800bf96:	f000 f81d 	bl	800bfd4 <_isatty_r>
 800bf9a:	b128      	cbz	r0, 800bfa8 <__smakebuf_r+0x70>
 800bf9c:	89a3      	ldrh	r3, [r4, #12]
 800bf9e:	f023 0303 	bic.w	r3, r3, #3
 800bfa2:	f043 0301 	orr.w	r3, r3, #1
 800bfa6:	81a3      	strh	r3, [r4, #12]
 800bfa8:	89a3      	ldrh	r3, [r4, #12]
 800bfaa:	431d      	orrs	r5, r3
 800bfac:	81a5      	strh	r5, [r4, #12]
 800bfae:	e7cf      	b.n	800bf50 <__smakebuf_r+0x18>

0800bfb0 <_fstat_r>:
 800bfb0:	b538      	push	{r3, r4, r5, lr}
 800bfb2:	4d07      	ldr	r5, [pc, #28]	@ (800bfd0 <_fstat_r+0x20>)
 800bfb4:	2300      	movs	r3, #0
 800bfb6:	4604      	mov	r4, r0
 800bfb8:	4608      	mov	r0, r1
 800bfba:	4611      	mov	r1, r2
 800bfbc:	602b      	str	r3, [r5, #0]
 800bfbe:	f7f5 fa2b 	bl	8001418 <_fstat>
 800bfc2:	1c43      	adds	r3, r0, #1
 800bfc4:	d102      	bne.n	800bfcc <_fstat_r+0x1c>
 800bfc6:	682b      	ldr	r3, [r5, #0]
 800bfc8:	b103      	cbz	r3, 800bfcc <_fstat_r+0x1c>
 800bfca:	6023      	str	r3, [r4, #0]
 800bfcc:	bd38      	pop	{r3, r4, r5, pc}
 800bfce:	bf00      	nop
 800bfd0:	240014a0 	.word	0x240014a0

0800bfd4 <_isatty_r>:
 800bfd4:	b538      	push	{r3, r4, r5, lr}
 800bfd6:	4d06      	ldr	r5, [pc, #24]	@ (800bff0 <_isatty_r+0x1c>)
 800bfd8:	2300      	movs	r3, #0
 800bfda:	4604      	mov	r4, r0
 800bfdc:	4608      	mov	r0, r1
 800bfde:	602b      	str	r3, [r5, #0]
 800bfe0:	f7f5 fa2a 	bl	8001438 <_isatty>
 800bfe4:	1c43      	adds	r3, r0, #1
 800bfe6:	d102      	bne.n	800bfee <_isatty_r+0x1a>
 800bfe8:	682b      	ldr	r3, [r5, #0]
 800bfea:	b103      	cbz	r3, 800bfee <_isatty_r+0x1a>
 800bfec:	6023      	str	r3, [r4, #0]
 800bfee:	bd38      	pop	{r3, r4, r5, pc}
 800bff0:	240014a0 	.word	0x240014a0

0800bff4 <_init>:
 800bff4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bff6:	bf00      	nop
 800bff8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bffa:	bc08      	pop	{r3}
 800bffc:	469e      	mov	lr, r3
 800bffe:	4770      	bx	lr

0800c000 <_fini>:
 800c000:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c002:	bf00      	nop
 800c004:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c006:	bc08      	pop	{r3}
 800c008:	469e      	mov	lr, r3
 800c00a:	4770      	bx	lr
