<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>azynquplus</ProductFamily>
        <Part>xazu7ev-fbvb900-1-i</Part>
        <TopModelName>dIFFT</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.499</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_1516_1>
                <Slack>7.30</Slack>
                <TripCount>undef</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>143</min>
                        <max>-1</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
                <VITIS_LOOP_1502_1>
                    <Slack>7.30</Slack>
                    <TripCount>undef</TripCount>
                    <Latency>
                        <range>
                            <min>89</min>
                            <max>-1</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>890</min>
                            <max>-10</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <IterationLatency>
                        <range>
                            <min>89</min>
                            <max>2190</max>
                        </range>
                    </IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_1502_1>
            </VITIS_LOOP_1516_1>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>posit_lib.cpp:1496~posit_lib.cpp:1521</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_1516_1>
                    <Name>VITIS_LOOP_1516_1</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>posit_lib.cpp:1516</SourceLocation>
                    <VITIS_LOOP_1502_1>
                        <Name>VITIS_LOOP_1502_1</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>posit_lib.cpp:1502~posit_lib.cpp:1521</SourceLocation>
                    </VITIS_LOOP_1502_1>
                </VITIS_LOOP_1516_1>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>28</DSP>
            <FF>3445</FF>
            <LUT>4879</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>624</BRAM_18K>
            <DSP>1728</DSP>
            <FF>460800</FF>
            <LUT>230400</LUT>
            <URAM>96</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>dIFFT</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>dIFFT</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>dIFFT</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>dIFFT</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>dIFFT</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>dIFFT</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>real_r</name>
            <Object>real_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag</name>
            <Object>imag</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>signal_r</name>
            <Object>signal_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>signal_r_ap_vld</name>
            <Object>signal_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sampleCount</name>
            <Object>sampleCount</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>dIFFT</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_generic_fmod_double_s_fu_174</InstName>
                    <ModuleName>generic_fmod_double_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>174</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_generic_fmod_double_Pipeline_1_fu_87</InstName>
                            <ModuleName>generic_fmod_double_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>87</ID>
                            <BindInstances>icmp_ln308_fu_99_p2 loop_2_fu_105_p2 icmp_ln309_fu_117_p2 add_ln310_fu_123_p2 r_sh_1_fu_129_p3 icmp_ln311_fu_137_p2 i_1_fu_149_p2 r_sh_3_fu_155_p3 i_2_fu_163_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>isF_e_x_fu_117_p2 isyBx_e_fu_123_p2 icmp_ln267_fu_129_p2 icmp_ln267_1_fu_135_p2 or_ln267_fu_141_p2 icmp_ln271_fu_147_p2 or_ln271_fu_153_p2 n_fu_178_p2 icmp_ln319_fu_205_p2 ctlz_54_54_1_1_U4 add_ln325_fu_227_p2 icmp_ln325_fu_233_p2 shl_ln325_fu_257_p2 ap_mx_2_fu_267_p3 sub_ln327_fu_275_p2 fz_exp_1_fu_285_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>sitodp_32ns_64_4_no_dsp_1_U14 icmp_ln1516_fu_273_p2 icmp_ln1516_1_fu_294_p2 add_ln1516_fu_299_p2 sitodp_32ns_64_4_no_dsp_1_U14 dmul_64ns_64ns_64_6_max_dsp_1_U9 ddiv_64ns_64ns_64_22_no_dsp_1_U11 icmp_ln1502_fu_313_p2 add_ln1502_fu_318_p2 icmp_ln877_fu_345_p2 icmp_ln877_1_fu_351_p2 or_ln877_fu_357_p2 dcmp_64ns_64ns_1_2_no_dsp_1_U12 and_ln877_fu_363_p2 dadddsub_64ns_64ns_64_5_full_dsp_1_U7 dcmp_64ns_64ns_1_2_no_dsp_1_U13 and_ln879_fu_369_p2 dadddsub_64ns_64ns_64_5_full_dsp_1_U8 select_ln879_fu_375_p3 angle_assign_4_fu_382_p3 icmp_ln884_fu_407_p2 icmp_ln884_1_fu_413_p2 or_ln884_fu_419_p2 dcmp_64ns_64ns_1_2_no_dsp_1_U12 and_ln884_fu_425_p2 dadddsub_64ns_64ns_64_5_full_dsp_1_U7 dcmp_64ns_64ns_1_2_no_dsp_1_U13 and_ln887_fu_431_p2 dadddsub_64ns_64ns_64_5_full_dsp_1_U8 negate_fu_491_p2 xor_ln884_fu_437_p2 and_ln887_1_fu_443_p2 sparsemux_7_2_64_1_1_U15 dmul_64ns_64ns_64_6_max_dsp_1_U9 dmul_64ns_64ns_64_6_max_dsp_1_U9 dmul_64ns_64ns_64_6_max_dsp_1_U9 dmul_64ns_64ns_64_6_max_dsp_1_U9 dmul_64ns_64ns_64_6_max_dsp_1_U9 dmul_64ns_64ns_64_6_max_dsp_1_U9 dadddsub_64ns_64ns_64_5_full_dsp_1_U7 dadddsub_64ns_64ns_64_5_full_dsp_1_U7 dadddsub_64ns_64ns_64_5_full_dsp_1_U7 xor_ln928_fu_507_p2 realPart_fu_529_p3 select_ln1114_fu_476_p3 term1_fu_482_p3 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U9 dmul_64ns_64ns_64_6_max_dsp_1_U9 dmul_64ns_64ns_64_6_max_dsp_1_U9 dmul_64ns_64ns_64_6_max_dsp_1_U9 dadddsub_64ns_64ns_64_5_full_dsp_1_U7 dadddsub_64ns_64ns_64_5_full_dsp_1_U7 dadddsub_64ns_64ns_64_5_full_dsp_1_U7 dmul_64ns_64ns_64_6_max_dsp_1_U9 dmul_64ns_64ns_64_6_max_dsp_1_U9 dadddsub_64ns_64ns_64_5_full_dsp_1_U7 dadddsub_64ns_64ns_64_5_full_dsp_1_U7 dadddsub_64ns_64ns_64_5_full_dsp_1_U7 ddiv_64ns_64ns_64_22_no_dsp_1_U11</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>generic_fmod_double_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2100</Best-caseLatency>
                    <Average-caseLatency>2100</Average-caseLatency>
                    <Worst-caseLatency>2100</Worst-caseLatency>
                    <Best-caseRealTimeLatency>21.000 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>21.000 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>21.000 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2099</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2098</TripCount>
                        <Latency>2098</Latency>
                        <AbsoluteTimeLatency>20.980 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:298</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:308</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>82</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>366</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln308_fu_99_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:308" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln308" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="loop_2_fu_105_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:308" STORAGESUBTYPE="" URAM="0" VARIABLE="loop_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln309_fu_117_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:309" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln309" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_fu_123_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:310" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln310" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Loop 1" OPTYPE="select" PRAGMA="" RTLNAME="r_sh_1_fu_129_p3" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:309" STORAGESUBTYPE="" URAM="0" VARIABLE="r_sh_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln311_fu_137_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:311" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln311" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="i_1_fu_149_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:313" STORAGESUBTYPE="" URAM="0" VARIABLE="i_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Loop 1" OPTYPE="select" PRAGMA="" RTLNAME="r_sh_3_fu_155_p3" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:311" STORAGESUBTYPE="" URAM="0" VARIABLE="r_sh_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Loop 1" OPTYPE="select" PRAGMA="" RTLNAME="i_2_fu_163_p3" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:311" STORAGESUBTYPE="" URAM="0" VARIABLE="i_2" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>generic_fmod_double_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.768</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>702</Average-caseLatency>
                    <Worst-caseLatency>2102</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.020 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>21.020 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 2102</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:459~C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:231</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>399</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1060</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="isF_e_x_fu_117_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:239" STORAGESUBTYPE="" URAM="0" VARIABLE="isF_e_x" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="isyBx_e_fu_123_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:249" STORAGESUBTYPE="" URAM="0" VARIABLE="isyBx_e" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln267_fu_129_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:267" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln267" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln267_1_fu_135_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:267" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln267_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln267_fu_141_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:267" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln267" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln271_fu_147_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:271" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln271" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln271_fu_153_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:271" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln271" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="n_fu_178_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="n" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln319_fu_205_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:319" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln319" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ctlz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ctlz" PRAGMA="" RTLNAME="ctlz_54_54_1_1_U4" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:324" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln325_fu_227_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:325" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln325" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln325_fu_233_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:325" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln325" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln325_fu_257_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:325" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln325" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="ap_mx_2_fu_267_p3" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:325" STORAGESUBTYPE="" URAM="0" VARIABLE="ap_mx_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln327_fu_275_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:327" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln327" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="fz_exp_1_fu_285_p2" SOURCE="C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:327" STORAGESUBTYPE="" URAM="0" VARIABLE="fz_exp_1" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dIFFT</Name>
            <Loops>
                <VITIS_LOOP_1516_1>
                    <VITIS_LOOP_1502_1/>
                </VITIS_LOOP_1516_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.499</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1516_1>
                        <Name>VITIS_LOOP_1516_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>143</min>
                                <max>-1</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>143 ~ ?</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_1502_1>
                            <Name>VITIS_LOOP_1502_1</Name>
                            <Slack>7.30</Slack>
                            <TripCount>undef</TripCount>
                            <Latency>89 ~ ?</Latency>
                            <AbsoluteTimeLatency>0.890 us ~ ?</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>89</min>
                                    <max>2190</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>89 ~ 2190</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_generic_fmod_double_s_fu_174</Instance>
                            </InstanceList>
                        </VITIS_LOOP_1502_1>
                    </VITIS_LOOP_1516_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>posit_lib.cpp:1496~posit_lib.cpp:1521</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_1516_1>
                            <Name>VITIS_LOOP_1516_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>posit_lib.cpp:1516</SourceLocation>
                            <VITIS_LOOP_1502_1>
                                <Name>VITIS_LOOP_1502_1</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>posit_lib.cpp:1502~posit_lib.cpp:1521</SourceLocation>
                            </VITIS_LOOP_1502_1>
                        </VITIS_LOOP_1516_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>28</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>3445</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4879</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sitodp" DSP="0" ID="" IMPL="auto" LATENCY="3" LOOP="" OPTYPE="sitodp" PRAGMA="" RTLNAME="sitodp_32ns_64_4_no_dsp_1_U14" SOURCE="posit_lib.cpp:1515" STORAGESUBTYPE="" URAM="0" VARIABLE="conv" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln1516_fu_273_p2" SOURCE="posit_lib.cpp:1516" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln1516" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1516_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln1516_1_fu_294_p2" SOURCE="posit_lib.cpp:1516" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln1516_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1516_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1516_fu_299_p2" SOURCE="posit_lib.cpp:1516" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1516" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sitodp" DSP="0" ID="" IMPL="auto" LATENCY="3" LOOP="VITIS_LOOP_1516_1" OPTYPE="sitodp" PRAGMA="" RTLNAME="sitodp_32ns_64_4_no_dsp_1_U14" SOURCE="posit_lib.cpp:1500" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_1516_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="posit_lib.cpp:1500" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="21" LOOP="VITIS_LOOP_1516_1" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_22_no_dsp_1_U11" SOURCE="posit_lib.cpp:1500" STORAGESUBTYPE="" URAM="0" VARIABLE="deltaTheta" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1502_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln1502_fu_313_p2" SOURCE="posit_lib.cpp:1502" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln1502" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1502_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1502_fu_318_p2" SOURCE="posit_lib.cpp:1502" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1502" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1502_1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln877_fu_345_p2" SOURCE="posit_lib.cpp:877" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln877" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1502_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln877_1_fu_351_p2" SOURCE="posit_lib.cpp:877" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln877_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1502_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln877_fu_357_p2" SOURCE="posit_lib.cpp:877" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln877" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_1502_1" OPTYPE="dcmp" PRAGMA="" RTLNAME="dcmp_64ns_64ns_1_2_no_dsp_1_U12" SOURCE="posit_lib.cpp:877" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1502_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln877_fu_363_p2" SOURCE="posit_lib.cpp:877" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln877" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_1502_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U7" SOURCE="posit_lib.cpp:878" STORAGESUBTYPE="" URAM="0" VARIABLE="angle_assign_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_1502_1" OPTYPE="dcmp" PRAGMA="" RTLNAME="dcmp_64ns_64ns_1_2_no_dsp_1_U13" SOURCE="posit_lib.cpp:879" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1502_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln879_fu_369_p2" SOURCE="posit_lib.cpp:879" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln879" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_1502_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U8" SOURCE="posit_lib.cpp:880" STORAGESUBTYPE="" URAM="0" VARIABLE="angle_assign_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_1502_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln879_fu_375_p3" SOURCE="posit_lib.cpp:879" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln879" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_1502_1" OPTYPE="select" PRAGMA="" RTLNAME="angle_assign_4_fu_382_p3" SOURCE="posit_lib.cpp:877" STORAGESUBTYPE="" URAM="0" VARIABLE="angle_assign_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1502_1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln884_fu_407_p2" SOURCE="posit_lib.cpp:884" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln884" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1502_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln884_1_fu_413_p2" SOURCE="posit_lib.cpp:884" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln884_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1502_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln884_fu_419_p2" SOURCE="posit_lib.cpp:884" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln884" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_1502_1" OPTYPE="dcmp" PRAGMA="" RTLNAME="dcmp_64ns_64ns_1_2_no_dsp_1_U12" SOURCE="posit_lib.cpp:884" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1502_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln884_fu_425_p2" SOURCE="posit_lib.cpp:884" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln884" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_1502_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U7" SOURCE="posit_lib.cpp:885" STORAGESUBTYPE="" URAM="0" VARIABLE="angle_assign_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_1502_1" OPTYPE="dcmp" PRAGMA="" RTLNAME="dcmp_64ns_64ns_1_2_no_dsp_1_U13" SOURCE="posit_lib.cpp:887" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1502_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln887_fu_431_p2" SOURCE="posit_lib.cpp:887" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln887" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_1502_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U8" SOURCE="posit_lib.cpp:888" STORAGESUBTYPE="" URAM="0" VARIABLE="angle_assign_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1502_1" OPTYPE="or" PRAGMA="" RTLNAME="negate_fu_491_p2" SOURCE="posit_lib.cpp:884" STORAGESUBTYPE="" URAM="0" VARIABLE="negate" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1502_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln884_fu_437_p2" SOURCE="posit_lib.cpp:884" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln884" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1502_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln887_1_fu_443_p2" SOURCE="posit_lib.cpp:887" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln887_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_1502_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_64_1_1_U15" SOURCE="posit_lib.cpp:885" STORAGESUBTYPE="" URAM="0" VARIABLE="angle_assign_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_1502_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="posit_lib.cpp:903" STORAGESUBTYPE="" URAM="0" VARIABLE="x2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_1502_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="posit_lib.cpp:905" STORAGESUBTYPE="" URAM="0" VARIABLE="term2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_1502_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="posit_lib.cpp:911" STORAGESUBTYPE="" URAM="0" VARIABLE="mul1_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_1502_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="posit_lib.cpp:911" STORAGESUBTYPE="" URAM="0" VARIABLE="term3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_1502_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="posit_lib.cpp:919" STORAGESUBTYPE="" URAM="0" VARIABLE="mul3_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_1502_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="posit_lib.cpp:919" STORAGESUBTYPE="" URAM="0" VARIABLE="term4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_1502_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U7" SOURCE="posit_lib.cpp:928" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_1502_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U7" SOURCE="posit_lib.cpp:928" STORAGESUBTYPE="" URAM="0" VARIABLE="add_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_1502_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U7" SOURCE="posit_lib.cpp:928" STORAGESUBTYPE="" URAM="0" VARIABLE="sub5_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_1502_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln928_fu_507_p2" SOURCE="posit_lib.cpp:928" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln928" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_1502_1" OPTYPE="select" PRAGMA="" RTLNAME="realPart_fu_529_p3" SOURCE="posit_lib.cpp:928" STORAGESUBTYPE="" URAM="0" VARIABLE="realPart" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_1502_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1114_fu_476_p3" SOURCE="posit_lib.cpp:1114" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln1114" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_1502_1" OPTYPE="select" PRAGMA="" RTLNAME="term1_fu_482_p3" SOURCE="posit_lib.cpp:884" STORAGESUBTYPE="" URAM="0" VARIABLE="term1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_1502_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U10" SOURCE="posit_lib.cpp:1128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i18_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_1502_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U10" SOURCE="posit_lib.cpp:1128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul1_i19_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_1502_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U10" SOURCE="posit_lib.cpp:1128" STORAGESUBTYPE="" URAM="0" VARIABLE="term2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_1502_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U10" SOURCE="posit_lib.cpp:1134" STORAGESUBTYPE="" URAM="0" VARIABLE="mul2_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_1502_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U10" SOURCE="posit_lib.cpp:1134" STORAGESUBTYPE="" URAM="0" VARIABLE="mul3_i21_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_1502_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="posit_lib.cpp:1134" STORAGESUBTYPE="" URAM="0" VARIABLE="term3_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_1502_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="posit_lib.cpp:1141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_1502_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="posit_lib.cpp:1141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul6_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_1502_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="posit_lib.cpp:1141" STORAGESUBTYPE="" URAM="0" VARIABLE="term4_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_1502_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U7" SOURCE="posit_lib.cpp:1150" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i23_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_1502_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U7" SOURCE="posit_lib.cpp:1150" STORAGESUBTYPE="" URAM="0" VARIABLE="add_i24_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_1502_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U7" SOURCE="posit_lib.cpp:1150" STORAGESUBTYPE="" URAM="0" VARIABLE="imagPart" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_1502_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="posit_lib.cpp:1508" STORAGESUBTYPE="" URAM="0" VARIABLE="mul4_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_1502_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U9" SOURCE="posit_lib.cpp:1508" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_1502_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U7" SOURCE="posit_lib.cpp:1508" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_1502_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U7" SOURCE="posit_lib.cpp:1508" STORAGESUBTYPE="" URAM="0" VARIABLE="add_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_1502_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U7" SOURCE="posit_lib.cpp:1510" STORAGESUBTYPE="" URAM="0" VARIABLE="angle" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="21" LOOP="VITIS_LOOP_1516_1" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_22_no_dsp_1_U11" SOURCE="posit_lib.cpp:1523" STORAGESUBTYPE="" URAM="0" VARIABLE="div" VISIBLE="true"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="real" index="0" direction="in" srcType="double const *" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="real_r" name="real_r" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="imag" index="1" direction="in" srcType="double const *" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="imag" name="imag" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="signal" index="2" direction="out" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="signal_r" name="signal_r" usage="data" direction="out"/>
                <hwRef type="port" interface="signal_r_ap_vld" name="signal_r_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="sampleCount" index="3" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="sampleCount" name="sampleCount" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="real_r" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="real_r">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_r</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="real"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="imag">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="imag"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="signal_r" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="signal_r">DATA</portMap>
            </portMaps>
            <ports>
                <port>signal_r</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="signal"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sampleCount" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="sampleCount">DATA</portMap>
            </portMaps>
            <ports>
                <port>sampleCount</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="sampleCount"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="imag">ap_none, in, 64</column>
                    <column name="real_r">ap_none, in, 64</column>
                    <column name="sampleCount">ap_none, in, 32</column>
                    <column name="signal_r">ap_vld, out, 64</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="real">in, double const *</column>
                    <column name="imag">in, double const *</column>
                    <column name="signal">out, double*</column>
                    <column name="sampleCount">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="real">real_r, port</column>
                    <column name="imag">imag, port</column>
                    <column name="signal">signal_r, port</column>
                    <column name="signal">signal_r_ap_vld, port</column>
                    <column name="sampleCount">sampleCount, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport/>
</profile>

