// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
    // read a and b and write out
    and_gate(
        input a,
        input b, 
        output out );

// Design a module that implements a NAND gate

module nand_gate( 
    input a, 
    input b, 
    output out );

    // assign the NAND of a and b to out
    // read a and b and write out
    nand_gate(
        input a,
        input b, 
        output out );

// Design a module that implements an OR gate

module or_gate( 
    input a, 
    input b, 
    output out );

    // assign the OR of a and b to out
    // read a and b and write out
    or_gate(
        input a,
        input b, 
        output out );

// Designendmodule
