{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605295354739 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605295354739 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 13 16:22:34 2020 " "Processing started: Fri Nov 13 16:22:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605295354739 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605295354739 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips-project -c mips-project " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips-project -c mips-project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605295354739 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605295354989 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605295354989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_controle_ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidade_controle_ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidade_controle_ula-main " "Found design unit 1: unidade_controle_ula-main" {  } { { "unidade_controle_ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/unidade_controle_ula.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605295361399 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidade_controle_ula " "Found entity 1: unidade_controle_ula" {  } { { "unidade_controle_ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/unidade_controle_ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605295361399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605295361399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_mips.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ram_mips.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_mips-assincrona " "Found design unit 1: ram_mips-assincrona" {  } { { "ram_mips.vhdl" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ram_mips.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605295361400 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_mips " "Found entity 1: ram_mips" {  } { { "ram_mips.vhdl" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ram_mips.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605295361400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605295361400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extende_sinal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extende_sinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extende_sinal-comportamento " "Found design unit 1: extende_sinal-comportamento" {  } { { "extende_sinal.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/extende_sinal.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605295361400 ""} { "Info" "ISGN_ENTITY_NAME" "1 extende_sinal " "Found entity 1: extende_sinal" {  } { { "extende_sinal.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/extende_sinal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605295361400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605295361400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-comportamento " "Found design unit 1: somador-comportamento" {  } { { "somador.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/somador.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605295361401 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605295361401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605295361401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_project.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_project.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_project-main " "Found design unit 1: mips_project-main" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605295361401 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_project " "Found entity 1: mips_project" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605295361401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605295361401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma_constante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soma_constante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soma_constante-comportamento " "Found design unit 1: soma_constante-comportamento" {  } { { "soma_constante.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/soma_constante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605295361402 ""} { "Info" "ISGN_ENTITY_NAME" "1 soma_constante " "Found entity 1: soma_constante" {  } { { "soma_constante.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/soma_constante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605295361402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605295361402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_generico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador_generico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_generico-comportamento " "Found design unit 1: registrador_generico-comportamento" {  } { { "registrador_generico.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/registrador_generico.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605295361402 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador_generico " "Found entity 1: registrador_generico" {  } { { "registrador_generico.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/registrador_generico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605295361402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605295361402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_mips-assincrona " "Found design unit 1: rom_mips-assincrona" {  } { { "rom_mips.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/rom_mips.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605295361403 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_mips " "Found entity 1: rom_mips" {  } { { "rom_mips.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/rom_mips.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605295361403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605295361403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_registradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file banco_registradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banco_registradores-comportamento " "Found design unit 1: banco_registradores-comportamento" {  } { { "banco_registradores.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/banco_registradores.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605295361403 ""} { "Info" "ISGN_ENTITY_NAME" "1 banco_registradores " "Found entity 1: banco_registradores" {  } { { "banco_registradores.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/banco_registradores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605295361403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605295361403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_generico_2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_generico_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_generico_2x1-comportamento " "Found design unit 1: mux_generico_2x1-comportamento" {  } { { "mux_generico_2x1.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mux_generico_2x1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605295361404 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_generico_2x1 " "Found entity 1: mux_generico_2x1" {  } { { "mux_generico_2x1.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mux_generico_2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605295361404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605295361404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flip_flop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flip_flop-comportamento " "Found design unit 1: flip_flop-comportamento" {  } { { "flip_flop.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/flip_flop.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605295361404 ""} { "Info" "ISGN_ENTITY_NAME" "1 flip_flop " "Found entity 1: flip_flop" {  } { { "flip_flop.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/flip_flop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605295361404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605295361404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidade_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidade_controle-main " "Found design unit 1: unidade_controle-main" {  } { { "unidade_controle.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/unidade_controle.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605295361405 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidade_controle " "Found entity 1: unidade_controle" {  } { { "unidade_controle.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/unidade_controle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605295361405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605295361405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-comportamento " "Found design unit 1: ula-comportamento" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605295361405 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605295361405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605295361405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fluxo_dados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fluxo_dados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fluxo_dados-main " "Found design unit 1: fluxo_dados-main" {  } { { "fluxo_dados.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/fluxo_dados.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605295361406 ""} { "Info" "ISGN_ENTITY_NAME" "1 fluxo_dados " "Found entity 1: fluxo_dados" {  } { { "fluxo_dados.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/fluxo_dados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605295361406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605295361406 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_project " "Elaborating entity \"mips_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605295361449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_controle unidade_controle:unidade_controle " "Elaborating entity \"unidade_controle\" for hierarchy \"unidade_controle:unidade_controle\"" {  } { { "mips_project.vhd" "unidade_controle" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605295361452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fluxo_dados fluxo_dados:FD " "Elaborating entity \"fluxo_dados\" for hierarchy \"fluxo_dados:FD\"" {  } { { "mips_project.vhd" "FD" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605295361453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_generico fluxo_dados:FD\|registrador_generico:PC " "Elaborating entity \"registrador_generico\" for hierarchy \"fluxo_dados:FD\|registrador_generico:PC\"" {  } { { "fluxo_dados.vhd" "PC" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/fluxo_dados.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605295361455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_generico_2x1 fluxo_dados:FD\|mux_generico_2x1:mux_prox_PC " "Elaborating entity \"mux_generico_2x1\" for hierarchy \"fluxo_dados:FD\|mux_generico_2x1:mux_prox_PC\"" {  } { { "fluxo_dados.vhd" "mux_prox_PC" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/fluxo_dados.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605295361456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_constante fluxo_dados:FD\|soma_constante:somaQuatro " "Elaborating entity \"soma_constante\" for hierarchy \"fluxo_dados:FD\|soma_constante:somaQuatro\"" {  } { { "fluxo_dados.vhd" "somaQuatro" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/fluxo_dados.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605295361456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador fluxo_dados:FD\|somador:soma_proxPC_imedShift2 " "Elaborating entity \"somador\" for hierarchy \"fluxo_dados:FD\|somador:soma_proxPC_imedShift2\"" {  } { { "fluxo_dados.vhd" "soma_proxPC_imedShift2" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/fluxo_dados.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605295361457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extende_sinal fluxo_dados:FD\|extende_sinal:extende_imediato " "Elaborating entity \"extende_sinal\" for hierarchy \"fluxo_dados:FD\|extende_sinal:extende_imediato\"" {  } { { "fluxo_dados.vhd" "extende_imediato" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/fluxo_dados.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605295361458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_mips fluxo_dados:FD\|rom_mips:ROM " "Elaborating entity \"rom_mips\" for hierarchy \"fluxo_dados:FD\|rom_mips:ROM\"" {  } { { "fluxo_dados.vhd" "ROM" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/fluxo_dados.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605295361459 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM rom_mips.vhd(24) " "VHDL Signal Declaration warning at rom_mips.vhd(24): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rom_mips.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/rom_mips.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605295361460 "|mips_project|fluxo_dados:FD|rom_mips:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_generico_2x1 fluxo_dados:FD\|mux_generico_2x1:mux_rd_rt " "Elaborating entity \"mux_generico_2x1\" for hierarchy \"fluxo_dados:FD\|mux_generico_2x1:mux_rd_rt\"" {  } { { "fluxo_dados.vhd" "mux_rd_rt" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/fluxo_dados.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605295361460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco_registradores fluxo_dados:FD\|banco_registradores:banco_registradores " "Elaborating entity \"banco_registradores\" for hierarchy \"fluxo_dados:FD\|banco_registradores:banco_registradores\"" {  } { { "fluxo_dados.vhd" "banco_registradores" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/fluxo_dados.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605295361461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_controle_ula fluxo_dados:FD\|unidade_controle_ula:uc_ula " "Elaborating entity \"unidade_controle_ula\" for hierarchy \"fluxo_dados:FD\|unidade_controle_ula:uc_ula\"" {  } { { "fluxo_dados.vhd" "uc_ula" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/fluxo_dados.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605295361462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula fluxo_dados:FD\|ula:ula " "Elaborating entity \"ula\" for hierarchy \"fluxo_dados:FD\|ula:ula\"" {  } { { "fluxo_dados.vhd" "ula" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/fluxo_dados.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605295361463 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "operacao_xor ula.vhd(30) " "Verilog HDL or VHDL warning at ula.vhd(30): object \"operacao_xor\" assigned a value but never read" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605295361464 "|mips_project|fluxo_dados:FD|ula:ula"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "operacao_not ula.vhd(31) " "Verilog HDL or VHDL warning at ula.vhd(31): object \"operacao_not\" assigned a value but never read" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605295361464 "|mips_project|fluxo_dados:FD|ula:ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_mips fluxo_dados:FD\|ram_mips:ram " "Elaborating entity \"ram_mips\" for hierarchy \"fluxo_dados:FD\|ram_mips:ram\"" {  } { { "fluxo_dados.vhd" "ram" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/fluxo_dados.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605295361464 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "fluxo_dados:FD\|ram_mips:ram\|memRAM " "RAM logic \"fluxo_dados:FD\|ram_mips:ram\|memRAM\" is uninferred due to asynchronous read logic" {  } { { "ram_mips.vhdl" "memRAM" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ram_mips.vhdl" 21 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1605295361793 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "fluxo_dados:FD\|banco_registradores:banco_registradores\|registrador " "RAM logic \"fluxo_dados:FD\|banco_registradores:banco_registradores\|registrador\" is uninferred due to asynchronous read logic" {  } { { "banco_registradores.vhd" "registrador" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/banco_registradores.vhd" 71 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1605295361793 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fluxo_dados:FD\|rom_mips:ROM\|memROM " "RAM logic \"fluxo_dados:FD\|rom_mips:ROM\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "rom_mips.vhd" "memROM" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/rom_mips.vhd" 24 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1605295361793 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1605295361793 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fluxo_dados:FD\|ula:ula\|saida\[0\] saida_ula\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[0\]\" to the node \"saida_ula\[0\]\" into a wire" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1605295362104 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fluxo_dados:FD\|ula:ula\|saida\[1\] saida_ula\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[1\]\" to the node \"saida_ula\[1\]\" into a wire" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1605295362104 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fluxo_dados:FD\|ula:ula\|saida\[2\] saida_ula\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[2\]\" to the node \"saida_ula\[2\]\" into a wire" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1605295362104 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fluxo_dados:FD\|ula:ula\|saida\[3\] saida_ula\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[3\]\" to the node \"saida_ula\[3\]\" into a wire" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1605295362104 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fluxo_dados:FD\|ula:ula\|saida\[4\] saida_ula\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[4\]\" to the node \"saida_ula\[4\]\" into a wire" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1605295362104 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fluxo_dados:FD\|ula:ula\|saida\[5\] saida_ula\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[5\]\" to the node \"saida_ula\[5\]\" into a wire" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1605295362104 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fluxo_dados:FD\|ula:ula\|saida\[6\] saida_ula\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[6\]\" to the node \"saida_ula\[6\]\" into a wire" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1605295362104 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fluxo_dados:FD\|ula:ula\|saida\[7\] saida_ula\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[7\]\" to the node \"saida_ula\[7\]\" into a wire" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1605295362104 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fluxo_dados:FD\|ula:ula\|saida\[8\] saida_ula\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[8\]\" to the node \"saida_ula\[8\]\" into a wire" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1605295362104 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fluxo_dados:FD\|ula:ula\|saida\[9\] saida_ula\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[9\]\" to the node \"saida_ula\[9\]\" into a wire" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1605295362104 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fluxo_dados:FD\|ula:ula\|saida\[10\] saida_ula\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[10\]\" to the node \"saida_ula\[10\]\" into a wire" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1605295362104 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fluxo_dados:FD\|ula:ula\|saida\[11\] saida_ula\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[11\]\" to the node \"saida_ula\[11\]\" into a wire" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1605295362104 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fluxo_dados:FD\|ula:ula\|saida\[12\] saida_ula\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[12\]\" to the node \"saida_ula\[12\]\" into a wire" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1605295362104 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fluxo_dados:FD\|ula:ula\|saida\[13\] saida_ula\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[13\]\" to the node \"saida_ula\[13\]\" into a wire" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1605295362104 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fluxo_dados:FD\|ula:ula\|saida\[14\] saida_ula\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[14\]\" to the node \"saida_ula\[14\]\" into a wire" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1605295362104 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fluxo_dados:FD\|ula:ula\|saida\[15\] saida_ula\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[15\]\" to the node \"saida_ula\[15\]\" into a wire" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1605295362104 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fluxo_dados:FD\|ula:ula\|saida\[16\] saida_ula\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[16\]\" to the node \"saida_ula\[16\]\" into a wire" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1605295362104 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fluxo_dados:FD\|ula:ula\|saida\[17\] saida_ula\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[17\]\" to the node \"saida_ula\[17\]\" into a wire" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1605295362104 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fluxo_dados:FD\|ula:ula\|saida\[18\] saida_ula\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[18\]\" to the node \"saida_ula\[18\]\" into a wire" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1605295362104 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fluxo_dados:FD\|ula:ula\|saida\[19\] saida_ula\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[19\]\" to the node \"saida_ula\[19\]\" into a wire" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1605295362104 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fluxo_dados:FD\|ula:ula\|saida\[20\] saida_ula\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[20\]\" to the node \"saida_ula\[20\]\" into a wire" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1605295362104 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fluxo_dados:FD\|ula:ula\|saida\[21\] saida_ula\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[21\]\" to the node \"saida_ula\[21\]\" into a wire" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1605295362104 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fluxo_dados:FD\|ula:ula\|saida\[22\] saida_ula\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[22\]\" to the node \"saida_ula\[22\]\" into a wire" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1605295362104 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fluxo_dados:FD\|ula:ula\|saida\[23\] saida_ula\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[23\]\" to the node \"saida_ula\[23\]\" into a wire" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1605295362104 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fluxo_dados:FD\|ula:ula\|saida\[24\] saida_ula\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[24\]\" to the node \"saida_ula\[24\]\" into a wire" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1605295362104 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fluxo_dados:FD\|ula:ula\|saida\[25\] saida_ula\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[25\]\" to the node \"saida_ula\[25\]\" into a wire" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1605295362104 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fluxo_dados:FD\|ula:ula\|saida\[26\] saida_ula\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[26\]\" to the node \"saida_ula\[26\]\" into a wire" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1605295362104 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fluxo_dados:FD\|ula:ula\|saida\[27\] saida_ula\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[27\]\" to the node \"saida_ula\[27\]\" into a wire" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1605295362104 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fluxo_dados:FD\|ula:ula\|saida\[28\] saida_ula\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[28\]\" to the node \"saida_ula\[28\]\" into a wire" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1605295362104 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fluxo_dados:FD\|ula:ula\|saida\[29\] saida_ula\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[29\]\" to the node \"saida_ula\[29\]\" into a wire" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1605295362104 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fluxo_dados:FD\|ula:ula\|saida\[30\] saida_ula\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[30\]\" to the node \"saida_ula\[30\]\" into a wire" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1605295362104 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fluxo_dados:FD\|ula:ula\|saida\[31\] saida_ula\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[31\]\" to the node \"saida_ula\[31\]\" into a wire" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1605295362104 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1605295362104 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[0\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[0\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295362105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[1\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[1\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295362105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[2\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[2\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295362105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[3\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[3\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295362105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[4\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[4\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295362105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[5\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[5\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295362105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[6\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[6\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295362105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[7\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[7\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295362105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[8\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[8\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295362105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[9\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[9\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295362105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[10\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[10\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295362105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[11\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[11\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295362105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[12\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[12\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295362105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[13\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[13\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295362105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[14\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[14\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295362105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[15\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[15\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295362105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[16\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[16\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295362105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[17\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[17\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295362105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[18\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[18\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295362105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[19\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[19\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295362105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[20\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[20\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295362105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[21\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[21\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295362105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[22\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[22\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295362105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[23\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[23\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295362105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[24\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[24\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295362105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[25\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[25\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295362105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[26\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[26\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295362105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[27\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[27\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295362105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[28\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[28\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295362105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[29\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[29\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295362105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[30\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[30\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295362105 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "fluxo_dados:FD\|ula:ula\|saida\[31\] fluxo_dados:FD\|ula:ula\|Equal5 " "Converted the fan-out from the tri-state buffer \"fluxo_dados:FD\|ula:ula\|saida\[31\]\" to the node \"fluxo_dados:FD\|ula:ula\|Equal5\" into an OR gate" {  } { { "ula.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/ula.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1605295362105 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1605295362105 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "funct_out\[1\] GND " "Pin \"funct_out\[1\]\" is stuck at GND" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605295362152 "|mips_project|funct_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "funct_out\[2\] GND " "Pin \"funct_out\[2\]\" is stuck at GND" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605295362152 "|mips_project|funct_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "funct_out\[3\] GND " "Pin \"funct_out\[3\]\" is stuck at GND" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605295362152 "|mips_project|funct_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "funct_out\[4\] GND " "Pin \"funct_out\[4\]\" is stuck at GND" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605295362152 "|mips_project|funct_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op_code_out\[0\] GND " "Pin \"op_code_out\[0\]\" is stuck at GND" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605295362152 "|mips_project|op_code_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op_code_out\[3\] GND " "Pin \"op_code_out\[3\]\" is stuck at GND" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605295362152 "|mips_project|op_code_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op_code_out\[4\] GND " "Pin \"op_code_out\[4\]\" is stuck at GND" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605295362152 "|mips_project|op_code_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op_code_out\[5\] GND " "Pin \"op_code_out\[5\]\" is stuck at GND" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605295362152 "|mips_project|op_code_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_rom\[1\] GND " "Pin \"saida_rom\[1\]\" is stuck at GND" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605295362152 "|mips_project|saida_rom[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_rom\[2\] GND " "Pin \"saida_rom\[2\]\" is stuck at GND" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605295362152 "|mips_project|saida_rom[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_rom\[3\] GND " "Pin \"saida_rom\[3\]\" is stuck at GND" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605295362152 "|mips_project|saida_rom[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_rom\[4\] GND " "Pin \"saida_rom\[4\]\" is stuck at GND" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605295362152 "|mips_project|saida_rom[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_rom\[6\] GND " "Pin \"saida_rom\[6\]\" is stuck at GND" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605295362152 "|mips_project|saida_rom[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_rom\[7\] GND " "Pin \"saida_rom\[7\]\" is stuck at GND" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605295362152 "|mips_project|saida_rom[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_rom\[8\] GND " "Pin \"saida_rom\[8\]\" is stuck at GND" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605295362152 "|mips_project|saida_rom[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_rom\[9\] GND " "Pin \"saida_rom\[9\]\" is stuck at GND" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605295362152 "|mips_project|saida_rom[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_rom\[10\] GND " "Pin \"saida_rom\[10\]\" is stuck at GND" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605295362152 "|mips_project|saida_rom[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_rom\[11\] GND " "Pin \"saida_rom\[11\]\" is stuck at GND" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605295362152 "|mips_project|saida_rom[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_rom\[13\] GND " "Pin \"saida_rom\[13\]\" is stuck at GND" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605295362152 "|mips_project|saida_rom[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_rom\[15\] GND " "Pin \"saida_rom\[15\]\" is stuck at GND" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605295362152 "|mips_project|saida_rom[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_rom\[16\] GND " "Pin \"saida_rom\[16\]\" is stuck at GND" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605295362152 "|mips_project|saida_rom[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_rom\[18\] GND " "Pin \"saida_rom\[18\]\" is stuck at GND" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605295362152 "|mips_project|saida_rom[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_rom\[20\] GND " "Pin \"saida_rom\[20\]\" is stuck at GND" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605295362152 "|mips_project|saida_rom[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_rom\[21\] GND " "Pin \"saida_rom\[21\]\" is stuck at GND" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605295362152 "|mips_project|saida_rom[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_rom\[23\] GND " "Pin \"saida_rom\[23\]\" is stuck at GND" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605295362152 "|mips_project|saida_rom[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_rom\[25\] GND " "Pin \"saida_rom\[25\]\" is stuck at GND" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605295362152 "|mips_project|saida_rom[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_rom\[26\] GND " "Pin \"saida_rom\[26\]\" is stuck at GND" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605295362152 "|mips_project|saida_rom[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_rom\[29\] GND " "Pin \"saida_rom\[29\]\" is stuck at GND" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605295362152 "|mips_project|saida_rom[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_rom\[30\] GND " "Pin \"saida_rom\[30\]\" is stuck at GND" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605295362152 "|mips_project|saida_rom[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_rom\[31\] GND " "Pin \"saida_rom\[31\]\" is stuck at GND" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605295362152 "|mips_project|saida_rom[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_pc\[0\] GND " "Pin \"saida_pc\[0\]\" is stuck at GND" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605295362152 "|mips_project|saida_pc[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_pc\[1\] GND " "Pin \"saida_pc\[1\]\" is stuck at GND" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605295362152 "|mips_project|saida_pc[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operacao_out\[0\] GND " "Pin \"operacao_out\[0\]\" is stuck at GND" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605295362152 "|mips_project|operacao_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "palavra_controle_out\[5\] GND " "Pin \"palavra_controle_out\[5\]\" is stuck at GND" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605295362152 "|mips_project|palavra_controle_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "palavra_controle_out\[6\] GND " "Pin \"palavra_controle_out\[6\]\" is stuck at GND" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605295362152 "|mips_project|palavra_controle_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "palavra_controle_out\[7\] GND " "Pin \"palavra_controle_out\[7\]\" is stuck at GND" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605295362152 "|mips_project|palavra_controle_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "palavra_controle_out\[8\] GND " "Pin \"palavra_controle_out\[8\]\" is stuck at GND" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605295362152 "|mips_project|palavra_controle_out[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1605295362152 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1605295362237 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "897 " "897 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605295362508 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1605295362628 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605295362628 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295362691 "|mips_project|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295362691 "|mips_project|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295362691 "|mips_project|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295362691 "|mips_project|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295362691 "|mips_project|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295362691 "|mips_project|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295362691 "|mips_project|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295362691 "|mips_project|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295362691 "|mips_project|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295362691 "|mips_project|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295362691 "|mips_project|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295362691 "|mips_project|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295362691 "|mips_project|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295362691 "|mips_project|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_RESET_N " "No output dependent on input pin \"FPGA_RESET_N\"" {  } { { "mips_project.vhd" "" { Text "/home/gabrielzezze/Desktop/mips-project/vhdl/mips_project.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605295362691 "|mips_project|FPGA_RESET_N"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1605295362691 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "507 " "Implemented 507 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1605295362693 ""} { "Info" "ICUT_CUT_TM_OPINS" "188 " "Implemented 188 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1605295362693 ""} { "Info" "ICUT_CUT_TM_LCELLS" "303 " "Implemented 303 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1605295362693 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1605295362693 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 124 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 124 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "567 " "Peak virtual memory: 567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605295362705 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 13 16:22:42 2020 " "Processing ended: Fri Nov 13 16:22:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605295362705 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605295362705 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605295362705 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605295362705 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1605295364021 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605295364021 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 13 16:22:43 2020 " "Processing started: Fri Nov 13 16:22:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605295364021 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1605295364021 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mips-project -c mips-project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mips-project -c mips-project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1605295364022 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1605295364055 ""}
{ "Info" "0" "" "Project  = mips-project" {  } {  } 0 0 "Project  = mips-project" 0 0 "Fitter" 0 0 1605295364055 ""}
{ "Info" "0" "" "Revision = mips-project" {  } {  } 0 0 "Revision = mips-project" 0 0 "Fitter" 0 0 1605295364056 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1605295364193 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1605295364193 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mips-project 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"mips-project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1605295364198 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1605295364246 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1605295364246 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1605295364691 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1605295364711 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1605295364767 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "203 204 " "No exact pin location assignment(s) for 203 pins of 204 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1605295364950 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1605295373075 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 93 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 93 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1605295373727 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1605295373727 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605295373727 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1605295373733 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1605295373734 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1605295373736 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1605295373737 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1605295373737 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1605295373738 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mips-project.sdc " "Synopsys Design Constraints File file not found: 'mips-project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1605295374701 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1605295374701 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1605295374706 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1605295374706 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1605295374707 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1605295374731 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1605295374732 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1605295374732 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605295374818 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1605295380085 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1605295380696 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605295382645 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1605295387516 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1605295392405 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605295392405 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1605295394128 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X56_Y11 X66_Y22 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X56_Y11 to location X66_Y22" {  } { { "loc" "" { Generic "/home/gabrielzezze/Desktop/mips-project/vhdl/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X56_Y11 to location X66_Y22"} { { 12 { 0 ""} 56 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1605295399898 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1605295399898 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1605295402211 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1605295402211 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605295402213 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.08 " "Total time spent on timing analysis during the Fitter is 1.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1605295404073 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1605295404111 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1605295404907 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1605295404908 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1605295406425 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605295410766 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2239 " "Peak virtual memory: 2239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605295411716 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 13 16:23:31 2020 " "Processing ended: Fri Nov 13 16:23:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605295411716 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605295411716 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:11 " "Total CPU time (on all processors): 00:02:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605295411716 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1605295411716 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1605295412715 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605295412715 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 13 16:23:32 2020 " "Processing started: Fri Nov 13 16:23:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605295412715 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1605295412715 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mips-project -c mips-project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mips-project -c mips-project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1605295412715 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1605295413316 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1605295419108 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "539 " "Peak virtual memory: 539 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605295419524 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 13 16:23:39 2020 " "Processing ended: Fri Nov 13 16:23:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605295419524 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605295419524 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605295419524 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1605295419524 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1605295419730 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1605295420388 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605295420388 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 13 16:23:40 2020 " "Processing started: Fri Nov 13 16:23:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605295420388 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1605295420388 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mips-project -c mips-project " "Command: quartus_sta mips-project -c mips-project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1605295420388 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1605295420423 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1605295420889 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1605295420889 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605295420942 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605295420942 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mips-project.sdc " "Synopsys Design Constraints File file not found: 'mips-project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1605295421559 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1605295421560 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1605295421561 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1605295421561 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1605295421563 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1605295421564 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1605295421565 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1605295421571 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1605295421602 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1605295421602 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.109 " "Worst-case setup slack is -8.109" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605295421602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605295421602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.109            -608.061 CLOCK_50  " "   -8.109            -608.061 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605295421602 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605295421602 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.051 " "Worst-case hold slack is 1.051" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605295421604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605295421604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.051               0.000 CLOCK_50  " "    1.051               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605295421604 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605295421604 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1605295421605 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1605295421606 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605295421606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605295421606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -110.067 CLOCK_50  " "   -0.724            -110.067 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605295421606 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605295421606 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1605295421609 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1605295421643 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1605295423619 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1605295423741 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1605295423746 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1605295423746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.286 " "Worst-case setup slack is -8.286" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605295423746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605295423746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.286            -619.015 CLOCK_50  " "   -8.286            -619.015 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605295423746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605295423746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.036 " "Worst-case hold slack is 1.036" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605295423748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605295423748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.036               0.000 CLOCK_50  " "    1.036               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605295423748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605295423748 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1605295423749 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1605295423749 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605295423750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605295423750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -110.352 CLOCK_50  " "   -0.724            -110.352 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605295423750 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605295423750 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1605295423752 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1605295423972 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1605295425069 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1605295425138 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1605295425140 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1605295425140 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.861 " "Worst-case setup slack is -2.861" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605295425140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605295425140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.861            -198.957 CLOCK_50  " "   -2.861            -198.957 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605295425140 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605295425140 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.427 " "Worst-case hold slack is 0.427" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605295425142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605295425142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427               0.000 CLOCK_50  " "    0.427               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605295425142 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605295425142 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1605295425143 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1605295425144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.413 " "Worst-case minimum pulse width slack is -0.413" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605295425144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605295425144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.413             -46.677 CLOCK_50  " "   -0.413             -46.677 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605295425144 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605295425144 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1605295425146 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1605295425293 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1605295425294 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1605295425294 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.544 " "Worst-case setup slack is -2.544" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605295425295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605295425295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.544            -176.302 CLOCK_50  " "   -2.544            -176.302 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605295425295 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605295425295 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.395 " "Worst-case hold slack is 0.395" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605295425297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605295425297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.395               0.000 CLOCK_50  " "    0.395               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605295425297 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605295425297 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1605295425298 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1605295425299 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.451 " "Worst-case minimum pulse width slack is -0.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605295425300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605295425300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.451             -55.195 CLOCK_50  " "   -0.451             -55.195 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605295425300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605295425300 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1605295427840 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1605295427845 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "965 " "Peak virtual memory: 965 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605295427905 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 13 16:23:47 2020 " "Processing ended: Fri Nov 13 16:23:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605295427905 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605295427905 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605295427905 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1605295427905 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1605295428835 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605295428835 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 13 16:23:48 2020 " "Processing started: Fri Nov 13 16:23:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605295428835 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1605295428835 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off mips-project -c mips-project " "Command: quartus_eda --read_settings_files=off --write_settings_files=off mips-project -c mips-project" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1605295428835 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1605295429501 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mips-project.vo /home/gabrielzezze/Desktop/mips-project/vhdl/simulation/modelsim/ simulation " "Generated file mips-project.vo in folder \"/home/gabrielzezze/Desktop/mips-project/vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1605295429579 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "720 " "Peak virtual memory: 720 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605295429614 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 13 16:23:49 2020 " "Processing ended: Fri Nov 13 16:23:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605295429614 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605295429614 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605295429614 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1605295429614 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 137 s " "Quartus Prime Full Compilation was successful. 0 errors, 137 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1605295430266 ""}
