TimeQuest Timing Analyzer report for QUSBEVB_REVA_EP2C20_Template
Tue Jun 19 17:51:42 2012
Quartus II 32-bit Version 11.1 Build 173 11/01/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'IO_E13'
 12. Slow Model Setup: 'ifclk'
 13. Slow Model Hold: 'IO_E13'
 14. Slow Model Hold: 'ifclk'
 15. Slow Model Recovery: 'ifclk'
 16. Slow Model Removal: 'ifclk'
 17. Slow Model Minimum Pulse Width: 'IO_E13'
 18. Slow Model Minimum Pulse Width: 'ifclk'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Fast Model Setup Summary
 24. Fast Model Hold Summary
 25. Fast Model Recovery Summary
 26. Fast Model Removal Summary
 27. Fast Model Minimum Pulse Width Summary
 28. Fast Model Setup: 'IO_E13'
 29. Fast Model Setup: 'ifclk'
 30. Fast Model Hold: 'IO_E13'
 31. Fast Model Hold: 'ifclk'
 32. Fast Model Recovery: 'ifclk'
 33. Fast Model Removal: 'ifclk'
 34. Fast Model Minimum Pulse Width: 'IO_E13'
 35. Fast Model Minimum Pulse Width: 'ifclk'
 36. Setup Times
 37. Hold Times
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Multicorner Timing Analysis Summary
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 173 11/01/2011 SJ Web Edition ;
; Revision Name      ; QUSBEVB_REVA_EP2C20_Template                     ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C20F256C7                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                             ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets    ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; ifclk      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ifclk }  ;
; IO_E13     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { IO_E13 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 139.94 MHz ; 139.94 MHz      ; IO_E13     ;      ;
; 194.74 MHz ; 194.74 MHz      ; ifclk      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------+
; Slow Model Setup Summary        ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; IO_E13 ; -4.206 ; -1323.280     ;
; ifclk  ; -4.135 ; -1203.956     ;
+--------+--------+---------------+


+--------------------------------+
; Slow Model Hold Summary        ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; IO_E13 ; 0.118 ; 0.000         ;
; ifclk  ; 0.445 ; 0.000         ;
+--------+-------+---------------+


+--------------------------------+
; Slow Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; ifclk ; -1.153 ; -19.770       ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; ifclk ; 1.670 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+--------+--------+----------------------+
; Clock  ; Slack  ; End Point TNS        ;
+--------+--------+----------------------+
; IO_E13 ; -2.064 ; -2051.341            ;
; ifclk  ; -2.064 ; -1779.979            ;
+--------+--------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'IO_E13'                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.206 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~11_OTERM79                                   ; IO_E13       ; IO_E13      ; 1.000        ; -0.124     ; 5.120      ;
; -4.203 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~13_OTERM81                                   ; IO_E13       ; IO_E13      ; 1.000        ; -0.124     ; 5.117      ;
; -4.114 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; IO_E13       ; IO_E13      ; 1.000        ; -0.071     ; 5.081      ;
; -4.042 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                                               ; IO_E13       ; IO_E13      ; 1.000        ; 0.071      ; 5.151      ;
; -3.734 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; IO_E13       ; IO_E13      ; 1.000        ; -0.125     ; 4.647      ;
; -3.643 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                                               ; IO_E13       ; IO_E13      ; 1.000        ; 0.071      ; 4.752      ;
; -3.594 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                              ; IO_E13       ; IO_E13      ; 1.000        ; -0.444     ; 4.188      ;
; -3.542 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg7  ; IO_E13       ; IO_E13      ; 1.000        ; 1.020      ; 5.522      ;
; -3.493 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7  ; IO_E13       ; IO_E13      ; 1.000        ; 0.957      ; 5.410      ;
; -3.478 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7 ; IO_E13       ; IO_E13      ; 1.000        ; 1.001      ; 5.439      ;
; -3.451 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg7 ; IO_E13       ; IO_E13      ; 1.000        ; 1.088      ; 5.499      ;
; -3.451 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; IO_E13       ; IO_E13      ; 1.000        ; -0.125     ; 4.364      ;
; -3.442 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg7 ; IO_E13       ; IO_E13      ; 1.000        ; 1.069      ; 5.471      ;
; -3.434 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg7 ; IO_E13       ; IO_E13      ; 1.000        ; 1.057      ; 5.451      ;
; -3.392 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7_OTERM5    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; IO_E13       ; IO_E13      ; 1.000        ; -0.125     ; 4.305      ;
; -3.368 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; IO_E13       ; IO_E13      ; 1.000        ; -0.071     ; 4.335      ;
; -3.368 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg7  ; IO_E13       ; IO_E13      ; 1.000        ; 0.786      ; 5.114      ;
; -3.359 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; IO_E13       ; IO_E13      ; 1.000        ; -0.071     ; 4.326      ;
; -3.347 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~11_OTERM79                                   ; IO_E13       ; IO_E13      ; 1.000        ; -0.053     ; 4.332      ;
; -3.344 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~13_OTERM81                                   ; IO_E13       ; IO_E13      ; 1.000        ; -0.053     ; 4.329      ;
; -3.309 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg7 ; IO_E13       ; IO_E13      ; 1.000        ; 0.960      ; 5.229      ;
; -3.300 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~11_OTERM79                                   ; IO_E13       ; IO_E13      ; 1.000        ; -0.124     ; 4.214      ;
; -3.297 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~13_OTERM81                                   ; IO_E13       ; IO_E13      ; 1.000        ; -0.124     ; 4.211      ;
; -3.295 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~11_OTERM79                                   ; IO_E13       ; IO_E13      ; 1.000        ; -0.135     ; 4.198      ;
; -3.292 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~13_OTERM81                                   ; IO_E13       ; IO_E13      ; 1.000        ; -0.135     ; 4.195      ;
; -3.285 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; IO_E13       ; IO_E13      ; 1.000        ; -0.071     ; 4.252      ;
; -3.260 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; IO_E13       ; IO_E13      ; 1.000        ; -0.071     ; 4.227      ;
; -3.247 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~11_OTERM79                                   ; IO_E13       ; IO_E13      ; 1.000        ; -0.135     ; 4.150      ;
; -3.244 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~13_OTERM81                                   ; IO_E13       ; IO_E13      ; 1.000        ; -0.135     ; 4.147      ;
; -3.232 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg7  ; IO_E13       ; IO_E13      ; 1.000        ; 0.981      ; 5.173      ;
; -3.232 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~11_OTERM79                                   ; IO_E13       ; IO_E13      ; 1.000        ; -0.124     ; 4.146      ;
; -3.229 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~13_OTERM81                                   ; IO_E13       ; IO_E13      ; 1.000        ; -0.124     ; 4.143      ;
; -3.201 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_address_reg7  ; IO_E13       ; IO_E13      ; 1.000        ; 1.135      ; 5.296      ;
; -3.183 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg7  ; IO_E13       ; IO_E13      ; 1.000        ; 1.154      ; 5.297      ;
; -3.168 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~11_OTERM79                                   ; IO_E13       ; IO_E13      ; 1.000        ; -0.135     ; 4.071      ;
; -3.165 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~13_OTERM81                                   ; IO_E13       ; IO_E13      ; 1.000        ; -0.135     ; 4.068      ;
; -3.164 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg7 ; IO_E13       ; IO_E13      ; 1.000        ; 0.964      ; 5.088      ;
; -3.153 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]~1                                             ; IO_E13       ; IO_E13      ; 1.000        ; 0.000      ; 4.191      ;
; -3.146 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~11_OTERM79                                   ; IO_E13       ; IO_E13      ; 1.000        ; -0.124     ; 4.060      ;
; -3.145 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_address_reg7 ; IO_E13       ; IO_E13      ; 1.000        ; 0.980      ; 5.085      ;
; -3.143 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~13_OTERM81                                   ; IO_E13       ; IO_E13      ; 1.000        ; -0.124     ; 4.057      ;
; -3.142 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]~1       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; IO_E13       ; IO_E13      ; 1.000        ; -0.071     ; 4.109      ;
; -3.135 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; IO_E13       ; IO_E13      ; 1.000        ; -0.125     ; 4.048      ;
; -3.130 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[2]                                           ; IO_E13       ; IO_E13      ; 1.000        ; -0.168     ; 4.000      ;
; -3.124 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2                                              ; IO_E13       ; IO_E13      ; 1.000        ; -0.444     ; 3.718      ;
; -3.123 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_address_reg7  ; IO_E13       ; IO_E13      ; 1.000        ; 1.049      ; 5.132      ;
; -3.100 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg7 ; IO_E13       ; IO_E13      ; 1.000        ; 0.848      ; 4.908      ;
; -3.096 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~11_OTERM79                                   ; IO_E13       ; IO_E13      ; 1.000        ; -0.124     ; 4.010      ;
; -3.093 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~13_OTERM81                                   ; IO_E13       ; IO_E13      ; 1.000        ; -0.124     ; 4.007      ;
; -3.089 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7_OTERM11   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; IO_E13       ; IO_E13      ; 1.000        ; -0.125     ; 4.002      ;
; -3.087 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM1                                                  ; IO_E13       ; IO_E13      ; 1.000        ; -0.071     ; 4.054      ;
; -3.086 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg7 ; IO_E13       ; IO_E13      ; 1.000        ; 1.068      ; 5.114      ;
; -3.076 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; IO_E13       ; IO_E13      ; 1.000        ; -0.082     ; 4.032      ;
; -3.073 ; IO_E13                                                                                                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                                               ; IO_E13       ; IO_E13      ; 0.500        ; 3.610      ; 7.221      ;
; -3.031 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7_OTERM7    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; IO_E13       ; IO_E13      ; 1.000        ; -0.125     ; 3.944      ;
; -3.023 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_address_reg7  ; IO_E13       ; IO_E13      ; 1.000        ; 1.095      ; 5.078      ;
; -3.013 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7_OTERM7    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; IO_E13       ; IO_E13      ; 1.000        ; -0.125     ; 3.926      ;
; -3.004 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; IO_E13       ; IO_E13      ; 1.000        ; -0.071     ; 3.971      ;
; -3.000 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[3]                                           ; IO_E13       ; IO_E13      ; 1.000        ; -0.168     ; 3.870      ;
; -2.999 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg9  ; IO_E13       ; IO_E13      ; 1.000        ; 0.981      ; 4.940      ;
; -2.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; IO_E13       ; IO_E13      ; 1.000        ; -0.125     ; 3.892      ;
; -2.959 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]_OTERM13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~11_OTERM79                                   ; IO_E13       ; IO_E13      ; 1.000        ; -0.135     ; 3.862      ;
; -2.956 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]_OTERM13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~13_OTERM81                                   ; IO_E13       ; IO_E13      ; 1.000        ; -0.135     ; 3.859      ;
; -2.950 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; IO_E13       ; IO_E13      ; 1.000        ; 0.071      ; 4.059      ;
; -2.948 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~11_OTERM79                                   ; IO_E13       ; IO_E13      ; 1.000        ; -0.053     ; 3.933      ;
; -2.945 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~13_OTERM81                                   ; IO_E13       ; IO_E13      ; 1.000        ; -0.053     ; 3.930      ;
; -2.932 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; IO_E13       ; IO_E13      ; 1.000        ; -0.071     ; 3.899      ;
; -2.913 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_address_reg7 ; IO_E13       ; IO_E13      ; 1.000        ; 1.099      ; 4.972      ;
; -2.913 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg        ; IO_E13       ; IO_E13      ; 1.000        ; 1.028      ; 4.901      ;
; -2.913 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0   ; IO_E13       ; IO_E13      ; 1.000        ; 1.010      ; 4.883      ;
; -2.913 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0  ; IO_E13       ; IO_E13      ; 1.000        ; 1.028      ; 4.901      ;
; -2.913 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1  ; IO_E13       ; IO_E13      ; 1.000        ; 1.028      ; 4.901      ;
; -2.913 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2  ; IO_E13       ; IO_E13      ; 1.000        ; 1.028      ; 4.901      ;
; -2.913 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3  ; IO_E13       ; IO_E13      ; 1.000        ; 1.028      ; 4.901      ;
; -2.913 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4  ; IO_E13       ; IO_E13      ; 1.000        ; 1.028      ; 4.901      ;
; -2.913 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5  ; IO_E13       ; IO_E13      ; 1.000        ; 1.028      ; 4.901      ;
; -2.913 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6  ; IO_E13       ; IO_E13      ; 1.000        ; 1.028      ; 4.901      ;
; -2.913 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7  ; IO_E13       ; IO_E13      ; 1.000        ; 1.028      ; 4.901      ;
; -2.913 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8  ; IO_E13       ; IO_E13      ; 1.000        ; 1.028      ; 4.901      ;
; -2.913 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9  ; IO_E13       ; IO_E13      ; 1.000        ; 1.028      ; 4.901      ;
; -2.913 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10 ; IO_E13       ; IO_E13      ; 1.000        ; 1.028      ; 4.901      ;
; -2.913 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11 ; IO_E13       ; IO_E13      ; 1.000        ; 1.028      ; 4.901      ;
; -2.908 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_address_reg7 ; IO_E13       ; IO_E13      ; 1.000        ; 1.077      ; 4.945      ;
; -2.904 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_we_reg        ; IO_E13       ; IO_E13      ; 1.000        ; 1.052      ; 4.916      ;
; -2.904 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_datain_reg0   ; IO_E13       ; IO_E13      ; 1.000        ; 1.034      ; 4.898      ;
; -2.904 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg0  ; IO_E13       ; IO_E13      ; 1.000        ; 1.052      ; 4.916      ;
; -2.904 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg1  ; IO_E13       ; IO_E13      ; 1.000        ; 1.052      ; 4.916      ;
; -2.904 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg2  ; IO_E13       ; IO_E13      ; 1.000        ; 1.052      ; 4.916      ;
; -2.904 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg3  ; IO_E13       ; IO_E13      ; 1.000        ; 1.052      ; 4.916      ;
; -2.904 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg4  ; IO_E13       ; IO_E13      ; 1.000        ; 1.052      ; 4.916      ;
; -2.904 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg5  ; IO_E13       ; IO_E13      ; 1.000        ; 1.052      ; 4.916      ;
; -2.904 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg6  ; IO_E13       ; IO_E13      ; 1.000        ; 1.052      ; 4.916      ;
; -2.904 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg7  ; IO_E13       ; IO_E13      ; 1.000        ; 1.052      ; 4.916      ;
; -2.904 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg8  ; IO_E13       ; IO_E13      ; 1.000        ; 1.052      ; 4.916      ;
; -2.904 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg9  ; IO_E13       ; IO_E13      ; 1.000        ; 1.052      ; 4.916      ;
; -2.904 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg10 ; IO_E13       ; IO_E13      ; 1.000        ; 1.052      ; 4.916      ;
; -2.904 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg11 ; IO_E13       ; IO_E13      ; 1.000        ; 1.052      ; 4.916      ;
; -2.900 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~11_OTERM79                                   ; IO_E13       ; IO_E13      ; 1.000        ; -0.124     ; 3.814      ;
; -2.899 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg7 ; IO_E13       ; IO_E13      ; 1.000        ; 1.056      ; 4.915      ;
; -2.897 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6      ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~13_OTERM81                                   ; IO_E13       ; IO_E13      ; 1.000        ; -0.124     ; 3.811      ;
+--------+-----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ifclk'                                                                                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.135 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; ifclk        ; ifclk       ; 1.000        ; -0.001     ; 5.172      ;
; -4.090 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; IO_E13       ; ifclk       ; 0.500        ; -0.707     ; 3.921      ;
; -3.944 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; ifclk        ; ifclk       ; 1.000        ; 0.001      ; 4.983      ;
; -3.836 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; IO_E13       ; ifclk       ; 0.500        ; -0.779     ; 3.595      ;
; -3.663 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~porta_address_reg9  ; ifclk        ; ifclk       ; 1.000        ; 0.071      ; 4.694      ;
; -3.646 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg9   ; ifclk        ; ifclk       ; 1.000        ; 0.057      ; 4.663      ;
; -3.644 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg10  ; ifclk        ; ifclk       ; 1.000        ; 0.057      ; 4.661      ;
; -3.637 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~porta_address_reg10 ; ifclk        ; ifclk       ; 1.000        ; 0.071      ; 4.668      ;
; -3.632 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~porta_address_reg10 ; ifclk        ; ifclk       ; 1.000        ; 0.066      ; 4.658      ;
; -3.612 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg10 ; ifclk        ; ifclk       ; 1.000        ; 0.071      ; 4.643      ;
; -3.606 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~porta_address_reg10  ; ifclk        ; ifclk       ; 1.000        ; 0.065      ; 4.631      ;
; -3.606 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~porta_address_reg10  ; ifclk        ; ifclk       ; 1.000        ; 0.065      ; 4.631      ;
; -3.599 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]     ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; ifclk        ; ifclk       ; 1.000        ; -0.001     ; 4.636      ;
; -3.592 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; IO_E13       ; ifclk       ; 0.500        ; -0.789     ; 3.341      ;
; -3.590 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~porta_address_reg10 ; ifclk        ; ifclk       ; 1.000        ; 0.071      ; 4.621      ;
; -3.572 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; ifclk        ; ifclk       ; 1.000        ; 0.005      ; 4.615      ;
; -3.543 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; ifclk        ; ifclk       ; 1.000        ; 0.000      ; 4.581      ;
; -3.537 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~porta_address_reg9  ; ifclk        ; ifclk       ; 1.000        ; 0.071      ; 4.568      ;
; -3.522 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg9  ; ifclk        ; ifclk       ; 1.000        ; 0.071      ; 4.553      ;
; -3.520 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg9   ; ifclk        ; ifclk       ; 1.000        ; 0.057      ; 4.537      ;
; -3.515 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; ifclk        ; ifclk       ; 1.000        ; 0.000      ; 4.553      ;
; -3.513 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg10 ; ifclk        ; ifclk       ; 1.000        ; 0.075      ; 4.548      ;
; -3.510 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg10  ; ifclk        ; ifclk       ; 1.000        ; 0.057      ; 4.527      ;
; -3.509 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~porta_address_reg9   ; ifclk        ; ifclk       ; 1.000        ; 0.065      ; 4.534      ;
; -3.506 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~porta_address_reg8  ; ifclk        ; ifclk       ; 1.000        ; 0.071      ; 4.537      ;
; -3.504 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~porta_address_reg9  ; ifclk        ; ifclk       ; 1.000        ; 0.066      ; 4.530      ;
; -3.503 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~porta_address_reg10 ; ifclk        ; ifclk       ; 1.000        ; 0.071      ; 4.534      ;
; -3.498 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~porta_address_reg10 ; ifclk        ; ifclk       ; 1.000        ; 0.066      ; 4.524      ;
; -3.492 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~porta_address_reg8   ; ifclk        ; ifclk       ; 1.000        ; 0.078      ; 4.530      ;
; -3.485 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; IO_E13       ; ifclk       ; 0.500        ; -0.779     ; 3.244      ;
; -3.478 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg10 ; ifclk        ; ifclk       ; 1.000        ; 0.071      ; 4.509      ;
; -3.472 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~porta_address_reg10  ; ifclk        ; ifclk       ; 1.000        ; 0.065      ; 4.497      ;
; -3.472 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~porta_address_reg10  ; ifclk        ; ifclk       ; 1.000        ; 0.065      ; 4.497      ;
; -3.468 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; ifclk        ; ifclk       ; 1.000        ; 0.000      ; 4.506      ;
; -3.467 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; IO_E13       ; ifclk       ; 0.500        ; -0.778     ; 3.227      ;
; -3.466 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; ifclk        ; ifclk       ; 1.000        ; 0.000      ; 4.504      ;
; -3.456 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~porta_address_reg10 ; ifclk        ; ifclk       ; 1.000        ; 0.071      ; 4.487      ;
; -3.442 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg8   ; ifclk        ; ifclk       ; 1.000        ; 0.057      ; 4.459      ;
; -3.431 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~porta_address_reg8  ; ifclk        ; ifclk       ; 1.000        ; 0.071      ; 4.462      ;
; -3.426 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg8  ; ifclk        ; ifclk       ; 1.000        ; 0.082      ; 4.468      ;
; -3.417 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~porta_address_reg8   ; ifclk        ; ifclk       ; 1.000        ; 0.078      ; 4.455      ;
; -3.416 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~porta_address_reg8   ; ifclk        ; ifclk       ; 1.000        ; 0.065      ; 4.441      ;
; -3.402 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg8  ; ifclk        ; ifclk       ; 1.000        ; 0.080      ; 4.442      ;
; -3.396 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg9  ; ifclk        ; ifclk       ; 1.000        ; 0.071      ; 4.427      ;
; -3.395 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; ifclk        ; ifclk       ; 1.000        ; 0.004      ; 4.437      ;
; -3.383 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~porta_address_reg9   ; ifclk        ; ifclk       ; 1.000        ; 0.065      ; 4.408      ;
; -3.379 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg10 ; ifclk        ; ifclk       ; 1.000        ; 0.075      ; 4.414      ;
; -3.378 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~porta_address_reg9  ; ifclk        ; ifclk       ; 1.000        ; 0.066      ; 4.404      ;
; -3.369 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~porta_address_reg8  ; ifclk        ; ifclk       ; 1.000        ; 0.071      ; 4.400      ;
; -3.367 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg8   ; ifclk        ; ifclk       ; 1.000        ; 0.057      ; 4.384      ;
; -3.366 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg10  ; ifclk        ; ifclk       ; 1.000        ; 0.052      ; 4.378      ;
; -3.365 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg11  ; ifclk        ; ifclk       ; 1.000        ; 0.058      ; 4.383      ;
; -3.364 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; ifclk        ; ifclk       ; 1.000        ; -0.001     ; 4.401      ;
; -3.361 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~porta_address_reg11 ; ifclk        ; ifclk       ; 1.000        ; 0.067      ; 4.388      ;
; -3.355 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~porta_address_reg8   ; ifclk        ; ifclk       ; 1.000        ; 0.078      ; 4.393      ;
; -3.354 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg10  ; ifclk        ; ifclk       ; 1.000        ; 0.057      ; 4.371      ;
; -3.354 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg11  ; ifclk        ; ifclk       ; 1.000        ; 0.061      ; 4.375      ;
; -3.352 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg11 ; ifclk        ; ifclk       ; 1.000        ; 0.071      ; 4.383      ;
; -3.351 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg8  ; ifclk        ; ifclk       ; 1.000        ; 0.082      ; 4.393      ;
; -3.350 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~porta_address_reg11 ; ifclk        ; ifclk       ; 1.000        ; 0.070      ; 4.380      ;
; -3.347 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~porta_address_reg10 ; ifclk        ; ifclk       ; 1.000        ; 0.071      ; 4.378      ;
; -3.345 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~porta_address_reg10  ; ifclk        ; ifclk       ; 1.000        ; 0.066      ; 4.371      ;
; -3.345 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0                      ; ifclk        ; ifclk       ; 1.000        ; 0.034      ; 4.339      ;
; -3.342 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg10 ; ifclk        ; ifclk       ; 1.000        ; 0.060      ; 4.362      ;
; -3.342 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~porta_address_reg10 ; ifclk        ; ifclk       ; 1.000        ; 0.066      ; 4.368      ;
; -3.341 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23                     ; ifclk        ; ifclk       ; 1.000        ; 0.048      ; 4.349      ;
; -3.341 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~porta_address_reg8   ; ifclk        ; ifclk       ; 1.000        ; 0.065      ; 4.366      ;
; -3.341 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg11 ; ifclk        ; ifclk       ; 1.000        ; 0.074      ; 4.375      ;
; -3.336 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29                     ; ifclk        ; ifclk       ; 1.000        ; 0.043      ; 4.339      ;
; -3.335 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~porta_address_reg11 ; ifclk        ; ifclk       ; 1.000        ; 0.072      ; 4.367      ;
; -3.334 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~porta_address_reg11  ; ifclk        ; ifclk       ; 1.000        ; 0.066      ; 4.360      ;
; -3.327 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg9  ; ifclk        ; ifclk       ; 1.000        ; 0.070      ; 4.357      ;
; -3.327 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg8  ; ifclk        ; ifclk       ; 1.000        ; 0.080      ; 4.367      ;
; -3.324 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg10 ; ifclk        ; ifclk       ; 1.000        ; 0.070      ; 4.354      ;
; -3.324 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~porta_address_reg11 ; ifclk        ; ifclk       ; 1.000        ; 0.075      ; 4.359      ;
; -3.323 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~porta_address_reg11  ; ifclk        ; ifclk       ; 1.000        ; 0.069      ; 4.352      ;
; -3.322 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg10 ; ifclk        ; ifclk       ; 1.000        ; 0.071      ; 4.353      ;
; -3.317 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~porta_address_reg11  ; ifclk        ; ifclk       ; 1.000        ; 0.066      ; 4.343      ;
; -3.316 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~porta_address_reg9  ; ifclk        ; ifclk       ; 1.000        ; 0.071      ; 4.347      ;
; -3.316 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~porta_address_reg10  ; ifclk        ; ifclk       ; 1.000        ; 0.065      ; 4.341      ;
; -3.316 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~porta_address_reg10  ; ifclk        ; ifclk       ; 1.000        ; 0.065      ; 4.341      ;
; -3.315 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; ifclk        ; ifclk       ; 1.000        ; 0.000      ; 4.353      ;
; -3.311 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; IO_E13       ; ifclk       ; 0.500        ; -0.779     ; 3.070      ;
; -3.309 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg10 ; ifclk        ; ifclk       ; 1.000        ; 0.070      ; 4.339      ;
; -3.308 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg10 ; ifclk        ; ifclk       ; 1.000        ; 0.066      ; 4.334      ;
; -3.307 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~porta_address_reg9  ; ifclk        ; ifclk       ; 1.000        ; 0.071      ; 4.338      ;
; -3.306 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg10 ; ifclk        ; ifclk       ; 1.000        ; 0.060      ; 4.326      ;
; -3.306 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~porta_address_reg10  ; ifclk        ; ifclk       ; 1.000        ; 0.051      ; 4.317      ;
; -3.306 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~porta_address_reg11  ; ifclk        ; ifclk       ; 1.000        ; 0.069      ; 4.335      ;
; -3.305 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg8   ; ifclk        ; ifclk       ; 1.000        ; 0.057      ; 4.322      ;
; -3.304 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8                      ; ifclk        ; ifclk       ; 1.000        ; 0.042      ; 4.306      ;
; -3.303 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; IO_E13       ; ifclk       ; 0.500        ; -0.779     ; 3.062      ;
; -3.300 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~porta_address_reg10 ; ifclk        ; ifclk       ; 1.000        ; 0.071      ; 4.331      ;
; -3.299 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg11 ; ifclk        ; ifclk       ; 1.000        ; 0.072      ; 4.331      ;
; -3.299 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg9   ; ifclk        ; ifclk       ; 1.000        ; 0.057      ; 4.316      ;
; -3.298 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5                      ; ifclk        ; ifclk       ; 1.000        ; 0.042      ; 4.300      ;
; -3.296 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; IO_E13       ; ifclk       ; 0.500        ; -0.789     ; 3.045      ;
; -3.291 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                        ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31                     ; ifclk        ; ifclk       ; 1.000        ; 0.048      ; 4.299      ;
; -3.290 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg9   ; ifclk        ; ifclk       ; 1.000        ; 0.057      ; 4.307      ;
; -3.289 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg8  ; ifclk        ; ifclk       ; 1.000        ; 0.082      ; 4.331      ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'IO_E13'                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.118 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg0  ; IO_E13       ; IO_E13      ; 0.000        ; 1.433      ; 1.801      ;
; 0.236 ; IO_E13                                                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]_OTERM13                                        ; IO_E13       ; IO_E13      ; 0.000        ; 3.621      ; 4.143      ;
; 0.388 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_address_reg0  ; IO_E13       ; IO_E13      ; 0.000        ; 1.447      ; 2.085      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                                ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                                ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                                ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                                ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                                ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                                                ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                                ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~11_OTERM79 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~11_OTERM79                                    ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~13_OTERM81 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~13_OTERM81                                    ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                             ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                  ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                  ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                  ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                  ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                                                  ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                  ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                               ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                               ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                               ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                               ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                               ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.731      ;
; 0.517 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg2   ; IO_E13       ; IO_E13      ; 0.000        ; 0.981      ; 1.748      ;
; 0.526 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg3   ; IO_E13       ; IO_E13      ; 0.000        ; 0.970      ; 1.746      ;
; 0.597 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg5   ; IO_E13       ; IO_E13      ; 0.000        ; 0.981      ; 1.828      ;
; 0.612 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                     ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.898      ;
; 0.625 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                                ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.911      ;
; 0.626 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[2]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                     ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.912      ;
; 0.639 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                               ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.925      ;
; 0.640 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                               ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.926      ;
; 0.646 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg0  ; IO_E13       ; IO_E13      ; 0.000        ; 1.292      ; 2.188      ;
; 0.664 ; IO_E13                                                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                                ; IO_E13       ; IO_E13      ; 0.000        ; 3.610      ; 4.560      ;
; 0.665 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_address_reg0  ; IO_E13       ; IO_E13      ; 0.000        ; 1.215      ; 2.130      ;
; 0.691 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                            ; IO_E13       ; IO_E13      ; 0.000        ; 0.294      ; 1.271      ;
; 0.706 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                              ; ifclk        ; IO_E13      ; -0.500       ; 0.709      ; 1.201      ;
; 0.721 ; IO_E13                                                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                             ; IO_E13       ; IO_E13      ; 0.000        ; 3.621      ; 4.628      ;
; 0.736 ; IO_E13                                                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]_OTERM13                                        ; IO_E13       ; IO_E13      ; -0.500       ; 3.621      ; 4.143      ;
; 0.743 ; IO_E13                                                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                  ; IO_E13       ; IO_E13      ; 0.000        ; 3.610      ; 4.639      ;
; 0.767 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                     ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 1.053      ;
; 0.769 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_address_reg5  ; IO_E13       ; IO_E13      ; 0.000        ; 1.099      ; 2.118      ;
; 0.772 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_address_reg0  ; IO_E13       ; IO_E13      ; 0.000        ; 1.419      ; 2.441      ;
; 0.772 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[3]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                     ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 1.058      ;
; 0.776 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ; IO_E13       ; IO_E13      ; 0.000        ; 1.500      ; 2.526      ;
; 0.776 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                                ; IO_E13       ; IO_E13      ; 0.000        ; 0.455      ; 1.517      ;
; 0.782 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                               ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 1.068      ;
; 0.790 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg0   ; IO_E13       ; IO_E13      ; 0.000        ; 1.425      ; 2.465      ;
; 0.795 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_address_reg2  ; IO_E13       ; IO_E13      ; 0.000        ; 1.099      ; 2.144      ;
; 0.796 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_address_reg5  ; IO_E13       ; IO_E13      ; 0.000        ; 1.077      ; 2.123      ;
; 0.805 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg5  ; IO_E13       ; IO_E13      ; 0.000        ; 1.072      ; 2.127      ;
; 0.808 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_address_reg0  ; IO_E13       ; IO_E13      ; 0.000        ; 1.476      ; 2.534      ;
; 0.808 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg2  ; IO_E13       ; IO_E13      ; 0.000        ; 1.072      ; 2.130      ;
; 0.819 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_address_reg2  ; IO_E13       ; IO_E13      ; 0.000        ; 1.077      ; 2.146      ;
; 0.840 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg0   ; IO_E13       ; IO_E13      ; 0.000        ; 1.456      ; 2.546      ;
; 0.859 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg4  ; IO_E13       ; IO_E13      ; 0.000        ; 0.989      ; 2.098      ;
; 0.872 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_address_reg4  ; IO_E13       ; IO_E13      ; 0.000        ; 0.975      ; 2.097      ;
; 0.913 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                                ; IO_E13       ; IO_E13      ; 0.000        ; -0.011     ; 1.188      ;
; 0.927 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]~1                                              ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 1.213      ;
; 0.931 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg2  ; IO_E13       ; IO_E13      ; 0.000        ; 0.989      ; 2.170      ;
; 0.933 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg0  ; IO_E13       ; IO_E13      ; 0.000        ; 1.512      ; 2.695      ;
; 0.948 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                             ; IO_E13       ; IO_E13      ; 0.000        ; -0.082     ; 1.152      ;
; 0.954 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_address_reg5  ; IO_E13       ; IO_E13      ; 0.000        ; 0.975      ; 2.179      ;
; 0.957 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ; IO_E13       ; IO_E13      ; 0.000        ; 1.479      ; 2.686      ;
; 0.958 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_address_reg5  ; IO_E13       ; IO_E13      ; 0.000        ; 1.003      ; 2.211      ;
; 0.962 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                     ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 1.248      ;
; 0.968 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM1                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                             ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 1.254      ;
; 0.968 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a3            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                     ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 1.254      ;
; 0.978 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                               ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 1.264      ;
; 0.983 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                               ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 1.269      ;
; 0.985 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                  ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 1.271      ;
; 0.985 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                  ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 1.271      ;
; 0.993 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                                ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 1.279      ;
; 0.994 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                                                                      ; IO_E13       ; IO_E13      ; 0.000        ; 0.444      ; 1.724      ;
; 0.997 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ; IO_E13       ; IO_E13      ; 0.000        ; 1.445      ; 2.692      ;
; 1.001 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg0  ; IO_E13       ; IO_E13      ; 0.000        ; 1.408      ; 2.659      ;
; 1.002 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                     ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 1.288      ;
; 1.005 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                     ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 1.291      ;
; 1.014 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~11_OTERM79 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2                                             ; IO_E13       ; IO_E13      ; 0.000        ; 0.053      ; 1.353      ;
; 1.017 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_address_reg11 ; IO_E13       ; IO_E13      ; 0.000        ; 1.170      ; 2.437      ;
; 1.019 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                               ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 1.305      ;
; 1.022 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]_OTERM13                                        ; IO_E13       ; IO_E13      ; 0.000        ; 0.455      ; 1.763      ;
; 1.026 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg11 ; IO_E13       ; IO_E13      ; 0.000        ; 1.143      ; 2.419      ;
; 1.026 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                               ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 1.312      ;
; 1.030 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                               ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 1.316      ;
; 1.033 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_address_reg6  ; IO_E13       ; IO_E13      ; 0.000        ; 0.797      ; 2.080      ;
; 1.035 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7_OTERM7                                           ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 1.321      ;
; 1.036 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                  ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 1.322      ;
; 1.039 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                                                                      ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 1.325      ;
; 1.040 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                  ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 1.326      ;
; 1.048 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg11  ; IO_E13       ; IO_E13      ; 0.000        ; 1.052      ; 2.350      ;
; 1.068 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_address_reg0  ; IO_E13       ; IO_E13      ; 0.000        ; 1.543      ; 2.861      ;
; 1.096 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ; IO_E13       ; IO_E13      ; 0.000        ; 1.001      ; 2.347      ;
; 1.111 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_address_reg2  ; IO_E13       ; IO_E13      ; 0.000        ; 1.125      ; 2.486      ;
; 1.113 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg5   ; IO_E13       ; IO_E13      ; 0.000        ; 1.154      ; 2.517      ;
; 1.114 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg6  ; IO_E13       ; IO_E13      ; 0.000        ; 1.072      ; 2.436      ;
; 1.120 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_address_reg2   ; IO_E13       ; IO_E13      ; 0.000        ; 1.154      ; 2.524      ;
; 1.128 ; IO_E13                                                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                     ; IO_E13       ; IO_E13      ; 0.000        ; 3.496      ; 4.910      ;
; 1.128 ; IO_E13                                                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                  ; IO_E13       ; IO_E13      ; 0.000        ; 3.496      ; 4.910      ;
; 1.128 ; IO_E13                                                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                            ; IO_E13       ; IO_E13      ; 0.000        ; 3.496      ; 4.910      ;
+-------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ifclk'                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                            ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                            ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.642 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.928      ;
; 0.642 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.928      ;
; 0.931 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                  ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.217      ;
; 0.932 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                                              ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.218      ;
; 0.962 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|addr_store_a[0]  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                  ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.248      ;
; 0.970 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.256      ;
; 0.976 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                    ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.262      ;
; 1.006 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                             ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.292      ;
; 1.009 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                    ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.295      ;
; 1.031 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.317      ;
; 1.032 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.318      ;
; 1.042 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                              ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 1.327      ;
; 1.050 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                              ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.336      ;
; 1.125 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                             ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.411      ;
; 1.183 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.001      ; 1.470      ;
; 1.200 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                              ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 1.485      ;
; 1.209 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.001      ; 1.496      ;
; 1.231 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                                                             ; ifclk        ; ifclk       ; 0.000        ; 0.004      ; 1.521      ;
; 1.241 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                    ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.527      ;
; 1.249 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                                           ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.535      ;
; 1.251 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~24_OTERM69                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                            ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.537      ;
; 1.268 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                                                             ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.554      ;
; 1.277 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                                                             ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.563      ;
; 1.280 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                            ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.566      ;
; 1.344 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.630      ;
; 1.368 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.001      ; 1.655      ;
; 1.380 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                                                                             ; ifclk        ; ifclk       ; 0.000        ; -0.002     ; 1.664      ;
; 1.408 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.694      ;
; 1.410 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|addr_store_a[0]                   ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.696      ;
; 1.425 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                                           ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.711      ;
; 1.434 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~porta_address_reg3 ; ifclk        ; ifclk       ; 0.000        ; 0.076      ; 1.760      ;
; 1.437 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~porta_address_reg4  ; ifclk        ; ifclk       ; 0.000        ; 0.074      ; 1.761      ;
; 1.469 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                            ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 1.754      ;
; 1.477 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~porta_address_reg5 ; ifclk        ; ifclk       ; 0.000        ; 0.076      ; 1.803      ;
; 1.478 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~porta_address_reg0 ; ifclk        ; ifclk       ; 0.000        ; 0.077      ; 1.805      ;
; 1.498 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                                                             ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.784      ;
; 1.521 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                              ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 1.806      ;
; 1.527 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                            ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.813      ;
; 1.554 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                              ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 1.839      ;
; 1.561 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~porta_address_reg2 ; ifclk        ; ifclk       ; 0.000        ; 0.076      ; 1.887      ;
; 1.561 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|out_address_reg_a[0]              ; ifclk        ; ifclk       ; 0.000        ; -0.003     ; 1.844      ;
; 1.569 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                              ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 1.854      ;
; 1.570 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                                           ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.856      ;
; 1.590 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                             ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.876      ;
; 1.619 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                                           ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.905      ;
; 1.624 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                                                             ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.910      ;
; 1.635 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[12]                                                                            ; ifclk        ; ifclk       ; 0.000        ; -0.004     ; 1.917      ;
; 1.654 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                             ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.940      ;
; 1.658 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                                                             ; ifclk        ; ifclk       ; 0.000        ; -0.002     ; 1.942      ;
; 1.661 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                                                             ; ifclk        ; ifclk       ; 0.000        ; -0.006     ; 1.941      ;
; 1.670 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.001      ; 1.957      ;
; 1.675 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                                              ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 1.960      ;
; 1.676 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                  ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 1.961      ;
; 1.685 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.001      ; 1.972      ;
; 1.696 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                            ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.982      ;
; 1.696 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.001      ; 1.983      ;
; 1.719 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                            ; ifclk        ; ifclk       ; 0.000        ; 0.004      ; 2.009      ;
; 1.731 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                            ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 2.017      ;
; 1.737 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~24_OTERM69                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                  ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 2.023      ;
; 1.738 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~24_OTERM69                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                                              ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 2.024      ;
; 1.743 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.001      ; 2.030      ;
; 1.748 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 2.034      ;
; 1.749 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 2.035      ;
; 1.766 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~porta_address_reg4 ; ifclk        ; ifclk       ; 0.000        ; 0.072      ; 2.088      ;
; 1.768 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 2.054      ;
; 1.775 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg1 ; ifclk        ; ifclk       ; 0.000        ; 0.069      ; 2.094      ;
; 1.784 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~porta_address_reg5 ; ifclk        ; ifclk       ; 0.000        ; 0.072      ; 2.106      ;
; 1.788 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~porta_address_reg1 ; ifclk        ; ifclk       ; 0.000        ; 0.072      ; 2.110      ;
; 1.792 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg4 ; ifclk        ; ifclk       ; 0.000        ; 0.069      ; 2.111      ;
; 1.794 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 2.080      ;
; 1.798 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg5 ; ifclk        ; ifclk       ; 0.000        ; 0.075      ; 2.123      ;
; 1.800 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~porta_address_reg5  ; ifclk        ; ifclk       ; 0.000        ; 0.074      ; 2.124      ;
; 1.802 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg1 ; ifclk        ; ifclk       ; 0.000        ; 0.073      ; 2.125      ;
; 1.803 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~porta_address_reg4 ; ifclk        ; ifclk       ; 0.000        ; 0.076      ; 2.129      ;
; 1.804 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~porta_address_reg5 ; ifclk        ; ifclk       ; 0.000        ; 0.077      ; 2.131      ;
; 1.814 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~porta_address_reg6 ; ifclk        ; ifclk       ; 0.000        ; 0.065      ; 2.129      ;
; 1.815 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg1 ; ifclk        ; ifclk       ; 0.000        ; 0.070      ; 2.135      ;
; 1.819 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~porta_address_reg1 ; ifclk        ; ifclk       ; 0.000        ; 0.065      ; 2.134      ;
; 1.826 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                            ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 2.111      ;
; 1.827 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~porta_address_reg4 ; ifclk        ; ifclk       ; 0.000        ; 0.077      ; 2.154      ;
; 1.833 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg5 ; ifclk        ; ifclk       ; 0.000        ; 0.073      ; 2.156      ;
; 1.842 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg4 ; ifclk        ; ifclk       ; 0.000        ; 0.075      ; 2.167      ;
; 1.848 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~porta_address_reg5 ; ifclk        ; ifclk       ; 0.000        ; 0.065      ; 2.163      ;
; 1.861 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; ifclk        ; ifclk       ; 0.000        ; 0.001      ; 2.148      ;
; 1.863 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg4 ; ifclk        ; ifclk       ; 0.000        ; 0.073      ; 2.186      ;
; 1.867 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                                           ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 2.153      ;
; 1.870 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                                           ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 2.156      ;
; 1.872 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg0 ; ifclk        ; ifclk       ; 0.000        ; 0.076      ; 2.198      ;
; 1.876 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg0 ; ifclk        ; ifclk       ; 0.000        ; 0.074      ; 2.200      ;
; 1.883 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 2.169      ;
; 1.894 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~porta_address_reg0 ; ifclk        ; ifclk       ; 0.000        ; 0.073      ; 2.217      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'ifclk'                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.153 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]    ; ifclk        ; ifclk       ; 0.500        ; -0.001     ; 1.690      ;
; -1.153 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5         ; ifclk        ; ifclk       ; 0.500        ; -0.001     ; 1.690      ;
; -1.153 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0   ; ifclk        ; ifclk       ; 0.500        ; -0.001     ; 1.690      ;
; -1.153 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1   ; ifclk        ; ifclk       ; 0.500        ; -0.001     ; 1.690      ;
; -1.153 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2   ; ifclk        ; ifclk       ; 0.500        ; -0.001     ; 1.690      ;
; -1.153 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3   ; ifclk        ; ifclk       ; 0.500        ; -0.001     ; 1.690      ;
; -0.918 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]    ; ifclk        ; ifclk       ; 0.500        ; 0.000      ; 1.456      ;
; -0.918 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]    ; ifclk        ; ifclk       ; 0.500        ; 0.000      ; 1.456      ;
; -0.918 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]    ; ifclk        ; ifclk       ; 0.500        ; 0.000      ; 1.456      ;
; -0.918 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]    ; ifclk        ; ifclk       ; 0.500        ; 0.000      ; 1.456      ;
; -0.918 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]    ; ifclk        ; ifclk       ; 0.500        ; 0.000      ; 1.456      ;
; -0.918 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]    ; ifclk        ; ifclk       ; 0.500        ; 0.000      ; 1.456      ;
; -0.918 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                      ; ifclk        ; ifclk       ; 0.500        ; 0.000      ; 1.456      ;
; -0.918 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0  ; ifclk        ; ifclk       ; 0.500        ; 0.000      ; 1.456      ;
; -0.918 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2  ; ifclk        ; ifclk       ; 0.500        ; 0.000      ; 1.456      ;
; -0.918 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3  ; ifclk        ; ifclk       ; 0.500        ; 0.000      ; 1.456      ;
; -0.918 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4 ; ifclk        ; ifclk       ; 0.500        ; 0.000      ; 1.456      ;
; -0.918 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5 ; ifclk        ; ifclk       ; 0.500        ; 0.000      ; 1.456      ;
; -0.918 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6 ; ifclk        ; ifclk       ; 0.500        ; 0.000      ; 1.456      ;
; -0.918 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8 ; ifclk        ; ifclk       ; 0.500        ; 0.000      ; 1.456      ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'ifclk'                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.670 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]    ; ifclk        ; ifclk       ; -0.500       ; 0.000      ; 1.456      ;
; 1.670 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]    ; ifclk        ; ifclk       ; -0.500       ; 0.000      ; 1.456      ;
; 1.670 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]    ; ifclk        ; ifclk       ; -0.500       ; 0.000      ; 1.456      ;
; 1.670 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]    ; ifclk        ; ifclk       ; -0.500       ; 0.000      ; 1.456      ;
; 1.670 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]    ; ifclk        ; ifclk       ; -0.500       ; 0.000      ; 1.456      ;
; 1.670 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]    ; ifclk        ; ifclk       ; -0.500       ; 0.000      ; 1.456      ;
; 1.670 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                      ; ifclk        ; ifclk       ; -0.500       ; 0.000      ; 1.456      ;
; 1.670 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0  ; ifclk        ; ifclk       ; -0.500       ; 0.000      ; 1.456      ;
; 1.670 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2  ; ifclk        ; ifclk       ; -0.500       ; 0.000      ; 1.456      ;
; 1.670 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3  ; ifclk        ; ifclk       ; -0.500       ; 0.000      ; 1.456      ;
; 1.670 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4 ; ifclk        ; ifclk       ; -0.500       ; 0.000      ; 1.456      ;
; 1.670 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5 ; ifclk        ; ifclk       ; -0.500       ; 0.000      ; 1.456      ;
; 1.670 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6 ; ifclk        ; ifclk       ; -0.500       ; 0.000      ; 1.456      ;
; 1.670 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8 ; ifclk        ; ifclk       ; -0.500       ; 0.000      ; 1.456      ;
; 1.905 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]    ; ifclk        ; ifclk       ; -0.500       ; -0.001     ; 1.690      ;
; 1.905 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5         ; ifclk        ; ifclk       ; -0.500       ; -0.001     ; 1.690      ;
; 1.905 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0   ; ifclk        ; ifclk       ; -0.500       ; -0.001     ; 1.690      ;
; 1.905 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1   ; ifclk        ; ifclk       ; -0.500       ; -0.001     ; 1.690      ;
; 1.905 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2   ; ifclk        ; ifclk       ; -0.500       ; -0.001     ; 1.690      ;
; 1.905 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3   ; ifclk        ; ifclk       ; -0.500       ; -0.001     ; 1.690      ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'IO_E13'                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ifclk'                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0                      ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0                      ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1                      ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1                      ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10                     ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10                     ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11                     ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11                     ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12                     ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12                     ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; IO_E13    ; IO_E13     ; 3.573 ; 3.573 ; Fall       ; IO_E13          ;
; ren       ; ifclk      ; 8.278 ; 8.278 ; Rise       ; ifclk           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; IO_E13    ; IO_E13     ; -0.236 ; -0.236 ; Fall       ; IO_E13          ;
; ren       ; ifclk      ; -5.811 ; -5.811 ; Rise       ; ifclk           ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; IO_M2     ; IO_E13     ; 10.702 ; 10.702 ; Rise       ; IO_E13          ;
; IO_G16    ; IO_E13     ; 10.633 ; 10.633 ; Fall       ; IO_E13          ;
; IO_M2     ; IO_E13     ; 10.702 ; 10.702 ; Fall       ; IO_E13          ;
; fd[*]     ; ifclk      ; 12.291 ; 12.291 ; Rise       ; ifclk           ;
;  fd[0]    ; ifclk      ; 10.757 ; 10.757 ; Rise       ; ifclk           ;
;  fd[1]    ; ifclk      ; 11.381 ; 11.381 ; Rise       ; ifclk           ;
;  fd[2]    ; ifclk      ; 12.291 ; 12.291 ; Rise       ; ifclk           ;
;  fd[3]    ; ifclk      ; 11.166 ; 11.166 ; Rise       ; ifclk           ;
;  fd[4]    ; ifclk      ; 11.704 ; 11.704 ; Rise       ; ifclk           ;
;  fd[5]    ; ifclk      ; 11.768 ; 11.768 ; Rise       ; ifclk           ;
;  fd[6]    ; ifclk      ; 11.589 ; 11.589 ; Rise       ; ifclk           ;
;  fd[7]    ; ifclk      ; 11.322 ; 11.322 ; Rise       ; ifclk           ;
;  fd[8]    ; ifclk      ; 11.531 ; 11.531 ; Rise       ; ifclk           ;
;  fd[9]    ; ifclk      ; 11.194 ; 11.194 ; Rise       ; ifclk           ;
;  fd[10]   ; ifclk      ; 11.592 ; 11.592 ; Rise       ; ifclk           ;
;  fd[11]   ; ifclk      ; 11.937 ; 11.937 ; Rise       ; ifclk           ;
;  fd[12]   ; ifclk      ; 11.234 ; 11.234 ; Rise       ; ifclk           ;
;  fd[13]   ; ifclk      ; 12.263 ; 12.263 ; Rise       ; ifclk           ;
;  fd[14]   ; ifclk      ; 10.911 ; 10.911 ; Rise       ; ifclk           ;
;  fd[15]   ; ifclk      ; 11.865 ; 11.865 ; Rise       ; ifclk           ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; IO_M2     ; IO_E13     ; 10.702 ; 10.702 ; Rise       ; IO_E13          ;
; IO_G16    ; IO_E13     ; 10.520 ; 10.520 ; Fall       ; IO_E13          ;
; IO_M2     ; IO_E13     ; 10.702 ; 10.702 ; Fall       ; IO_E13          ;
; fd[*]     ; ifclk      ; 9.080  ; 9.080  ; Rise       ; ifclk           ;
;  fd[0]    ; ifclk      ; 9.080  ; 9.080  ; Rise       ; ifclk           ;
;  fd[1]    ; ifclk      ; 11.016 ; 11.016 ; Rise       ; ifclk           ;
;  fd[2]    ; ifclk      ; 10.738 ; 10.738 ; Rise       ; ifclk           ;
;  fd[3]    ; ifclk      ; 10.718 ; 10.718 ; Rise       ; ifclk           ;
;  fd[4]    ; ifclk      ; 10.495 ; 10.495 ; Rise       ; ifclk           ;
;  fd[5]    ; ifclk      ; 10.573 ; 10.573 ; Rise       ; ifclk           ;
;  fd[6]    ; ifclk      ; 9.709  ; 9.709  ; Rise       ; ifclk           ;
;  fd[7]    ; ifclk      ; 11.127 ; 11.127 ; Rise       ; ifclk           ;
;  fd[8]    ; ifclk      ; 9.993  ; 9.993  ; Rise       ; ifclk           ;
;  fd[9]    ; ifclk      ; 10.885 ; 10.885 ; Rise       ; ifclk           ;
;  fd[10]   ; ifclk      ; 10.356 ; 10.356 ; Rise       ; ifclk           ;
;  fd[11]   ; ifclk      ; 11.277 ; 11.277 ; Rise       ; ifclk           ;
;  fd[12]   ; ifclk      ; 10.773 ; 10.773 ; Rise       ; ifclk           ;
;  fd[13]   ; ifclk      ; 10.833 ; 10.833 ; Rise       ; ifclk           ;
;  fd[14]   ; ifclk      ; 9.963  ; 9.963  ; Rise       ; ifclk           ;
;  fd[15]   ; ifclk      ; 10.663 ; 10.663 ; Rise       ; ifclk           ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------+
; Fast Model Setup Summary        ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; IO_E13 ; -1.457 ; -276.868      ;
; ifclk  ; -0.979 ; -211.437      ;
+--------+--------+---------------+


+---------------------------------+
; Fast Model Hold Summary         ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; IO_E13 ; -0.085 ; -0.085        ;
; ifclk  ; 0.215  ; 0.000         ;
+--------+--------+---------------+


+--------------------------------+
; Fast Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; ifclk ; -0.286 ; -4.516        ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; ifclk ; 1.080 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+--------+--------+----------------------+
; Clock  ; Slack  ; End Point TNS        ;
+--------+--------+----------------------+
; IO_E13 ; -1.880 ; -1862.022            ;
; ifclk  ; -1.880 ; -1615.540            ;
+--------+--------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'IO_E13'                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_memory_reg0  ; IO_E13       ; IO_E13      ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_memory_reg0  ; IO_E13       ; IO_E13      ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_memory_reg0  ; IO_E13       ; IO_E13      ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_memory_reg0  ; IO_E13       ; IO_E13      ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_memory_reg0  ; IO_E13       ; IO_E13      ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_memory_reg0  ; IO_E13       ; IO_E13      ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_memory_reg0  ; IO_E13       ; IO_E13      ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_memory_reg0  ; IO_E13       ; IO_E13      ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_memory_reg0  ; IO_E13       ; IO_E13      ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0  ; IO_E13       ; IO_E13      ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_memory_reg0  ; IO_E13       ; IO_E13      ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0  ; IO_E13       ; IO_E13      ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_memory_reg0  ; IO_E13       ; IO_E13      ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_memory_reg0   ; IO_E13       ; IO_E13      ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_memory_reg0  ; IO_E13       ; IO_E13      ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_memory_reg0   ; IO_E13       ; IO_E13      ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_memory_reg0  ; IO_E13       ; IO_E13      ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_memory_reg0   ; IO_E13       ; IO_E13      ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_memory_reg0  ; IO_E13       ; IO_E13      ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_memory_reg0   ; IO_E13       ; IO_E13      ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_memory_reg0  ; IO_E13       ; IO_E13      ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_memory_reg0   ; IO_E13       ; IO_E13      ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_memory_reg0  ; IO_E13       ; IO_E13      ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_memory_reg0   ; IO_E13       ; IO_E13      ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_memory_reg0  ; IO_E13       ; IO_E13      ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_memory_reg0   ; IO_E13       ; IO_E13      ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_memory_reg0  ; IO_E13       ; IO_E13      ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_memory_reg0   ; IO_E13       ; IO_E13      ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_memory_reg0  ; IO_E13       ; IO_E13      ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_memory_reg0   ; IO_E13       ; IO_E13      ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_datain_reg0 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_memory_reg0  ; IO_E13       ; IO_E13      ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0   ; IO_E13       ; IO_E13      ; 1.000        ; -0.018     ; 2.438      ;
; -0.998 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                                                                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~11_OTERM79                                   ; IO_E13       ; IO_E13      ; 1.000        ; -0.069     ; 1.961      ;
; -0.995 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                                                                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~13_OTERM81                                   ; IO_E13       ; IO_E13      ; 1.000        ; -0.069     ; 1.958      ;
; -0.926 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                                                                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; IO_E13       ; IO_E13      ; 1.000        ; -0.035     ; 1.923      ;
; -0.888 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                                               ; IO_E13       ; IO_E13      ; 1.000        ; 0.035      ; 1.955      ;
; -0.843 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                                                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk        ; IO_E13      ; 0.500        ; -0.054     ; 1.321      ;
; -0.841 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; IO_E13       ; IO_E13      ; 1.000        ; -0.077     ; 1.796      ;
; -0.839 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                                                                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg7  ; IO_E13       ; IO_E13      ; 1.000        ; 0.379      ; 2.217      ;
; -0.820 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                                                                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7 ; IO_E13       ; IO_E13      ; 1.000        ; 0.354      ; 2.173      ;
; -0.820 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                                                                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7  ; IO_E13       ; IO_E13      ; 1.000        ; 0.330      ; 2.149      ;
; -0.789 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                                                                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_address_reg7 ; IO_E13       ; IO_E13      ; 1.000        ; 0.411      ; 2.199      ;
; -0.778 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                                                                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_address_reg7 ; IO_E13       ; IO_E13      ; 1.000        ; 0.333      ; 2.110      ;
; -0.776 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                                                                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                              ; IO_E13       ; IO_E13      ; 1.000        ; -0.188     ; 1.620      ;
; -0.751 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                                                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk        ; IO_E13      ; 0.500        ; -0.054     ; 1.229      ;
; -0.751 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                                                                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_address_reg7 ; IO_E13       ; IO_E13      ; 1.000        ; 0.398      ; 2.148      ;
; -0.750 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                                               ; IO_E13       ; IO_E13      ; 1.000        ; 0.035      ; 1.817      ;
; -0.748 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                                                                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg7 ; IO_E13       ; IO_E13      ; 1.000        ; 0.388      ; 2.135      ;
; -0.742 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[2]                                                                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk        ; IO_E13      ; 0.500        ; -0.059     ; 1.215      ;
; -0.740 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; IO_E13       ; IO_E13      ; 1.000        ; -0.077     ; 1.695      ;
; -0.739 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[13]                                                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk        ; IO_E13      ; 0.500        ; -0.059     ; 1.212      ;
; -0.733 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                                                                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg7  ; IO_E13       ; IO_E13      ; 1.000        ; 0.349      ; 2.081      ;
; -0.728 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[7]                                                                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk        ; IO_E13      ; 0.500        ; -0.059     ; 1.201      ;
; -0.727 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[12]                                                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk        ; IO_E13      ; 0.500        ; -0.056     ; 1.203      ;
; -0.724 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                                                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk        ; IO_E13      ; 0.500        ; -0.061     ; 1.195      ;
; -0.722 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; IO_E13       ; IO_E13      ; 1.000        ; -0.032     ; 1.722      ;
; -0.706 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                                                                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_address_reg7  ; IO_E13       ; IO_E13      ; 1.000        ; 0.297      ; 2.002      ;
; -0.694 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                                                                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_address_reg7 ; IO_E13       ; IO_E13      ; 1.000        ; 0.328      ; 2.021      ;
; -0.689 ; IO_E13                                                                                                                                               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                                               ; IO_E13       ; IO_E13      ; 0.500        ; 1.742      ; 2.963      ;
; -0.686 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[0]                                                                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk        ; IO_E13      ; 0.500        ; -0.059     ; 1.159      ;
; -0.677 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg        ; IO_E13       ; IO_E13      ; 1.000        ; 0.365      ; 2.041      ;
; -0.677 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0   ; IO_E13       ; IO_E13      ; 1.000        ; 0.363      ; 2.039      ;
; -0.677 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0  ; IO_E13       ; IO_E13      ; 1.000        ; 0.365      ; 2.041      ;
; -0.677 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1  ; IO_E13       ; IO_E13      ; 1.000        ; 0.365      ; 2.041      ;
; -0.677 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2  ; IO_E13       ; IO_E13      ; 1.000        ; 0.365      ; 2.041      ;
; -0.677 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3  ; IO_E13       ; IO_E13      ; 1.000        ; 0.365      ; 2.041      ;
; -0.677 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4  ; IO_E13       ; IO_E13      ; 1.000        ; 0.365      ; 2.041      ;
; -0.677 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5  ; IO_E13       ; IO_E13      ; 1.000        ; 0.365      ; 2.041      ;
; -0.677 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6  ; IO_E13       ; IO_E13      ; 1.000        ; 0.365      ; 2.041      ;
; -0.677 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7  ; IO_E13       ; IO_E13      ; 1.000        ; 0.365      ; 2.041      ;
; -0.677 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8  ; IO_E13       ; IO_E13      ; 1.000        ; 0.365      ; 2.041      ;
; -0.677 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9  ; IO_E13       ; IO_E13      ; 1.000        ; 0.365      ; 2.041      ;
; -0.677 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10 ; IO_E13       ; IO_E13      ; 1.000        ; 0.365      ; 2.041      ;
; -0.677 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11 ; IO_E13       ; IO_E13      ; 1.000        ; 0.365      ; 2.041      ;
; -0.676 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                                                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk        ; IO_E13      ; 0.500        ; -0.059     ; 1.149      ;
; -0.674 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_we_reg        ; IO_E13       ; IO_E13      ; 1.000        ; 0.384      ; 2.057      ;
; -0.674 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_datain_reg0   ; IO_E13       ; IO_E13      ; 1.000        ; 0.382      ; 2.055      ;
; -0.674 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg0  ; IO_E13       ; IO_E13      ; 1.000        ; 0.384      ; 2.057      ;
; -0.674 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg1  ; IO_E13       ; IO_E13      ; 1.000        ; 0.384      ; 2.057      ;
; -0.674 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg2  ; IO_E13       ; IO_E13      ; 1.000        ; 0.384      ; 2.057      ;
; -0.674 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg3  ; IO_E13       ; IO_E13      ; 1.000        ; 0.384      ; 2.057      ;
; -0.674 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg4  ; IO_E13       ; IO_E13      ; 1.000        ; 0.384      ; 2.057      ;
; -0.674 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg5  ; IO_E13       ; IO_E13      ; 1.000        ; 0.384      ; 2.057      ;
; -0.674 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg6  ; IO_E13       ; IO_E13      ; 1.000        ; 0.384      ; 2.057      ;
; -0.674 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg7  ; IO_E13       ; IO_E13      ; 1.000        ; 0.384      ; 2.057      ;
; -0.674 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg8  ; IO_E13       ; IO_E13      ; 1.000        ; 0.384      ; 2.057      ;
; -0.674 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg9  ; IO_E13       ; IO_E13      ; 1.000        ; 0.384      ; 2.057      ;
; -0.674 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg10 ; IO_E13       ; IO_E13      ; 1.000        ; 0.384      ; 2.057      ;
; -0.674 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg11 ; IO_E13       ; IO_E13      ; 1.000        ; 0.384      ; 2.057      ;
; -0.673 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7_OTERM5                                         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; IO_E13       ; IO_E13      ; 1.000        ; -0.077     ; 1.628      ;
; -0.669 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_address_reg9  ; IO_E13       ; IO_E13      ; 1.000        ; 0.352      ; 2.020      ;
; -0.667 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~11_OTERM79                                   ; IO_E13       ; IO_E13      ; 1.000        ; -0.066     ; 1.633      ;
; -0.664 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5                                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~13_OTERM81                                   ; IO_E13       ; IO_E13      ; 1.000        ; -0.066     ; 1.630      ;
; -0.662 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                                                                    ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg7 ; IO_E13       ; IO_E13      ; 1.000        ; 0.379      ; 2.040      ;
; -0.658 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_we_reg        ; IO_E13       ; IO_E13      ; 1.000        ; 0.414      ; 2.071      ;
; -0.658 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0   ; IO_E13       ; IO_E13      ; 1.000        ; 0.412      ; 2.069      ;
; -0.658 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg0  ; IO_E13       ; IO_E13      ; 1.000        ; 0.414      ; 2.071      ;
; -0.658 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg1  ; IO_E13       ; IO_E13      ; 1.000        ; 0.414      ; 2.071      ;
; -0.658 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg2  ; IO_E13       ; IO_E13      ; 1.000        ; 0.414      ; 2.071      ;
; -0.658 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg3  ; IO_E13       ; IO_E13      ; 1.000        ; 0.414      ; 2.071      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ifclk'                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                              ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg1  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg2  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg3  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg7  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg8  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg9  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg10 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~porta_address_reg11 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg1  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg2  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg3  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg7  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg8  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg9  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg10 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg11 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg1  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg2  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg3  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg7  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg8  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg9  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg10 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg11 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg1  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg2  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg3  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg7  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg8  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg9  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg10 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg11 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~porta_address_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~porta_address_reg1  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~porta_address_reg2  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~porta_address_reg3  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~porta_address_reg4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~porta_address_reg5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~porta_address_reg6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~porta_address_reg7  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~porta_address_reg8  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~porta_address_reg9  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~porta_address_reg10 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~porta_address_reg11 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg1  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg2  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg3  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg7  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg8  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg9  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg10 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg11 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~porta_address_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~porta_address_reg1  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~porta_address_reg2  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~porta_address_reg3  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~porta_address_reg4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~porta_address_reg5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~porta_address_reg6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~porta_address_reg7  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~porta_address_reg8  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~porta_address_reg9  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~porta_address_reg10 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~porta_address_reg11 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg1  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg2  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg3  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg4  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg5  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg6  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg7  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg8  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg9  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg10 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg11 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg0  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg1  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg2  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg3  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27 ; ifclk        ; ifclk       ; 1.000        ; -0.018     ; 1.960      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'IO_E13'                                                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.085 ; IO_E13                                                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]_OTERM13                                       ; IO_E13       ; IO_E13      ; 0.000        ; 1.747      ; 1.814      ;
; 0.044  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg0 ; IO_E13       ; IO_E13      ; 0.000        ; 0.574      ; 0.756      ;
; 0.086  ; IO_E13                                                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                               ; IO_E13       ; IO_E13      ; 0.000        ; 1.742      ; 1.980      ;
; 0.086  ; IO_E13                                                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                            ; IO_E13       ; IO_E13      ; 0.000        ; 1.747      ; 1.985      ;
; 0.104  ; IO_E13                                                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                 ; IO_E13       ; IO_E13      ; 0.000        ; 1.739      ; 1.995      ;
; 0.124  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_address_reg0 ; IO_E13       ; IO_E13      ; 0.000        ; 0.588      ; 0.850      ;
; 0.189  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg2  ; IO_E13       ; IO_E13      ; 0.000        ; 0.398      ; 0.725      ;
; 0.193  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg3  ; IO_E13       ; IO_E13      ; 0.000        ; 0.393      ; 0.724      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                               ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                               ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                                               ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                               ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~11_OTERM79 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~11_OTERM79                                   ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~13_OTERM81 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~13_OTERM81                                   ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                            ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                 ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                 ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                 ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                                                 ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                              ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                              ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                               ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                 ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.367      ;
; 0.234  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg5  ; IO_E13       ; IO_E13      ; 0.000        ; 0.398      ; 0.770      ;
; 0.237  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.389      ;
; 0.241  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                               ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.393      ;
; 0.243  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[2]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.395      ;
; 0.249  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                              ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.401      ;
; 0.251  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.403      ;
; 0.254  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                           ; IO_E13       ; IO_E13      ; 0.000        ; 0.114      ; 0.520      ;
; 0.258  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_address_reg0 ; IO_E13       ; IO_E13      ; 0.000        ; 0.526      ; 0.922      ;
; 0.263  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_address_reg0 ; IO_E13       ; IO_E13      ; 0.000        ; 0.478      ; 0.879      ;
; 0.267  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_address_reg5 ; IO_E13       ; IO_E13      ; 0.000        ; 0.476      ; 0.881      ;
; 0.274  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_address_reg0 ; IO_E13       ; IO_E13      ; 0.000        ; 0.578      ; 0.990      ;
; 0.275  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0 ; IO_E13       ; IO_E13      ; 0.000        ; 0.637      ; 1.050      ;
; 0.279  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg0  ; IO_E13       ; IO_E13      ; 0.000        ; 0.586      ; 1.003      ;
; 0.280  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_address_reg5 ; IO_E13       ; IO_E13      ; 0.000        ; 0.462      ; 0.880      ;
; 0.282  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_address_reg2 ; IO_E13       ; IO_E13      ; 0.000        ; 0.476      ; 0.896      ;
; 0.284  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; IO_E13       ; IO_E13      ; 0.000        ; 0.193      ; 0.629      ;
; 0.288  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.440      ;
; 0.291  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg5 ; IO_E13       ; IO_E13      ; 0.000        ; 0.450      ; 0.879      ;
; 0.292  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.444      ;
; 0.293  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[3]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.445      ;
; 0.294  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_address_reg2 ; IO_E13       ; IO_E13      ; 0.000        ; 0.462      ; 0.894      ;
; 0.294  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_address_reg2 ; IO_E13       ; IO_E13      ; 0.000        ; 0.450      ; 0.882      ;
; 0.301  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_address_reg0 ; IO_E13       ; IO_E13      ; 0.000        ; 0.614      ; 1.053      ;
; 0.311  ; IO_E13                                                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_we_reg        ; IO_E13       ; IO_E13      ; 0.000        ; 2.140      ; 2.589      ;
; 0.315  ; IO_E13                                                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7_OTERM11                                         ; IO_E13       ; IO_E13      ; 0.000        ; 1.784      ; 2.251      ;
; 0.324  ; IO_E13                                                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_we_reg        ; IO_E13       ; IO_E13      ; 0.000        ; 2.238      ; 2.700      ;
; 0.328  ; IO_E13                                                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_we_reg        ; IO_E13       ; IO_E13      ; 0.000        ; 2.250      ; 2.716      ;
; 0.330  ; IO_E13                                                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; IO_E13       ; IO_E13      ; 0.000        ; 1.707      ; 2.189      ;
; 0.330  ; IO_E13                                                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_we_reg       ; IO_E13       ; IO_E13      ; 0.000        ; 2.243      ; 2.711      ;
; 0.330  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_address_reg0  ; IO_E13       ; IO_E13      ; 0.000        ; 0.597      ; 1.065      ;
; 0.333  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_address_reg4 ; IO_E13       ; IO_E13      ; 0.000        ; 0.390      ; 0.861      ;
; 0.337  ; IO_E13                                                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                 ; IO_E13       ; IO_E13      ; 0.000        ; 1.569      ; 2.058      ;
; 0.339  ; IO_E13                                                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0   ; IO_E13       ; IO_E13      ; 0.000        ; 2.138      ; 2.615      ;
; 0.339  ; IO_E13                                                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg0  ; IO_E13       ; IO_E13      ; 0.000        ; 2.140      ; 2.617      ;
; 0.339  ; IO_E13                                                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg1  ; IO_E13       ; IO_E13      ; 0.000        ; 2.140      ; 2.617      ;
; 0.339  ; IO_E13                                                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg2  ; IO_E13       ; IO_E13      ; 0.000        ; 2.140      ; 2.617      ;
; 0.339  ; IO_E13                                                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg3  ; IO_E13       ; IO_E13      ; 0.000        ; 2.140      ; 2.617      ;
; 0.339  ; IO_E13                                                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg4  ; IO_E13       ; IO_E13      ; 0.000        ; 2.140      ; 2.617      ;
; 0.339  ; IO_E13                                                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg5  ; IO_E13       ; IO_E13      ; 0.000        ; 2.140      ; 2.617      ;
; 0.339  ; IO_E13                                                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg6  ; IO_E13       ; IO_E13      ; 0.000        ; 2.140      ; 2.617      ;
; 0.339  ; IO_E13                                                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg7  ; IO_E13       ; IO_E13      ; 0.000        ; 2.140      ; 2.617      ;
; 0.339  ; IO_E13                                                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg8  ; IO_E13       ; IO_E13      ; 0.000        ; 2.140      ; 2.617      ;
; 0.339  ; IO_E13                                                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg9  ; IO_E13       ; IO_E13      ; 0.000        ; 2.140      ; 2.617      ;
; 0.339  ; IO_E13                                                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg10 ; IO_E13       ; IO_E13      ; 0.000        ; 2.140      ; 2.617      ;
; 0.339  ; IO_E13                                                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_address_reg11 ; IO_E13       ; IO_E13      ; 0.000        ; 2.140      ; 2.617      ;
; 0.344  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_address_reg4 ; IO_E13       ; IO_E13      ; 0.000        ; 0.386      ; 0.868      ;
; 0.348  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                               ; IO_E13       ; IO_E13      ; 0.000        ; -0.005     ; 0.495      ;
; 0.356  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.508      ;
; 0.357  ; IO_E13                                                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                                                 ; IO_E13       ; IO_E13      ; 0.000        ; 1.784      ; 2.293      ;
; 0.358  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM1                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                            ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.510      ;
; 0.361  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a3            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.513      ;
; 0.362  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.514      ;
; 0.363  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                 ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.515      ;
; 0.365  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]         ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.517      ;
; 0.366  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3               ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                 ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.518      ;
; 0.366  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                              ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.518      ;
; 0.367  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                            ; IO_E13       ; IO_E13      ; 0.000        ; -0.040     ; 0.479      ;
; 0.367  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.519      ;
; 0.368  ; IO_E13                                                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; IO_E13       ; IO_E13      ; 0.000        ; 1.683      ; 2.203      ;
; 0.368  ; IO_E13                                                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                 ; IO_E13       ; IO_E13      ; 0.000        ; 1.683      ; 2.203      ;
; 0.368  ; IO_E13                                                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                           ; IO_E13       ; IO_E13      ; 0.000        ; 1.683      ; 2.203      ;
; 0.368  ; IO_E13                                                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                           ; IO_E13       ; IO_E13      ; 0.000        ; 1.683      ; 2.203      ;
; 0.368  ; IO_E13                                                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[3]                                           ; IO_E13       ; IO_E13      ; 0.000        ; 1.683      ; 2.203      ;
; 0.368  ; IO_E13                                                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[2]                                           ; IO_E13       ; IO_E13      ; 0.000        ; 1.683      ; 2.203      ;
; 0.368  ; IO_E13                                                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_we_reg       ; IO_E13       ; IO_E13      ; 0.000        ; 2.128      ; 2.634      ;
; 0.372  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.524      ;
; 0.374  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]~1                                             ; IO_E13       ; IO_E13      ; 0.000        ; 0.000      ; 0.526      ;
; 0.375  ; IO_E13                                                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|_~0_OTERM1                                                  ; IO_E13       ; IO_E13      ; 0.000        ; 1.707      ; 2.234      ;
; 0.375  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_address_reg0 ; IO_E13       ; IO_E13      ; 0.000        ; 0.664      ; 1.177      ;
; 0.376  ; IO_E13                                                                                                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_we_reg       ; IO_E13       ; IO_E13      ; 0.000        ; 2.204      ; 2.718      ;
+--------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ifclk'                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                            ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                            ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.251 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.403      ;
; 0.358 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|addr_store_a[0]  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                  ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.511      ;
; 0.363 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                    ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.515      ;
; 0.377 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                    ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.531      ;
; 0.386 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                                              ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.538      ;
; 0.386 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                  ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.538      ;
; 0.387 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                              ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.539      ;
; 0.396 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                              ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 0.547      ;
; 0.398 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                             ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.550      ;
; 0.439 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.001      ; 0.592      ;
; 0.444 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.001      ; 0.597      ;
; 0.450 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                             ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.602      ;
; 0.453 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                             ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                    ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.605      ;
; 0.454 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                                           ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.606      ;
; 0.459 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~24_OTERM69                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                            ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.611      ;
; 0.472 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                                                             ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.624      ;
; 0.474 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                                                             ; ifclk        ; ifclk       ; 0.000        ; 0.003      ; 0.629      ;
; 0.480 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                                                             ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.632      ;
; 0.482 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                              ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 0.633      ;
; 0.497 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                            ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.649      ;
; 0.507 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.001      ; 0.660      ;
; 0.525 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.677      ;
; 0.527 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~porta_address_reg3 ; ifclk        ; ifclk       ; 0.000        ; 0.064      ; 0.729      ;
; 0.532 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~porta_address_reg4  ; ifclk        ; ifclk       ; 0.000        ; 0.062      ; 0.732      ;
; 0.543 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.695      ;
; 0.544 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                            ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 0.695      ;
; 0.551 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~porta_address_reg0 ; ifclk        ; ifclk       ; 0.000        ; 0.065      ; 0.754      ;
; 0.552 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~porta_address_reg5 ; ifclk        ; ifclk       ; 0.000        ; 0.064      ; 0.754      ;
; 0.555 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|addr_store_a[0]                   ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.707      ;
; 0.561 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                                                                             ; ifclk        ; ifclk       ; 0.000        ; -0.002     ; 0.711      ;
; 0.564 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                              ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 0.715      ;
; 0.564 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                                                             ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.716      ;
; 0.566 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                                           ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.718      ;
; 0.570 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                            ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.722      ;
; 0.574 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                              ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 0.725      ;
; 0.578 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                              ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 0.729      ;
; 0.592 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                                           ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.744      ;
; 0.600 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                                           ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.752      ;
; 0.600 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                                                             ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.752      ;
; 0.608 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~porta_address_reg2 ; ifclk        ; ifclk       ; 0.000        ; 0.064      ; 0.810      ;
; 0.614 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                             ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.766      ;
; 0.621 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.001      ; 0.774      ;
; 0.622 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|out_address_reg_a[0]              ; ifclk        ; ifclk       ; 0.000        ; -0.004     ; 0.770      ;
; 0.628 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                   ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.001      ; 0.781      ;
; 0.629 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.001      ; 0.782      ;
; 0.630 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~24_OTERM69                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                                              ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.782      ;
; 0.630 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~24_OTERM69                  ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                  ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.782      ;
; 0.632 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                             ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.784      ;
; 0.640 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                            ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.792      ;
; 0.640 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.792      ;
; 0.647 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                            ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.799      ;
; 0.648 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                            ; ifclk        ; ifclk       ; 0.000        ; 0.003      ; 0.803      ;
; 0.648 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.001      ; 0.801      ;
; 0.654 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~porta_address_reg4 ; ifclk        ; ifclk       ; 0.000        ; 0.061      ; 0.853      ;
; 0.655 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.807      ;
; 0.656 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.808      ;
; 0.661 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                                                             ; ifclk        ; ifclk       ; 0.000        ; -0.002     ; 0.811      ;
; 0.668 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~porta_address_reg5 ; ifclk        ; ifclk       ; 0.000        ; 0.061      ; 0.867      ;
; 0.669 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                                                             ; ifclk        ; ifclk       ; 0.000        ; -0.007     ; 0.814      ;
; 0.670 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg1 ; ifclk        ; ifclk       ; 0.000        ; 0.058      ; 0.866      ;
; 0.670 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~porta_address_reg5  ; ifclk        ; ifclk       ; 0.000        ; 0.062      ; 0.870      ;
; 0.672 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~porta_address_reg1 ; ifclk        ; ifclk       ; 0.000        ; 0.061      ; 0.871      ;
; 0.672 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.824      ;
; 0.673 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~porta_address_reg4 ; ifclk        ; ifclk       ; 0.000        ; 0.064      ; 0.875      ;
; 0.673 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~porta_address_reg5 ; ifclk        ; ifclk       ; 0.000        ; 0.065      ; 0.876      ;
; 0.674 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg4 ; ifclk        ; ifclk       ; 0.000        ; 0.058      ; 0.870      ;
; 0.677 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg5 ; ifclk        ; ifclk       ; 0.000        ; 0.063      ; 0.878      ;
; 0.686 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg1 ; ifclk        ; ifclk       ; 0.000        ; 0.062      ; 0.886      ;
; 0.690 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[12]                                                                            ; ifclk        ; ifclk       ; 0.000        ; -0.005     ; 0.837      ;
; 0.691 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~porta_address_reg6 ; ifclk        ; ifclk       ; 0.000        ; 0.054      ; 0.883      ;
; 0.692 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg1 ; ifclk        ; ifclk       ; 0.000        ; 0.059      ; 0.889      ;
; 0.693 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.845      ;
; 0.694 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                  ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.846      ;
; 0.696 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~porta_address_reg4 ; ifclk        ; ifclk       ; 0.000        ; 0.065      ; 0.899      ;
; 0.696 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                                              ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 0.847      ;
; 0.697 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~porta_address_reg7 ; ifclk        ; ifclk       ; 0.000        ; 0.064      ; 0.899      ;
; 0.697 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                  ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 0.848      ;
; 0.698 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg5 ; ifclk        ; ifclk       ; 0.000        ; 0.062      ; 0.898      ;
; 0.699 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~porta_address_reg1 ; ifclk        ; ifclk       ; 0.000        ; 0.054      ; 0.891      ;
; 0.703 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                          ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                            ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 0.854      ;
; 0.704 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; ifclk        ; ifclk       ; 0.000        ; 0.001      ; 0.857      ;
; 0.705 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.857      ;
; 0.705 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                                ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                  ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 0.856      ;
; 0.708 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2                            ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13                                           ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.860      ;
; 0.709 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg4 ; ifclk        ; ifclk       ; 0.000        ; 0.063      ; 0.910      ;
; 0.711 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~porta_address_reg5 ; ifclk        ; ifclk       ; 0.000        ; 0.054      ; 0.903      ;
; 0.715 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6                           ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                                              ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 0.866      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'ifclk'                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.286 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]    ; ifclk        ; ifclk       ; 0.500        ; -0.001     ; 0.817      ;
; -0.286 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5         ; ifclk        ; ifclk       ; 0.500        ; -0.001     ; 0.817      ;
; -0.286 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0   ; ifclk        ; ifclk       ; 0.500        ; -0.001     ; 0.817      ;
; -0.286 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1   ; ifclk        ; ifclk       ; 0.500        ; -0.001     ; 0.817      ;
; -0.286 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2   ; ifclk        ; ifclk       ; 0.500        ; -0.001     ; 0.817      ;
; -0.286 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3   ; ifclk        ; ifclk       ; 0.500        ; -0.001     ; 0.817      ;
; -0.200 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]    ; ifclk        ; ifclk       ; 0.500        ; 0.000      ; 0.732      ;
; -0.200 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]    ; ifclk        ; ifclk       ; 0.500        ; 0.000      ; 0.732      ;
; -0.200 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]    ; ifclk        ; ifclk       ; 0.500        ; 0.000      ; 0.732      ;
; -0.200 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]    ; ifclk        ; ifclk       ; 0.500        ; 0.000      ; 0.732      ;
; -0.200 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]    ; ifclk        ; ifclk       ; 0.500        ; 0.000      ; 0.732      ;
; -0.200 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]    ; ifclk        ; ifclk       ; 0.500        ; 0.000      ; 0.732      ;
; -0.200 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                      ; ifclk        ; ifclk       ; 0.500        ; 0.000      ; 0.732      ;
; -0.200 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0  ; ifclk        ; ifclk       ; 0.500        ; 0.000      ; 0.732      ;
; -0.200 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2  ; ifclk        ; ifclk       ; 0.500        ; 0.000      ; 0.732      ;
; -0.200 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3  ; ifclk        ; ifclk       ; 0.500        ; 0.000      ; 0.732      ;
; -0.200 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4 ; ifclk        ; ifclk       ; 0.500        ; 0.000      ; 0.732      ;
; -0.200 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5 ; ifclk        ; ifclk       ; 0.500        ; 0.000      ; 0.732      ;
; -0.200 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6 ; ifclk        ; ifclk       ; 0.500        ; 0.000      ; 0.732      ;
; -0.200 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8 ; ifclk        ; ifclk       ; 0.500        ; 0.000      ; 0.732      ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'ifclk'                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.080 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]    ; ifclk        ; ifclk       ; -0.500       ; 0.000      ; 0.732      ;
; 1.080 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]    ; ifclk        ; ifclk       ; -0.500       ; 0.000      ; 0.732      ;
; 1.080 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]    ; ifclk        ; ifclk       ; -0.500       ; 0.000      ; 0.732      ;
; 1.080 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]    ; ifclk        ; ifclk       ; -0.500       ; 0.000      ; 0.732      ;
; 1.080 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]    ; ifclk        ; ifclk       ; -0.500       ; 0.000      ; 0.732      ;
; 1.080 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]    ; ifclk        ; ifclk       ; -0.500       ; 0.000      ; 0.732      ;
; 1.080 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                      ; ifclk        ; ifclk       ; -0.500       ; 0.000      ; 0.732      ;
; 1.080 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0  ; ifclk        ; ifclk       ; -0.500       ; 0.000      ; 0.732      ;
; 1.080 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2  ; ifclk        ; ifclk       ; -0.500       ; 0.000      ; 0.732      ;
; 1.080 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3  ; ifclk        ; ifclk       ; -0.500       ; 0.000      ; 0.732      ;
; 1.080 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4 ; ifclk        ; ifclk       ; -0.500       ; 0.000      ; 0.732      ;
; 1.080 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5 ; ifclk        ; ifclk       ; -0.500       ; 0.000      ; 0.732      ;
; 1.080 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6 ; ifclk        ; ifclk       ; -0.500       ; 0.000      ; 0.732      ;
; 1.080 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8 ; ifclk        ; ifclk       ; -0.500       ; 0.000      ; 0.732      ;
; 1.166 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]    ; ifclk        ; ifclk       ; -0.500       ; -0.001     ; 0.817      ;
; 1.166 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5         ; ifclk        ; ifclk       ; -0.500       ; -0.001     ; 0.817      ;
; 1.166 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0   ; ifclk        ; ifclk       ; -0.500       ; -0.001     ; 0.817      ;
; 1.166 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1   ; ifclk        ; ifclk       ; -0.500       ; -0.001     ; 0.817      ;
; 1.166 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2   ; ifclk        ; ifclk       ; -0.500       ; -0.001     ; 0.817      ;
; 1.166 ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3   ; ifclk        ; ifclk       ; -0.500       ; -0.001     ; 0.817      ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'IO_E13'                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; IO_E13 ; Fall       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ifclk'                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0                      ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0                      ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1                      ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1                      ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10                     ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10                     ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11                     ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11                     ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12                     ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12                     ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; ifclk ; Rise       ; fifo0:inst1|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; IO_E13    ; IO_E13     ; 1.189 ; 1.189 ; Fall       ; IO_E13          ;
; ren       ; ifclk      ; 3.712 ; 3.712 ; Rise       ; ifclk           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; IO_E13    ; IO_E13     ; 0.085  ; 0.085  ; Fall       ; IO_E13          ;
; ren       ; ifclk      ; -2.566 ; -2.566 ; Rise       ; ifclk           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; IO_M2     ; IO_E13     ; 5.570 ; 5.570 ; Rise       ; IO_E13          ;
; IO_G16    ; IO_E13     ; 4.775 ; 4.775 ; Fall       ; IO_E13          ;
; IO_M2     ; IO_E13     ; 5.570 ; 5.570 ; Fall       ; IO_E13          ;
; fd[*]     ; ifclk      ; 5.884 ; 5.884 ; Rise       ; ifclk           ;
;  fd[0]    ; ifclk      ; 5.225 ; 5.225 ; Rise       ; ifclk           ;
;  fd[1]    ; ifclk      ; 5.492 ; 5.492 ; Rise       ; ifclk           ;
;  fd[2]    ; ifclk      ; 5.850 ; 5.850 ; Rise       ; ifclk           ;
;  fd[3]    ; ifclk      ; 5.444 ; 5.444 ; Rise       ; ifclk           ;
;  fd[4]    ; ifclk      ; 5.659 ; 5.659 ; Rise       ; ifclk           ;
;  fd[5]    ; ifclk      ; 5.738 ; 5.738 ; Rise       ; ifclk           ;
;  fd[6]    ; ifclk      ; 5.619 ; 5.619 ; Rise       ; ifclk           ;
;  fd[7]    ; ifclk      ; 5.646 ; 5.646 ; Rise       ; ifclk           ;
;  fd[8]    ; ifclk      ; 5.650 ; 5.650 ; Rise       ; ifclk           ;
;  fd[9]    ; ifclk      ; 5.454 ; 5.454 ; Rise       ; ifclk           ;
;  fd[10]   ; ifclk      ; 5.602 ; 5.602 ; Rise       ; ifclk           ;
;  fd[11]   ; ifclk      ; 5.722 ; 5.722 ; Rise       ; ifclk           ;
;  fd[12]   ; ifclk      ; 5.477 ; 5.477 ; Rise       ; ifclk           ;
;  fd[13]   ; ifclk      ; 5.884 ; 5.884 ; Rise       ; ifclk           ;
;  fd[14]   ; ifclk      ; 5.330 ; 5.330 ; Rise       ; ifclk           ;
;  fd[15]   ; ifclk      ; 5.813 ; 5.813 ; Rise       ; ifclk           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; IO_M2     ; IO_E13     ; 5.570 ; 5.570 ; Rise       ; IO_E13          ;
; IO_G16    ; IO_E13     ; 4.758 ; 4.758 ; Fall       ; IO_E13          ;
; IO_M2     ; IO_E13     ; 5.570 ; 5.570 ; Fall       ; IO_E13          ;
; fd[*]     ; ifclk      ; 4.628 ; 4.628 ; Rise       ; ifclk           ;
;  fd[0]    ; ifclk      ; 4.628 ; 4.628 ; Rise       ; ifclk           ;
;  fd[1]    ; ifclk      ; 5.356 ; 5.356 ; Rise       ; ifclk           ;
;  fd[2]    ; ifclk      ; 5.245 ; 5.245 ; Rise       ; ifclk           ;
;  fd[3]    ; ifclk      ; 5.258 ; 5.258 ; Rise       ; ifclk           ;
;  fd[4]    ; ifclk      ; 5.243 ; 5.243 ; Rise       ; ifclk           ;
;  fd[5]    ; ifclk      ; 5.241 ; 5.241 ; Rise       ; ifclk           ;
;  fd[6]    ; ifclk      ; 4.864 ; 4.864 ; Rise       ; ifclk           ;
;  fd[7]    ; ifclk      ; 5.521 ; 5.521 ; Rise       ; ifclk           ;
;  fd[8]    ; ifclk      ; 5.031 ; 5.031 ; Rise       ; ifclk           ;
;  fd[9]    ; ifclk      ; 5.343 ; 5.343 ; Rise       ; ifclk           ;
;  fd[10]   ; ifclk      ; 5.141 ; 5.141 ; Rise       ; ifclk           ;
;  fd[11]   ; ifclk      ; 5.473 ; 5.473 ; Rise       ; ifclk           ;
;  fd[12]   ; ifclk      ; 5.292 ; 5.292 ; Rise       ; ifclk           ;
;  fd[13]   ; ifclk      ; 5.289 ; 5.289 ; Rise       ; ifclk           ;
;  fd[14]   ; ifclk      ; 4.973 ; 4.973 ; Rise       ; ifclk           ;
;  fd[15]   ; ifclk      ; 5.336 ; 5.336 ; Rise       ; ifclk           ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+------------------+-----------+--------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack ; -4.206    ; -0.085 ; -1.153   ; 1.080   ; -2.064              ;
;  IO_E13          ; -4.206    ; -0.085 ; N/A      ; N/A     ; -2.064              ;
;  ifclk           ; -4.135    ; 0.215  ; -1.153   ; 1.080   ; -2.064              ;
; Design-wide TNS  ; -2527.236 ; -0.085 ; -19.77   ; 0.0     ; -3831.32            ;
;  IO_E13          ; -1323.280 ; -0.085 ; N/A      ; N/A     ; -2051.341           ;
;  ifclk           ; -1203.956 ; 0.000  ; -19.770  ; 0.000   ; -1779.979           ;
+------------------+-----------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; IO_E13    ; IO_E13     ; 3.573 ; 3.573 ; Fall       ; IO_E13          ;
; ren       ; ifclk      ; 8.278 ; 8.278 ; Rise       ; ifclk           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; IO_E13    ; IO_E13     ; 0.085  ; 0.085  ; Fall       ; IO_E13          ;
; ren       ; ifclk      ; -2.566 ; -2.566 ; Rise       ; ifclk           ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; IO_M2     ; IO_E13     ; 10.702 ; 10.702 ; Rise       ; IO_E13          ;
; IO_G16    ; IO_E13     ; 10.633 ; 10.633 ; Fall       ; IO_E13          ;
; IO_M2     ; IO_E13     ; 10.702 ; 10.702 ; Fall       ; IO_E13          ;
; fd[*]     ; ifclk      ; 12.291 ; 12.291 ; Rise       ; ifclk           ;
;  fd[0]    ; ifclk      ; 10.757 ; 10.757 ; Rise       ; ifclk           ;
;  fd[1]    ; ifclk      ; 11.381 ; 11.381 ; Rise       ; ifclk           ;
;  fd[2]    ; ifclk      ; 12.291 ; 12.291 ; Rise       ; ifclk           ;
;  fd[3]    ; ifclk      ; 11.166 ; 11.166 ; Rise       ; ifclk           ;
;  fd[4]    ; ifclk      ; 11.704 ; 11.704 ; Rise       ; ifclk           ;
;  fd[5]    ; ifclk      ; 11.768 ; 11.768 ; Rise       ; ifclk           ;
;  fd[6]    ; ifclk      ; 11.589 ; 11.589 ; Rise       ; ifclk           ;
;  fd[7]    ; ifclk      ; 11.322 ; 11.322 ; Rise       ; ifclk           ;
;  fd[8]    ; ifclk      ; 11.531 ; 11.531 ; Rise       ; ifclk           ;
;  fd[9]    ; ifclk      ; 11.194 ; 11.194 ; Rise       ; ifclk           ;
;  fd[10]   ; ifclk      ; 11.592 ; 11.592 ; Rise       ; ifclk           ;
;  fd[11]   ; ifclk      ; 11.937 ; 11.937 ; Rise       ; ifclk           ;
;  fd[12]   ; ifclk      ; 11.234 ; 11.234 ; Rise       ; ifclk           ;
;  fd[13]   ; ifclk      ; 12.263 ; 12.263 ; Rise       ; ifclk           ;
;  fd[14]   ; ifclk      ; 10.911 ; 10.911 ; Rise       ; ifclk           ;
;  fd[15]   ; ifclk      ; 11.865 ; 11.865 ; Rise       ; ifclk           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; IO_M2     ; IO_E13     ; 5.570 ; 5.570 ; Rise       ; IO_E13          ;
; IO_G16    ; IO_E13     ; 4.758 ; 4.758 ; Fall       ; IO_E13          ;
; IO_M2     ; IO_E13     ; 5.570 ; 5.570 ; Fall       ; IO_E13          ;
; fd[*]     ; ifclk      ; 4.628 ; 4.628 ; Rise       ; ifclk           ;
;  fd[0]    ; ifclk      ; 4.628 ; 4.628 ; Rise       ; ifclk           ;
;  fd[1]    ; ifclk      ; 5.356 ; 5.356 ; Rise       ; ifclk           ;
;  fd[2]    ; ifclk      ; 5.245 ; 5.245 ; Rise       ; ifclk           ;
;  fd[3]    ; ifclk      ; 5.258 ; 5.258 ; Rise       ; ifclk           ;
;  fd[4]    ; ifclk      ; 5.243 ; 5.243 ; Rise       ; ifclk           ;
;  fd[5]    ; ifclk      ; 5.241 ; 5.241 ; Rise       ; ifclk           ;
;  fd[6]    ; ifclk      ; 4.864 ; 4.864 ; Rise       ; ifclk           ;
;  fd[7]    ; ifclk      ; 5.521 ; 5.521 ; Rise       ; ifclk           ;
;  fd[8]    ; ifclk      ; 5.031 ; 5.031 ; Rise       ; ifclk           ;
;  fd[9]    ; ifclk      ; 5.343 ; 5.343 ; Rise       ; ifclk           ;
;  fd[10]   ; ifclk      ; 5.141 ; 5.141 ; Rise       ; ifclk           ;
;  fd[11]   ; ifclk      ; 5.473 ; 5.473 ; Rise       ; ifclk           ;
;  fd[12]   ; ifclk      ; 5.292 ; 5.292 ; Rise       ; ifclk           ;
;  fd[13]   ; ifclk      ; 5.289 ; 5.289 ; Rise       ; ifclk           ;
;  fd[14]   ; ifclk      ; 4.973 ; 4.973 ; Rise       ; ifclk           ;
;  fd[15]   ; ifclk      ; 5.336 ; 5.336 ; Rise       ; ifclk           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; ifclk      ; ifclk    ; 3005     ; 0        ; 0        ; 0        ;
; IO_E13     ; ifclk    ; 0        ; 28       ; 0        ; 0        ;
; ifclk      ; IO_E13   ; 0        ; 0        ; 28       ; 0        ;
; IO_E13     ; IO_E13   ; 0        ; 0        ; 515      ; 3656     ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; ifclk      ; ifclk    ; 3005     ; 0        ; 0        ; 0        ;
; IO_E13     ; ifclk    ; 0        ; 28       ; 0        ; 0        ;
; ifclk      ; IO_E13   ; 0        ; 0        ; 28       ; 0        ;
; IO_E13     ; IO_E13   ; 0        ; 0        ; 515      ; 3656     ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; ifclk      ; ifclk    ; 0        ; 20       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; ifclk      ; ifclk    ; 0        ; 20       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 450   ; 450  ;
; Unconstrained Output Ports      ; 18    ; 18   ;
; Unconstrained Output Port Paths ; 51    ; 51   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition
    Info: Processing started: Tue Jun 19 17:51:12 2012
Info: Command: quartus_sta daq_fpga_tot -c QUSBEVB_REVA_EP2C20_Template
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_hnj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_e09:dffpipe23|dffe24a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_d09:dffpipe21|dffe22a* 
Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *ws_dgrp|dffpipe_e09:dffpipe23|dffe24a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is not an object ID
    Info (332050): read_sdc
Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *rs_dgwp|dffpipe_d09:dffpipe21|dffe22a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is not an object ID
    Info (332050): read_sdc
Critical Warning (332012): Synopsys Design Constraints File file not found: 'QUSBEVB_REVA_EP2C20_Template.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name ifclk ifclk
    Info (332105): create_clock -period 1.000 -name IO_E13 IO_E13
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.206
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.206     -1323.280 IO_E13 
    Info (332119):    -4.135     -1203.956 ifclk 
Info (332146): Worst-case hold slack is 0.118
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.118         0.000 IO_E13 
    Info (332119):     0.445         0.000 ifclk 
Info (332146): Worst-case recovery slack is -1.153
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.153       -19.770 ifclk 
Info (332146): Worst-case removal slack is 1.670
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.670         0.000 ifclk 
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064     -2051.341 IO_E13 
    Info (332119):    -2.064     -1779.979 ifclk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 18 output pins without output pin load capacitance assignment
    Info (306007): Pin "IO_G16" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "IO_M2" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.457
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.457      -276.868 IO_E13 
    Info (332119):    -0.979      -211.437 ifclk 
Info (332146): Worst-case hold slack is -0.085
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.085        -0.085 IO_E13 
    Info (332119):     0.215         0.000 ifclk 
Info (332146): Worst-case recovery slack is -0.286
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.286        -4.516 ifclk 
Info (332146): Worst-case removal slack is 1.080
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.080         0.000 ifclk 
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880     -1862.022 IO_E13 
    Info (332119):    -1.880     -1615.540 ifclk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 238 megabytes
    Info: Processing ended: Tue Jun 19 17:51:42 2012
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:12


