v1
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,radioberry_core:radioberry_core_i|radio:radio_i|receiver:MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,radioberry_core:radioberry_core_i|radio:radio_i|receiver:MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,radioberry_core:radioberry_core_i|radio:radio_i|receiver:MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,radioberry_core:radioberry_core_i|radio:radio_i|receiver:MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,radioberry_core:radioberry_core_i|radio:radio_i|receiver:MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,radioberry_core:radioberry_core_i|radio:radio_i|receiver:MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,radioberry_core:radioberry_core_i|radio:radio_i|receiver:MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,radioberry_core:radioberry_core_i|radio:radio_i|receiver:MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,radioberry_core:radioberry_core_i|radio:radio_i|receiver:MDC[0].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,radioberry_core:radioberry_core_i|radio:radio_i|receiver:MDC[0].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,radioberry_core:radioberry_core_i|radio:radio_i|receiver:MDC[0].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,radioberry_core:radioberry_core_i|radio:radio_i|receiver:MDC[0].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,radioberry_core:radioberry_core_i|radio:radio_i|receiver:MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,radioberry_core:radioberry_core_i|radio:radio_i|receiver:MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,radioberry_core:radioberry_core_i|radio:radio_i|receiver:MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,radioberry_core:radioberry_core_i|radio:radio_i|receiver:MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,radioberry_core:radioberry_core_i|radio:radio_i|receiver:MDC[1].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,radioberry_core:radioberry_core_i|radio:radio_i|receiver:MDC[1].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,radioberry_core:radioberry_core_i|radio:radio_i|receiver:MDC[1].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,radioberry_core:radioberry_core_i|radio:radio_i|receiver:MDC[1].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,radioberry_core:radioberry_core_i|radio:radio_i|receiver:MDC[2].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,radioberry_core:radioberry_core_i|radio:radio_i|receiver:MDC[2].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,radioberry_core:radioberry_core_i|radio:radio_i|receiver:MDC[2].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,radioberry_core:radioberry_core_i|radio:radio_i|receiver:MDC[2].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,radioberry_core:radioberry_core_i|radio:radio_i|receiver:MDC[0].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,radioberry_core:radioberry_core_i|radio:radio_i|receiver:MDC[0].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,radioberry_core:radioberry_core_i|radio:radio_i|receiver:MDC[0].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,radioberry_core:radioberry_core_i|radio:radio_i|receiver:MDC[0].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,radioberry_core:radioberry_core_i|radio:radio_i|receiver:MDC[3].receiver_inst|firX8R8:fir2|fir256:CG|lpm_mult:Mult0|mult_56t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,radioberry_core:radioberry_core_i|radio:radio_i|receiver:MDC[3].receiver_inst|firX8R8:fir2|fir256:BF|lpm_mult:Mult0|mult_56t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,radioberry_core:radioberry_core_i|radio:radio_i|receiver:MDC[3].receiver_inst|firX8R8:fir2|fir256:AE|lpm_mult:Mult0|mult_56t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,radioberry_core:radioberry_core_i|radio:radio_i|receiver:MDC[3].receiver_inst|firX8R8:fir2|fir256:DH|lpm_mult:Mult0|mult_56t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,radioberry_core:radioberry_core_i|radio:radio_i|lpm_mult:Mult0|mult_igt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,radioberry_core:radioberry_core_i|radio:radio_i|lpm_mult:Mult0|mult_igt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,radioberry_core:radioberry_core_i|radio:radio_i|lpm_mult:Mult0|mult_igt:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,radioberry_core:radioberry_core_i|radio:radio_i|lpm_mult:Mult0|mult_igt:auto_generated|mac_out6,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,radioberry_core:radioberry_core_i|radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult1|mult_56t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,radioberry_core:radioberry_core_i|radio:radio_i|FirInterp8_1024:fi|lpm_mult:Mult0|mult_56t:auto_generated|mac_out2,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,,,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|ad9866pll:ad9866pll_inst|altpll:altpll_component|ad9866pll_altpll:auto_generated|wire_pll1_clk[0],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|ad9866pll:ad9866pll_inst|altpll:altpll_component|ad9866pll_altpll:auto_generated|wire_pll1_clk[1],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|ad9866pll:ad9866pll_inst|altpll:altpll_component|ad9866pll_altpll:auto_generated|wire_pll1_clk[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a7~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a7~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a7~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a7~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a7~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a7~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a7~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a7~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|q_b[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a7~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a35~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a35~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a35~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a35~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a35~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a35~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a35~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a35~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|q_b[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a35~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a36~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a36~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a36~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a36~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a36~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a36~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a36~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a36~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|q_b[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a36~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a37~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a37~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a37~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a37~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a37~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a37~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a37~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a37~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|q_b[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a37~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a27~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a27~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a27~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a27~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a27~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a27~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a27~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a27~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|q_b[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a27~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a26~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a26~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a26~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a26~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a26~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a26~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a26~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a26~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|q_b[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a26~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a24~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a24~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a24~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a24~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a24~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a24~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a24~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a24~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|q_b[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a24~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a31~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a31~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a31~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a31~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a31~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a31~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a31~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a31~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|q_b[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a31~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a30~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a30~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a30~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a30~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a30~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a30~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a30~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a30~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|q_b[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a30~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a25~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a25~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a25~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a25~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a25~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a25~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a25~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a25~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|q_b[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a25~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a29~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a29~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a29~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a29~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a29~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a29~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a29~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a29~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|q_b[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a29~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a28~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a28~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a28~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a28~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a28~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a28~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a28~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a28~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|q_b[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a28~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a33~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a33~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a33~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a33~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a33~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a33~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a33~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a33~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|q_b[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a33~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a38~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a38~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a38~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a38~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a38~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a38~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a38~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a38~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|q_b[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a38~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a34~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a34~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a34~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a34~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a34~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a34~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a34~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a34~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|q_b[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a34~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a6~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a6~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a6~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a6~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a6~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a6~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a6~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a6~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|q_b[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a6~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a5~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a5~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a5~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a5~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a5~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a5~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a5~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a5~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|q_b[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a5~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a4~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a4~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a4~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a4~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a4~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a4~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a4~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a4~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|q_b[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a4~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a3~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a3~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a3~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a3~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a3~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a3~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a3~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a3~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|q_b[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a3~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a2~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a2~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a2~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a2~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a2~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a2~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a2~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a2~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|q_b[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a2~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a1~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a1~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a1~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a1~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a1~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a1~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a1~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a1~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|q_b[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a1~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|q_b[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a0~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a20~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a20~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a20~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a20~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a20~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a20~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a20~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a20~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|q_b[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a20~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a16~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a16~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a16~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a16~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a16~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a16~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a16~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a16~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|q_b[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a16~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a17~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a17~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a17~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a17~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a17~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a17~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a17~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a17~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|q_b[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a17~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a18~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a18~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a18~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a18~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a18~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a18~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a18~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a18~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|q_b[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a18~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a19~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a19~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a19~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a19~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a19~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a19~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a19~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a19~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|q_b[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a19~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a15~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a15~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a15~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a15~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a15~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a15~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a15~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a15~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|q_b[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a15~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a14~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a14~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a14~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a14~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a14~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a14~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a14~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a14~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|q_b[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a14~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a13~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a13~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a13~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a13~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a13~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a13~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a13~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a13~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|q_b[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a13~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a12~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a12~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a12~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a12~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a12~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a12~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a12~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a12~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|q_b[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a12~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a11~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a11~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a11~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a11~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a11~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a11~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a11~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a11~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|q_b[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a11~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|q_b[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a10~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a9~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a9~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a9~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a9~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a9~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a9~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a9~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a9~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|q_b[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a9~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a8~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a8~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a8~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a8~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a8~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a8~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a8~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a8~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|q_b[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a8~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a22~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a22~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a22~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a22~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a22~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a22~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a22~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a22~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|q_b[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a22~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a21~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a21~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a21~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a21~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a21~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a21~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a21~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a21~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|q_b[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a21~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a23~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a23~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a23~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a23~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a23~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a23~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a23~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a23~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|q_b[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a23~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|treg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|treg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rdata[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|treg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|treg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|treg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|treg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|treg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|treg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|treg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|treg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|treg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|treg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|treg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|treg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|treg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|treg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|treg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|treg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rdata[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rdata[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rdata[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rdata[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rdata[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rdata[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rdata[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rdata[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rdata[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rdata[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|treg[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|treg[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|treg[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|treg[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rdata[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|treg[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|treg[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|treg[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|treg[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|treg[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|treg[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|treg[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rreg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|treg[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rreg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|treg[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rreg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|treg[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rreg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|treg[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rreg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|treg[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rreg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|treg[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rreg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|treg[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|delayed_wrptr_g[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|delayed_wrptr_g[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|delayed_wrptr_g[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rreg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|treg[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe8|dffe9a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe8|dffe9a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe8|dffe9a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rreg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|treg[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rdata[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rreg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|treg[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe8|dffe11a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe8|dffe11a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe8|dffe11a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rdata[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rreg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|treg[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rreg[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe8|dffe12a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe8|dffe12a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe8|dffe12a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rdata[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rreg[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|treg[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rreg[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe8|dffe13a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe8|dffe13a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe8|dffe13a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rdata[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rreg[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|treg[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rreg[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rreg[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe8|dffe14a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe8|dffe14a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe8|dffe14a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rdata[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rreg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|treg[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rreg[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rreg[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rreg[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rreg[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rreg[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rreg[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rreg[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rreg[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rreg[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rreg[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rreg[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rreg[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rreg[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rreg[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rreg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rreg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rreg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rreg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rreg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|parity6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe8|dffe15a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe8|dffe15a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe8|dffe15a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rdata[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|treg[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rdata[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rdata[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rdata[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rdata[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rdata[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rdata[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rdata[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rdata[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rdata[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rdata[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rdata[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rdata[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rdata[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rdata[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rdata[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rdata[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rdata[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rdata[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rdata[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rdata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_g57:rdptr_g1p|parity4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_cjc:wrptr_g1p|counter5a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|done,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|rdata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe8|dffe16a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|rdptr_g[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|rdptr_g[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe8|dffe16a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|rdptr_g[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe8|dffe16a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|treg[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_g57:rdptr_g1p|counter3a2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_g57:rdptr_g1p|counter3a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|a_graycounter_g57:rdptr_g1p|counter3a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|wrptr_g[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|rdemp_eq_comp_msb_aeb,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|rdemp_eq_comp_lsb_aeb,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|treg[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|nb[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|nb[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|nb[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|nb[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|nb[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|nb[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|nb[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|treg[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|treg[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a32~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a32~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a32~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a32~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a32~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a32~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a32~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a32~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|q_b[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,radioberry_core:radioberry_core_i|commandFIFO:commandFIFO_inst|dcfifo:dcfifo_component|dcfifo_umj1:auto_generated|altsyncram_dv61:fifo_ram|ram_block7a32~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|reset_handler:reset_handler_inst|reset,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,radioberry_core:radioberry_core_i|spi_slave:spi_slave_inst|done,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a10~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a10~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a10~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a10~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a10~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a10~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a10~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a10~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a10~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a10~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a10~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|q_b[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a10~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a18~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a18~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a18~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a18~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a18~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a18~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a18~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a18~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a18~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a18~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a18~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a18~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a18~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a18~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a18~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a18~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a18~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a18~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a18~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a18~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a18~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a18~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a18~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a18~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|q_b[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a18~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a6~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a6~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a6~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a6~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a6~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a6~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a6~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a6~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a6~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a6~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a6~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a6~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a6~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a6~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a6~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a6~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a6~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a6~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a6~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a6~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a6~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a6~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a6~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a6~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|q_b[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a6~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a14~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a14~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a14~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a14~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a14~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a14~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a14~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a14~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a14~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a14~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a14~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a14~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a14~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a14~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a14~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a14~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a14~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a14~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a14~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a14~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a14~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a14~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a14~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a14~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|q_b[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a14~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a22~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a22~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a22~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a22~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a22~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a22~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a22~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a22~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a22~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a22~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a22~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a22~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a22~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a22~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a22~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a22~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a22~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a22~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a22~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a22~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a22~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a22~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a22~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a22~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|q_b[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a22~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a1~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a1~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a1~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a1~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a1~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a1~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a1~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a1~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a1~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a1~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a1~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a1~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a1~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a1~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a1~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a1~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a1~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a1~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a1~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a1~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a1~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a1~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a1~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a1~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|q_b[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a1~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a9~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a9~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a9~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a9~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a9~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a9~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a9~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a9~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a9~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a9~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a9~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a9~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a9~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a9~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a9~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a9~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a9~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a9~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a9~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a9~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a9~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a9~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a9~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a9~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|q_b[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a9~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a17~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a17~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a17~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a17~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a17~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a17~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a17~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a17~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a17~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a17~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a17~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a17~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a17~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a17~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a17~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a17~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a17~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a17~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a17~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a17~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a17~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a17~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a17~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a17~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|q_b[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a17~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a5~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a5~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a5~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a5~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a5~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a5~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a5~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a5~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a5~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a5~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a5~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a5~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a5~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a5~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a5~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a5~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a5~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a5~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a5~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a5~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a5~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a5~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a5~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a5~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|q_b[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a5~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a13~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a13~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a13~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a13~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a13~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a13~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a13~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a13~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a13~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a13~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a13~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a13~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a13~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a13~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a13~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a13~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a13~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a13~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a13~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a13~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a13~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a13~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a13~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a13~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|q_b[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a13~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a21~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a21~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a21~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a21~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a21~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a21~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a21~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a21~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a21~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a21~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a21~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a21~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a21~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a21~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a21~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a21~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a21~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a21~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a21~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a21~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a21~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a21~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a21~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a21~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|q_b[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a21~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a0~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a0~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a0~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a0~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a0~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a0~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a0~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a0~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a0~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a0~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a0~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a0~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a0~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a0~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a0~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a0~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a0~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a3~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a3~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a3~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a3~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a3~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a3~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a3~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a3~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a3~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a3~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a3~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a3~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a3~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a3~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a3~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a3~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a3~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a3~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a3~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a3~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a3~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a3~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a3~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a3~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|q_b[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a3~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a11~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a11~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a11~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a11~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a11~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a11~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a11~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a11~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a11~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a11~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a11~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a11~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a11~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a11~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a11~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a11~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a11~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a11~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a11~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a11~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a11~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a11~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a11~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a11~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|q_b[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a11~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a19~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a19~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a19~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a19~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a19~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a19~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a19~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a19~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a19~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a19~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a19~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a19~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a19~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a19~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a19~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a19~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a19~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a19~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a19~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a19~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a19~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a19~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a19~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a19~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|q_b[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a19~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a7~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a7~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a7~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a7~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a7~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a7~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a7~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a7~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a7~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a7~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a7~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a7~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a7~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a7~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a7~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a7~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a7~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a7~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a7~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a7~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a7~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a7~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a7~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a7~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|q_b[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a7~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a15~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a15~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a15~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a15~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a15~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a15~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a15~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a15~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a15~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a15~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a15~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a15~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a15~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a15~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a15~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a15~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a15~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a15~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a15~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a15~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a15~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a15~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a15~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a15~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|q_b[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a15~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a23~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a23~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a23~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a23~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a23~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a23~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a23~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a23~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a23~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a23~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a23~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a23~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a23~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a23~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a23~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a23~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a23~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a23~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a23~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a23~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a23~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a23~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a23~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a23~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|q_b[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a23~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a2~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a2~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a2~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a2~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a2~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a2~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a2~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a2~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a2~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a2~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a2~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a2~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a2~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a2~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a2~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a2~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a2~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a2~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a2~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a2~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a2~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a2~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a2~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a2~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|q_b[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a2~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a10~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a10~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a10~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a10~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a10~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a10~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a10~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a10~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a10~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a10~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a10~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a10~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a10~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|ddr_mux:ddr_mux_rx_inst|data_n[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|ddr_mux:ddr_mux_rx_inst|data_p[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|ddr_mux:ddr_mux_rx_inst|data_n[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|ddr_mux:ddr_mux_rx_inst|data_p[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|ddr_mux:ddr_mux_rx_inst|data_n[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|ddr_mux:ddr_mux_rx_inst|data_p[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a0~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a0~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a0~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a0~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a0~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a0~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a0~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|q_b[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a0~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a8~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a8~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a8~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a8~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a8~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a8~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a8~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a8~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a8~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a8~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a8~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a8~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a8~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a8~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a8~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a8~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a8~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a8~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a8~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a8~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a8~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a8~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a8~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a8~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|q_b[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a8~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a16~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a16~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a16~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a16~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a16~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a16~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a16~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a16~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a16~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a16~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a16~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a16~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a16~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a16~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a16~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a16~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a16~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a16~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a16~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a16~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a16~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a16~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a16~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a16~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|q_b[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a16~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a4~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a4~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a4~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a4~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a4~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a4~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a4~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a4~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a4~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a4~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a4~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a4~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a4~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a4~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a4~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a4~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a4~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a4~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a4~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a4~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a4~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a4~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a4~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a4~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|q_b[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a4~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a12~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a12~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a12~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a12~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a12~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a12~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a12~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a12~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a12~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a12~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a12~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a12~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a12~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a12~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a12~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a12~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a12~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a12~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a12~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a12~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a12~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a12~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a12~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a12~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|q_b[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a12~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a20~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a20~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a20~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a20~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a20~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a20~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a20~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a20~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a20~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a20~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a20~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a20~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a20~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a20~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a20~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a20~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a20~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a20~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a20~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a20~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a20~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a20~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a20~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a20~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|q_b[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a20~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a24~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a24~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a24~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a24~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a24~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a24~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a24~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a24~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a24~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a24~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a24~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a24~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a24~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a24~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a24~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a24~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a24~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a24~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a24~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a24~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a24~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a24~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a24~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a24~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|q_b[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|altsyncram_8721:fifo_ram|ram_block11a24~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|ddr_mux:ddr_mux_rx_inst|data_n[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|ddr_mux:ddr_mux_rx_inst|data_p[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|a_graycounter_to6:rdptr_g1p|sub_parity7a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|a_graycounter_to6:rdptr_g1p|sub_parity7a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|a_graycounter_to6:rdptr_g1p|sub_parity7a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|a_graycounter_to6:rdptr_g1p|parity6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_h09:dffpipe5|dffe6a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_h09:dffpipe5|dffe6a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_h09:dffpipe5|dffe6a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_h09:dffpipe5|dffe6a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_h09:dffpipe5|dffe6a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_h09:dffpipe5|dffe6a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_h09:dffpipe5|dffe6a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_h09:dffpipe5|dffe6a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_h09:dffpipe5|dffe6a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_h09:dffpipe5|dffe6a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_h09:dffpipe5|dffe6a[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|a_graycounter_to6:rdptr_g1p|counter5a10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|a_graycounter_to6:rdptr_g1p|counter5a9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|a_graycounter_to6:rdptr_g1p|counter5a8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|a_graycounter_to6:rdptr_g1p|counter5a7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|a_graycounter_to6:rdptr_g1p|counter5a6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|a_graycounter_to6:rdptr_g1p|counter5a5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|a_graycounter_to6:rdptr_g1p|counter5a4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|a_graycounter_to6:rdptr_g1p|counter5a3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|a_graycounter_to6:rdptr_g1p|counter5a2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|a_graycounter_to6:rdptr_g1p|counter5a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|a_graycounter_to6:rdptr_g1p|counter5a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_h09:dffpipe5|dffe7a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|rdptr_g[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_h09:dffpipe5|dffe7a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|rdptr_g[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_h09:dffpipe5|dffe7a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|rdptr_g[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_h09:dffpipe5|dffe7a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|rdptr_g[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_h09:dffpipe5|dffe7a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|rdptr_g[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_h09:dffpipe5|dffe7a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|rdptr_g[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_h09:dffpipe5|dffe7a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|rdptr_g[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_h09:dffpipe5|dffe7a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|rdptr_g[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_h09:dffpipe5|dffe7a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|rdptr_g[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_h09:dffpipe5|dffe7a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|rdptr_g[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_h09:dffpipe5|dffe7a[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|usiq_fifo:usiq_fifo_i|dcfifo:fifo_i|dcfifo_ndj1:auto_generated|rdptr_g[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|ddr_mux:ddr_mux_rx_inst|rd_req,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|ddr_mux:ddr_mux_rx_inst|data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|ddr_mux:ddr_mux_rx_inst|data[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|ddr_mux:ddr_mux_rx_inst|data[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|ddr_mux:ddr_mux_rx_inst|data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|ddr_mux:ddr_mux_rx_inst|data[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|ddr_mux:ddr_mux_rx_inst|data[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|ddr_mux:ddr_mux_rx_inst|data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|ddr_mux:ddr_mux_rx_inst|data[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|ddr_mux:ddr_mux_rx_inst|data[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|ddr_mux:ddr_mux_rx_inst|data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|ddr_mux:ddr_mux_rx_inst|data[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|ddr_mux:ddr_mux_rx_inst|data[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|ddr_mux:ddr_mux_rx_inst|data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|ddr_mux:ddr_mux_rx_inst|data[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|ddr_mux:ddr_mux_rx_inst|data[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|ddr_mux:ddr_mux_rx_inst|data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|ddr_mux:ddr_mux_rx_inst|data[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|ddr_mux:ddr_mux_rx_inst|data[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|ddr_mux:ddr_mux_rx_inst|data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|ddr_mux:ddr_mux_rx_inst|data[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|ddr_mux:ddr_mux_rx_inst|data[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|ddr_mux:ddr_mux_rx_inst|mux_sel[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|ddr_mux:ddr_mux_rx_inst|data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|ddr_mux:ddr_mux_rx_inst|mux_sel[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|ddr_mux:ddr_mux_rx_inst|data[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pi_rx_clk,radioberry_core:radioberry_core_i|ddr_mux:ddr_mux_rx_inst|data[20],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,pi_rx_clk,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,pi_tx_clk,Global Clock,
PORT_SWAPPING,PORT_SWAP_TYPE_DSPMULT,radioberry_core:radioberry_core_i|radio:radio_i|lpm_mult:Mult0|mult_igt:auto_generated|mac_mult5,
IO_RULES,NUM_PINS_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000001,Capacity Checks,Number of pins in an I/O bank should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,NUM_CLKS_NOT_EXCEED_CLKS_AVAILABLE,PASS,IO_000002,Capacity Checks,Number of clocks in an I/O bank should not exceed the number of clocks available.,Critical,0 such failures found.,,I/O,,
IO_RULES,NUM_VREF_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000003,Capacity Checks,Number of pins in a Vrefgroup should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_BANK_SUPPORT_VCCIO,INAPPLICABLE,IO_000004,Voltage Compatibility Checks,The I/O bank should support the requested VCCIO.,Critical,No IOBANK_VCCIO assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VREF,INAPPLICABLE,IO_000005,Voltage Compatibility Checks,The I/O bank should not have competing VREF values.,Critical,No VREF I/O Standard assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VCCIO,PASS,IO_000006,Voltage Compatibility Checks,The I/O bank should not have competing VCCIO values.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_UNAVAILABLE_LOC,PASS,IO_000007,Valid Location Checks,Checks for unavailable locations.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_RESERVED_LOC,INAPPLICABLE,IO_000008,Valid Location Checks,Checks for reserved locations.,Critical,No reserved LogicLock region found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_STD,PASS,IO_000009,I/O Properties Checks for One I/O,The location should support the requested I/O standard.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_DIR,PASS,IO_000010,I/O Properties Checks for One I/O,The location should support the requested I/O direction.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000011,I/O Properties Checks for One I/O,The location should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_OCT_VALUE,INAPPLICABLE,IO_000012,I/O Properties Checks for One I/O,The location should support the requested On Chip Termination value.,Critical,No Termination assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000013,I/O Properties Checks for One I/O,The location should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_WEAK_PULL_UP_VALUE,INAPPLICABLE,IO_000014,I/O Properties Checks for One I/O,The location should support the requested Weak Pull Up value.,Critical,No Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000015,I/O Properties Checks for One I/O,The location should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000018,I/O Properties Checks for One I/O,The I/O standard should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OCT_VALUE,INAPPLICABLE,IO_000019,I/O Properties Checks for One I/O,The I/O standard should support the requested On Chip Termination value.,Critical,No Termination assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000020,I/O Properties Checks for One I/O,The I/O standard should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_WEAK_PULL_UP_VALUE,INAPPLICABLE,IO_000021,I/O Properties Checks for One I/O,The I/O standard should support the requested Weak Pull Up value.,Critical,No Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000022,I/O Properties Checks for One I/O,The I/O standard should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OPEN_DRAIN_VALUE,INAPPLICABLE,IO_000023,I/O Properties Checks for One I/O,The I/O standard should support the Open Drain value.,Critical,No open drain assignments found.,,I/O,,
IO_RULES,IO_DIR_SUPPORT_OCT_VALUE,INAPPLICABLE,IO_000024,I/O Properties Checks for One I/O,The I/O direction should support the On Chip Termination value.,Critical,No Termination assignments found.,,I/O,,
IO_RULES,OCT_AND_CURRENT_STRENGTH_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000026,I/O Properties Checks for One I/O,On Chip Termination and Current Strength should not be used at the same time.,Critical,No Current Strength or Termination assignments found.,,I/O,,
IO_RULES,WEAK_PULL_UP_AND_BUS_HOLD_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000027,I/O Properties Checks for One I/O,Weak Pull Up and Bus Hold should not be used at the same time.,Critical,No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000045,I/O Properties Checks for One I/O,The I/O standard should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,LOC_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000046,I/O Properties Checks for One I/O,The location should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,OCT_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000047,I/O Properties Checks for One I/O,On Chip Termination and Slew Rate should not be used at the same time.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,CURRENT_DENSITY_FOR_CONSECUTIVE_IO_NOT_EXCEED_CURRENT_VALUE,PASS,IO_000033,Electromigration Checks,Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os.,Critical,0 such failures found.,,I/O,,
IO_RULES,SINGLE_ENDED_OUTPUTS_LAB_ROWS_FROM_DIFF_IO,INAPPLICABLE,IO_000034,SI Related Distance Checks,Single-ended outputs should be 5 LAB row(s) away from a differential I/O.,High,No Differential I/O Standard assignments found.,,I/O,,
IO_RULES,MAX_20_OUTPUTS_ALLOWED_IN_VREFGROUP,INAPPLICABLE,IO_000042,SI Related SSO Limit Checks,No more than 20 outputs are allowed in a VREF group when VREF is being read from.,High,No VREF I/O Standard assignments found.,,I/O,,
IO_RULES_MATRIX,Pin/Rules,IO_000001;IO_000002;IO_000003;IO_000004;IO_000005;IO_000006;IO_000007;IO_000008;IO_000009;IO_000010;IO_000011;IO_000012;IO_000013;IO_000014;IO_000015;IO_000018;IO_000019;IO_000020;IO_000021;IO_000022;IO_000023;IO_000024;IO_000026;IO_000027;IO_000045;IO_000046;IO_000047;IO_000033;IO_000034;IO_000042,
IO_RULES_MATRIX,Total Pass,39;19;39;0;0;39;39;0;39;39;0;0;0;0;20;0;0;20;0;0;0;0;0;0;0;0;0;39;0;0,
IO_RULES_MATRIX,Total Unchecked,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,Total Inapplicable,0;20;0;39;39;0;0;39;0;0;39;39;39;39;19;39;39;19;39;39;39;39;39;39;39;39;39;0;39;39,
IO_RULES_MATRIX,Total Fail,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,rffe_ad9866_rst_n,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,rffe_ad9866_tx[0],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,rffe_ad9866_tx[1],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,rffe_ad9866_tx[2],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,rffe_ad9866_tx[3],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,rffe_ad9866_tx[4],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,rffe_ad9866_tx[5],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,rffe_ad9866_rxclk,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,rffe_ad9866_txquiet_n,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,rffe_ad9866_txsync,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,rffe_ad9866_sdio,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,rffe_ad9866_sclk,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,rffe_ad9866_sen_n,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,rffe_ad9866_mode,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,pi_spi_miso,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,pi_spi_ce[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,pi_rx_samples,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,pi_rx_data[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,pi_rx_data[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,pi_rx_data[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,pi_rx_data[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,pi_rx_last,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,pi_rx_clk,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,pi_spi_ce[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,rffe_ad9866_clk76p8,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,pi_spi_sck,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,pi_spi_mosi,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,pi_tx_clk,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,pi_tx_data[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,pi_tx_data[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,pi_tx_data[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,pi_tx_data[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,rffe_ad9866_rxsync,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,rffe_ad9866_rx[5],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,rffe_ad9866_rx[4],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,rffe_ad9866_rx[3],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,rffe_ad9866_rx[2],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,rffe_ad9866_rx[1],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,rffe_ad9866_rx[0],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_SUMMARY,Total I/O Rules,30,
IO_RULES_SUMMARY,Number of I/O Rules Passed,10,
IO_RULES_SUMMARY,Number of I/O Rules Failed,0,
IO_RULES_SUMMARY,Number of I/O Rules Unchecked,0,
IO_RULES_SUMMARY,Number of I/O Rules Inapplicable,20,
