Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date              : Fri Jun 16 17:37:40 2023
| Host              : LAPTOP-KB4NR7PR running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (65)
6. checking no_output_delay (64)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (65)
-------------------------------
 There are 65 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (64)
--------------------------------
 There are 64 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   64          inf        0.000                      0                   64        0.500        0.000                       0                     7  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_in1_p             {0.000 1.666}        3.333           300.030         
  clk_out1_clk_wiz_0  {0.000 2.000}        4.000           250.025         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1_p                                                                                                                                                               0.500        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                                                                                                    2.710        0.000                       0                     6  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1_p
  To Clock:  clk_in1_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1_p
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { clk_in1_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         3.333       2.262      MMCM_X1Y3  clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       3.333       96.667     MMCM_X1Y3  clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X1Y3  clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X1Y3  clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X1Y3  clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X1Y3  clk_wiz/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk_wiz/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFGCE/I            n/a            1.290         4.000       2.710      BUFGCE_X1Y72    clk_wiz/inst/clkout1_buf/I
Min Period  n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         4.000       2.929      MMCM_X1Y3       clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
Min Period  n/a     DSP_OUTPUT/CLK      n/a            0.650         4.000       3.350      DSP48E2_X6Y112  u0/p_reg/DSP_OUTPUT_INST/CLK
Min Period  n/a     DSP_OUTPUT/CLK      n/a            0.650         4.000       3.350      DSP48E2_X6Y113  u1/p_reg/DSP_OUTPUT_INST/CLK
Min Period  n/a     DSP_OUTPUT/CLK      n/a            0.650         4.000       3.350      DSP48E2_X7Y112  u2/p_reg/DSP_OUTPUT_INST/CLK
Min Period  n/a     DSP_OUTPUT/CLK      n/a            0.650         4.000       3.350      DSP48E2_X7Y113  u3/p_reg/DSP_OUTPUT_INST/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1/p_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            result[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.443ns  (logic 1.566ns (28.764%)  route 3.877ns (71.236%))
  Logic Levels:           5  (CARRY8=2 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.676ns (routing 0.781ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.100     0.100    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.652 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.702    clk_wiz/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.702 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.086    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.959 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.204    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.232 r  clk_wiz/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=24, routed)          1.676     2.908    u1/p_reg/CLK
    DSP48E2_X6Y113       DSP_OUTPUT                                   r  u1/p_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y113       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[1])
                                                      0.214     3.122 r  u1/p_reg/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.671     3.793    u1/p1_padded[17]
    SLICE_X66Y280        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.104     3.897 r  u1/result_OBUF[23]_inst_i_7/O
                         net (fo=2, routed)           0.928     4.826    u1/result_OBUF[23]_inst_i_7_n_0
    SLICE_X66Y280        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.123     4.949 r  u1/result_OBUF[23]_inst_i_14/O
                         net (fo=1, routed)           0.010     4.959    u1/result_OBUF[23]_inst_i_14_n_0
    SLICE_X66Y280        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     5.114 r  u1/result_OBUF[23]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.140    u1/result_OBUF[23]_inst_i_1_n_0
    SLICE_X66Y281        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     5.222 r  u1/result_OBUF[31]_inst_i_1/O[3]
                         net (fo=1, routed)           2.242     7.464    result_OBUF[27]
    E12                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.888     8.351 r  result_OBUF[27]_inst/O
                         net (fo=0)                   0.000     8.351    result[27]
    E12                                                               r  result[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/p_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            result[43]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.258ns  (logic 1.635ns (31.101%)  route 3.623ns (68.899%))
  Logic Levels:           7  (CARRY8=4 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.676ns (routing 0.781ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.100     0.100    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.652 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.702    clk_wiz/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.702 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.086    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.959 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.204    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.232 r  clk_wiz/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=24, routed)          1.676     2.908    u1/p_reg/CLK
    DSP48E2_X6Y113       DSP_OUTPUT                                   r  u1/p_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y113       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[1])
                                                      0.214     3.122 r  u1/p_reg/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.671     3.793    u1/p1_padded[17]
    SLICE_X66Y280        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.104     3.897 r  u1/result_OBUF[23]_inst_i_7/O
                         net (fo=2, routed)           0.928     4.826    u1/result_OBUF[23]_inst_i_7_n_0
    SLICE_X66Y280        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.123     4.949 r  u1/result_OBUF[23]_inst_i_14/O
                         net (fo=1, routed)           0.010     4.959    u1/result_OBUF[23]_inst_i_14_n_0
    SLICE_X66Y280        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     5.114 r  u1/result_OBUF[23]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.140    u1/result_OBUF[23]_inst_i_1_n_0
    SLICE_X66Y281        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.155 r  u1/result_OBUF[31]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.181    u1/result_OBUF[31]_inst_i_1_n_0
    SLICE_X66Y282        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.196 r  u1/result_OBUF[39]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.222    u1/result_OBUF[39]_inst_i_1_n_0
    SLICE_X66Y283        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     5.304 r  u1/result_OBUF[47]_inst_i_1/O[3]
                         net (fo=1, routed)           1.936     7.240    result_OBUF[43]
    E8                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.927     8.167 r  result_OBUF[43]_inst/O
                         net (fo=0)                   0.000     8.167    result[43]
    E8                                                                r  result[43] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/p_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            result[49]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.234ns  (logic 1.587ns (30.318%)  route 3.647ns (69.682%))
  Logic Levels:           8  (CARRY8=5 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.676ns (routing 0.781ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.100     0.100    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.652 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.702    clk_wiz/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.702 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.086    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.959 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.204    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.232 r  clk_wiz/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=24, routed)          1.676     2.908    u1/p_reg/CLK
    DSP48E2_X6Y113       DSP_OUTPUT                                   r  u1/p_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y113       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[1])
                                                      0.214     3.122 r  u1/p_reg/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.671     3.793    u1/p1_padded[17]
    SLICE_X66Y280        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.104     3.897 r  u1/result_OBUF[23]_inst_i_7/O
                         net (fo=2, routed)           0.928     4.826    u1/result_OBUF[23]_inst_i_7_n_0
    SLICE_X66Y280        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.123     4.949 r  u1/result_OBUF[23]_inst_i_14/O
                         net (fo=1, routed)           0.010     4.959    u1/result_OBUF[23]_inst_i_14_n_0
    SLICE_X66Y280        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     5.114 r  u1/result_OBUF[23]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.140    u1/result_OBUF[23]_inst_i_1_n_0
    SLICE_X66Y281        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.155 r  u1/result_OBUF[31]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.181    u1/result_OBUF[31]_inst_i_1_n_0
    SLICE_X66Y282        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.196 r  u1/result_OBUF[39]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.222    u1/result_OBUF[39]_inst_i_1_n_0
    SLICE_X66Y283        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.237 r  u1/result_OBUF[47]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.263    u0/CO[0]
    SLICE_X66Y284        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     5.339 r  u0/result_OBUF[55]_inst_i_1/O[1]
                         net (fo=1, routed)           1.934     7.273    result_OBUF[49]
    K13                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.870     8.142 r  result_OBUF[49]_inst/O
                         net (fo=0)                   0.000     8.142    result[49]
    K13                                                               r  result[49] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/p_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            result[52]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.057ns  (logic 1.620ns (32.040%)  route 3.437ns (67.960%))
  Logic Levels:           8  (CARRY8=5 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.676ns (routing 0.781ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.100     0.100    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.652 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.702    clk_wiz/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.702 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.086    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.959 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.204    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.232 r  clk_wiz/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=24, routed)          1.676     2.908    u1/p_reg/CLK
    DSP48E2_X6Y113       DSP_OUTPUT                                   r  u1/p_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y113       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[1])
                                                      0.214     3.122 r  u1/p_reg/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.671     3.793    u1/p1_padded[17]
    SLICE_X66Y280        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.104     3.897 r  u1/result_OBUF[23]_inst_i_7/O
                         net (fo=2, routed)           0.928     4.826    u1/result_OBUF[23]_inst_i_7_n_0
    SLICE_X66Y280        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.123     4.949 r  u1/result_OBUF[23]_inst_i_14/O
                         net (fo=1, routed)           0.010     4.959    u1/result_OBUF[23]_inst_i_14_n_0
    SLICE_X66Y280        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     5.114 r  u1/result_OBUF[23]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.140    u1/result_OBUF[23]_inst_i_1_n_0
    SLICE_X66Y281        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.155 r  u1/result_OBUF[31]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.181    u1/result_OBUF[31]_inst_i_1_n_0
    SLICE_X66Y282        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.196 r  u1/result_OBUF[39]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.222    u1/result_OBUF[39]_inst_i_1_n_0
    SLICE_X66Y283        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.237 r  u1/result_OBUF[47]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.263    u0/CO[0]
    SLICE_X66Y284        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     5.349 r  u0/result_OBUF[55]_inst_i_1/O[4]
                         net (fo=1, routed)           1.724     7.073    result_OBUF[52]
    K12                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.893     7.966 r  result_OBUF[52]_inst/O
                         net (fo=0)                   0.000     7.966    result[52]
    K12                                                               r  result[52] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/p_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            result[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.007ns  (logic 1.598ns (31.913%)  route 3.409ns (68.087%))
  Logic Levels:           5  (CARRY8=2 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.676ns (routing 0.781ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.100     0.100    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.652 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.702    clk_wiz/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.702 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.086    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.959 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.204    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.232 r  clk_wiz/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=24, routed)          1.676     2.908    u1/p_reg/CLK
    DSP48E2_X6Y113       DSP_OUTPUT                                   r  u1/p_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y113       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[1])
                                                      0.214     3.122 r  u1/p_reg/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.671     3.793    u1/p1_padded[17]
    SLICE_X66Y280        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.104     3.897 r  u1/result_OBUF[23]_inst_i_7/O
                         net (fo=2, routed)           0.928     4.826    u1/result_OBUF[23]_inst_i_7_n_0
    SLICE_X66Y280        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.123     4.949 r  u1/result_OBUF[23]_inst_i_14/O
                         net (fo=1, routed)           0.010     4.959    u1/result_OBUF[23]_inst_i_14_n_0
    SLICE_X66Y280        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     5.114 r  u1/result_OBUF[23]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.140    u1/result_OBUF[23]_inst_i_1_n_0
    SLICE_X66Y281        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     5.256 r  u1/result_OBUF[31]_inst_i_1/O[7]
                         net (fo=1, routed)           1.774     7.030    result_OBUF[31]
    H12                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.886     7.915 r  result_OBUF[31]_inst/O
                         net (fo=0)                   0.000     7.915    result[31]
    H12                                                               r  result[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/p_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            result[60]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.930ns  (logic 1.670ns (33.879%)  route 3.260ns (66.121%))
  Logic Levels:           9  (CARRY8=6 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.676ns (routing 0.781ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.100     0.100    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.652 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.702    clk_wiz/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.702 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.086    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.959 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.204    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.232 r  clk_wiz/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=24, routed)          1.676     2.908    u1/p_reg/CLK
    DSP48E2_X6Y113       DSP_OUTPUT                                   r  u1/p_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y113       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[1])
                                                      0.214     3.122 r  u1/p_reg/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.671     3.793    u1/p1_padded[17]
    SLICE_X66Y280        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.104     3.897 r  u1/result_OBUF[23]_inst_i_7/O
                         net (fo=2, routed)           0.928     4.826    u1/result_OBUF[23]_inst_i_7_n_0
    SLICE_X66Y280        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.123     4.949 r  u1/result_OBUF[23]_inst_i_14/O
                         net (fo=1, routed)           0.010     4.959    u1/result_OBUF[23]_inst_i_14_n_0
    SLICE_X66Y280        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     5.114 r  u1/result_OBUF[23]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.140    u1/result_OBUF[23]_inst_i_1_n_0
    SLICE_X66Y281        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.155 r  u1/result_OBUF[31]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.181    u1/result_OBUF[31]_inst_i_1_n_0
    SLICE_X66Y282        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.196 r  u1/result_OBUF[39]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.222    u1/result_OBUF[39]_inst_i_1_n_0
    SLICE_X66Y283        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.237 r  u1/result_OBUF[47]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.263    u0/CO[0]
    SLICE_X66Y284        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.278 r  u0/result_OBUF[55]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.304    u0/result_OBUF[55]_inst_i_1_n_0
    SLICE_X66Y285        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     5.390 r  u0/result_OBUF[63]_inst_i_1/O[4]
                         net (fo=1, routed)           1.521     6.911    result_OBUF[60]
    A9                   OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.928     7.839 r  result_OBUF[60]_inst/O
                         net (fo=0)                   0.000     7.839    result[60]
    A9                                                                r  result[60] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/p_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            result[61]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.902ns  (logic 1.657ns (33.798%)  route 3.245ns (66.202%))
  Logic Levels:           9  (CARRY8=6 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.676ns (routing 0.781ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.100     0.100    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.652 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.702    clk_wiz/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.702 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.086    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.959 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.204    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.232 r  clk_wiz/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=24, routed)          1.676     2.908    u1/p_reg/CLK
    DSP48E2_X6Y113       DSP_OUTPUT                                   r  u1/p_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y113       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[1])
                                                      0.214     3.122 r  u1/p_reg/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.671     3.793    u1/p1_padded[17]
    SLICE_X66Y280        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.104     3.897 r  u1/result_OBUF[23]_inst_i_7/O
                         net (fo=2, routed)           0.928     4.826    u1/result_OBUF[23]_inst_i_7_n_0
    SLICE_X66Y280        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.123     4.949 r  u1/result_OBUF[23]_inst_i_14/O
                         net (fo=1, routed)           0.010     4.959    u1/result_OBUF[23]_inst_i_14_n_0
    SLICE_X66Y280        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     5.114 r  u1/result_OBUF[23]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.140    u1/result_OBUF[23]_inst_i_1_n_0
    SLICE_X66Y281        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.155 r  u1/result_OBUF[31]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.181    u1/result_OBUF[31]_inst_i_1_n_0
    SLICE_X66Y282        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.196 r  u1/result_OBUF[39]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.222    u1/result_OBUF[39]_inst_i_1_n_0
    SLICE_X66Y283        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.237 r  u1/result_OBUF[47]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.263    u0/CO[0]
    SLICE_X66Y284        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.278 r  u0/result_OBUF[55]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.304    u0/result_OBUF[55]_inst_i_1_n_0
    SLICE_X66Y285        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     5.420 r  u0/result_OBUF[63]_inst_i_1/O[5]
                         net (fo=1, routed)           1.506     6.926    result_OBUF[61]
    G13                  OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.885     7.810 r  result_OBUF[61]_inst/O
                         net (fo=0)                   0.000     7.810    result[61]
    G13                                                               r  result[61] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/p_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            result[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.892ns  (logic 1.583ns (32.357%)  route 3.309ns (67.643%))
  Logic Levels:           5  (CARRY8=2 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.676ns (routing 0.781ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.100     0.100    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.652 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.702    clk_wiz/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.702 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.086    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.959 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.204    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.232 r  clk_wiz/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=24, routed)          1.676     2.908    u1/p_reg/CLK
    DSP48E2_X6Y113       DSP_OUTPUT                                   r  u1/p_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y113       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[1])
                                                      0.214     3.122 r  u1/p_reg/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.671     3.793    u1/p1_padded[17]
    SLICE_X66Y280        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.104     3.897 r  u1/result_OBUF[23]_inst_i_7/O
                         net (fo=2, routed)           0.928     4.826    u1/result_OBUF[23]_inst_i_7_n_0
    SLICE_X66Y280        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.123     4.949 r  u1/result_OBUF[23]_inst_i_14/O
                         net (fo=1, routed)           0.010     4.959    u1/result_OBUF[23]_inst_i_14_n_0
    SLICE_X66Y280        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     5.114 r  u1/result_OBUF[23]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.140    u1/result_OBUF[23]_inst_i_1_n_0
    SLICE_X66Y281        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     5.216 r  u1/result_OBUF[31]_inst_i_1/O[1]
                         net (fo=1, routed)           1.674     6.890    result_OBUF[25]
    C11                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.911     7.800 r  result_OBUF[25]_inst/O
                         net (fo=0)                   0.000     7.800    result[25]
    C11                                                               r  result[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/p_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            result[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.847ns  (logic 1.623ns (33.484%)  route 3.224ns (66.516%))
  Logic Levels:           5  (CARRY8=2 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.676ns (routing 0.781ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.100     0.100    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.652 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.702    clk_wiz/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.702 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.086    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.959 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.204    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.232 r  clk_wiz/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=24, routed)          1.676     2.908    u1/p_reg/CLK
    DSP48E2_X6Y113       DSP_OUTPUT                                   r  u1/p_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y113       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[1])
                                                      0.214     3.122 r  u1/p_reg/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.671     3.793    u1/p1_padded[17]
    SLICE_X66Y280        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.104     3.897 r  u1/result_OBUF[23]_inst_i_7/O
                         net (fo=2, routed)           0.928     4.826    u1/result_OBUF[23]_inst_i_7_n_0
    SLICE_X66Y280        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.123     4.949 r  u1/result_OBUF[23]_inst_i_14/O
                         net (fo=1, routed)           0.010     4.959    u1/result_OBUF[23]_inst_i_14_n_0
    SLICE_X66Y280        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     5.114 r  u1/result_OBUF[23]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.140    u1/result_OBUF[23]_inst_i_1_n_0
    SLICE_X66Y281        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     5.256 r  u1/result_OBUF[31]_inst_i_1/O[5]
                         net (fo=1, routed)           1.589     6.845    result_OBUF[29]
    D10                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.911     7.755 r  result_OBUF[29]_inst/O
                         net (fo=0)                   0.000     7.755    result[29]
    D10                                                               r  result[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/p_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            result[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.836ns  (logic 1.558ns (32.221%)  route 3.278ns (67.779%))
  Logic Levels:           5  (CARRY8=2 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.676ns (routing 0.781ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.100     0.100    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.652 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.702    clk_wiz/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.702 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.086    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.959 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.204    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.232 r  clk_wiz/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=24, routed)          1.676     2.908    u1/p_reg/CLK
    DSP48E2_X6Y113       DSP_OUTPUT                                   r  u1/p_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y113       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[1])
                                                      0.214     3.122 r  u1/p_reg/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.671     3.793    u1/p1_padded[17]
    SLICE_X66Y280        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.104     3.897 r  u1/result_OBUF[23]_inst_i_7/O
                         net (fo=2, routed)           0.928     4.826    u1/result_OBUF[23]_inst_i_7_n_0
    SLICE_X66Y280        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.123     4.949 r  u1/result_OBUF[23]_inst_i_14/O
                         net (fo=1, routed)           0.010     4.959    u1/result_OBUF[23]_inst_i_14_n_0
    SLICE_X66Y280        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     5.114 r  u1/result_OBUF[23]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.140    u1/result_OBUF[23]_inst_i_1_n_0
    SLICE_X66Y281        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.196 r  u1/result_OBUF[31]_inst_i_1/O[0]
                         net (fo=1, routed)           1.643     6.839    result_OBUF[24]
    D12                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.906     7.745 r  result_OBUF[24]_inst/O
                         net (fo=0)                   0.000     7.745    result[24]
    D12                                                               r  result[24] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u3/p_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.139ns  (logic 0.533ns (46.813%)  route 0.606ns (53.187%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.980ns (routing 0.428ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.079     0.079    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.311     0.390 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.430    clk_wiz/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.430 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.626    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.856 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.002    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.019 r  clk_wiz/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=24, routed)          0.980     1.999    u3/p_reg/CLK
    DSP48E2_X7Y113       DSP_OUTPUT                                   r  u3/p_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y113       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[0])
                                                      0.111     2.110 r  u3/p_reg/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.606     2.716    result_OBUF[0]
    D17                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.422     3.138 r  result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.138    result[0]
    D17                                                               r  result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/p_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.156ns  (logic 0.526ns (45.487%)  route 0.630ns (54.513%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.980ns (routing 0.428ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.079     0.079    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.311     0.390 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.430    clk_wiz/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.430 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.626    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.856 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.002    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.019 r  clk_wiz/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=24, routed)          0.980     1.999    u3/p_reg/CLK
    DSP48E2_X7Y113       DSP_OUTPUT                                   r  u3/p_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y113       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[1])
                                                      0.106     2.105 r  u3/p_reg/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.630     2.735    result_OBUF[1]
    C17                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.420     3.155 r  result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.155    result[1]
    C17                                                               r  result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/p_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.159ns  (logic 0.552ns (47.637%)  route 0.607ns (52.363%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.980ns (routing 0.428ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.079     0.079    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.311     0.390 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.430    clk_wiz/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.430 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.626    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.856 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.002    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.019 r  clk_wiz/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=24, routed)          0.980     1.999    u3/p_reg/CLK
    DSP48E2_X7Y113       DSP_OUTPUT                                   r  u3/p_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y113       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[5])
                                                      0.099     2.098 r  u3/p_reg/DSP_OUTPUT_INST/P[5]
                         net (fo=1, routed)           0.607     2.705    result_OBUF[5]
    C12                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.453     3.158 r  result_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.158    result[5]
    C12                                                               r  result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/p_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.170ns  (logic 0.543ns (46.391%)  route 0.627ns (53.609%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.980ns (routing 0.428ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.079     0.079    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.311     0.390 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.430    clk_wiz/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.430 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.626    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.856 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.002    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.019 r  clk_wiz/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=24, routed)          0.980     1.999    u3/p_reg/CLK
    DSP48E2_X7Y113       DSP_OUTPUT                                   r  u3/p_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y113       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[3])
                                                      0.105     2.104 r  u3/p_reg/DSP_OUTPUT_INST/P[3]
                         net (fo=1, routed)           0.627     2.731    result_OBUF[3]
    C16                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.438     3.168 r  result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.168    result[3]
    C16                                                               r  result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/p_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.178ns  (logic 0.565ns (47.967%)  route 0.613ns (52.033%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.980ns (routing 0.428ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.079     0.079    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.311     0.390 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.430    clk_wiz/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.430 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.626    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.856 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.002    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.019 r  clk_wiz/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=24, routed)          0.980     1.999    u3/p_reg/CLK
    DSP48E2_X7Y113       DSP_OUTPUT                                   r  u3/p_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y113       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[4])
                                                      0.110     2.109 r  u3/p_reg/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.613     2.722    result_OBUF[4]
    C13                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.455     3.177 r  result_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.177    result[4]
    C13                                                               r  result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/p_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            result[48]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.188ns  (logic 0.505ns (42.507%)  route 0.683ns (57.493%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.979ns (routing 0.428ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.079     0.079    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.311     0.390 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.430    clk_wiz/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.430 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.626    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.856 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.002    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.019 r  clk_wiz/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=24, routed)          0.979     1.998    u2/p_reg/CLK
    DSP48E2_X7Y112       DSP_OUTPUT                                   r  u2/p_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y112       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[31])
                                                      0.109     2.107 r  u2/p_reg/DSP_OUTPUT_INST/P[31]
                         net (fo=2, routed)           0.132     2.239    u0/result_OBUF[55]_inst_i_1_0[0]
    SLICE_X66Y284        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.014     2.253 r  u0/result_OBUF[55]_inst_i_2/O
                         net (fo=1, routed)           0.008     2.261    u0/result_OBUF[55]_inst_i_2_n_0
    SLICE_X66Y284        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.018     2.279 r  u0/result_OBUF[55]_inst_i_1/O[0]
                         net (fo=1, routed)           0.543     2.822    result_OBUF[48]
    L14                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.364     3.186 r  result_OBUF[48]_inst/O
                         net (fo=0)                   0.000     3.186    result[48]
    L14                                                               r  result[48] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/p_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            result[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.208ns  (logic 0.539ns (44.633%)  route 0.669ns (55.367%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.980ns (routing 0.428ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.079     0.079    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.311     0.390 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.430    clk_wiz/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.430 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.626    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.856 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.002    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.019 r  clk_wiz/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=24, routed)          0.980     1.999    u3/p_reg/CLK
    DSP48E2_X7Y113       DSP_OUTPUT                                   r  u3/p_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y113       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[9])
                                                      0.085     2.084 r  u3/p_reg/DSP_OUTPUT_INST/P[9]
                         net (fo=1, routed)           0.669     2.753    result_OBUF[9]
    B13                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.454     3.207 r  result_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.207    result[9]
    B13                                                               r  result[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/p_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.218ns  (logic 0.558ns (45.795%)  route 0.660ns (54.205%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.980ns (routing 0.428ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.079     0.079    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.311     0.390 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.430    clk_wiz/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.430 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.626    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.856 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.002    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.019 r  clk_wiz/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=24, routed)          0.980     1.999    u3/p_reg/CLK
    DSP48E2_X7Y113       DSP_OUTPUT                                   r  u3/p_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y113       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[7])
                                                      0.088     2.087 r  u3/p_reg/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.660     2.747    result_OBUF[7]
    A12                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.470     3.217 r  result_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.217    result[7]
    A12                                                               r  result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/p_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            result[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.220ns  (logic 0.541ns (44.347%)  route 0.679ns (55.653%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.980ns (routing 0.428ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.079     0.079    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.311     0.390 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.430    clk_wiz/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.430 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.626    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.856 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.002    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.019 r  clk_wiz/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=24, routed)          0.980     1.999    u3/p_reg/CLK
    DSP48E2_X7Y113       DSP_OUTPUT                                   r  u3/p_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y113       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[8])
                                                      0.087     2.086 r  u3/p_reg/DSP_OUTPUT_INST/P[8]
                         net (fo=1, routed)           0.679     2.765    result_OBUF[8]
    B14                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.454     3.219 r  result_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.219    result[8]
    B14                                                               r  result[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/p_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.223ns  (logic 0.562ns (45.937%)  route 0.661ns (54.062%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.980ns (routing 0.428ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH12                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.079     0.079    clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.311     0.390 r  clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.430    clk_wiz/inst/clkin1_ibufds/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.430 r  clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.626    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.856 r  clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.002    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.019 r  clk_wiz/inst/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=24, routed)          0.980     1.999    u3/p_reg/CLK
    DSP48E2_X7Y113       DSP_OUTPUT                                   r  u3/p_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y113       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[6])
                                                      0.090     2.089 r  u3/p_reg/DSP_OUTPUT_INST/P[6]
                         net (fo=1, routed)           0.661     2.750    result_OBUF[6]
    A13                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.472     3.222 r  result_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.222    result[6]
    A13                                                               r  result[6] (OUT)
  -------------------------------------------------------------------    -------------------





