<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a35tcpg236-1" LaunchTime="1758287888">
  <File Type="REPORTS-TCL" Name="Fpga_and_MCU_Test1_wrapper_reports.tcl"/>
  <File Type="ROUTE-PWR-SUM" Name="Fpga_and_MCU_Test1_wrapper_power_summary_routed.pb"/>
  <File Type="BITSTR-MMI" Name="Fpga_and_MCU_Test1_wrapper.mmi"/>
  <File Type="OPT-DRC" Name="Fpga_and_MCU_Test1_wrapper_drc_opted.rpt"/>
  <File Type="BG-DRC" Name="Fpga_and_MCU_Test1_wrapper.drc"/>
  <File Type="ROUTE-STATUS-PB" Name="Fpga_and_MCU_Test1_wrapper_route_status.pb"/>
  <File Type="BG-BGN" Name="Fpga_and_MCU_Test1_wrapper.bgn"/>
  <File Type="PLACE-UTIL" Name="Fpga_and_MCU_Test1_wrapper_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="Fpga_and_MCU_Test1_wrapper_utilization_placed.pb"/>
  <File Type="PLACE-IO" Name="Fpga_and_MCU_Test1_wrapper_io_placed.rpt"/>
  <File Type="BG-BIN" Name="Fpga_and_MCU_Test1_wrapper.bin"/>
  <File Type="PLACE-CTRL" Name="Fpga_and_MCU_Test1_wrapper_control_sets_placed.rpt"/>
  <File Type="ROUTE-PWR-RPX" Name="Fpga_and_MCU_Test1_wrapper_power_routed.rpx"/>
  <File Type="ROUTE-DCP" Name="Fpga_and_MCU_Test1_wrapper_routed.dcp"/>
  <File Type="BITSTR-MSK" Name="Fpga_and_MCU_Test1_wrapper.msk"/>
  <File Type="BITSTR-RBT" Name="Fpga_and_MCU_Test1_wrapper.rbt"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="Fpga_and_MCU_Test1_wrapper_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-RPX" Name="Fpga_and_MCU_Test1_wrapper_timing_summary_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="Fpga_and_MCU_Test1_wrapper_route_status.rpt"/>
  <File Type="PA-TCL" Name="Fpga_and_MCU_Test1_wrapper.tcl"/>
  <File Type="ROUTE-PWR" Name="Fpga_and_MCU_Test1_wrapper_power_routed.rpt"/>
  <File Type="ROUTE-DRC" Name="Fpga_and_MCU_Test1_wrapper_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-RPX" Name="Fpga_and_MCU_Test1_wrapper_drc_routed.rpx"/>
  <File Type="ROUTE-DRC-PB" Name="Fpga_and_MCU_Test1_wrapper_drc_routed.pb"/>
  <File Type="BITSTR-SYSDEF" Name="Fpga_and_MCU_Test1_wrapper.sysdef"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="Fpga_and_MCU_Test1_wrapper_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="Fpga_and_MCU_Test1_wrapper_methodology_drc_routed.rpx"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="Fpga_and_MCU_Test1_wrapper.ltx"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="Fpga_and_MCU_Test1_wrapper_methodology_drc_routed.pb"/>
  <File Type="ROUTE-SIMILARITY" Name="Fpga_and_MCU_Test1_wrapper_incremental_reuse_routed.rpt"/>
  <File Type="RDI-RDI" Name="Fpga_and_MCU_Test1_wrapper.vdi"/>
  <File Type="ROUTE-CLK" Name="Fpga_and_MCU_Test1_wrapper_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW" Name="Fpga_and_MCU_Test1_wrapper_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="Fpga_and_MCU_Test1_wrapper_bus_skew_routed.rpx"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="Fpga_and_MCU_Test1_wrapper_bus_skew_routed.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="Fpga_and_MCU_Test1_wrapper_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="Fpga_and_MCU_Test1_wrapper_timing_summary_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="Fpga_and_MCU_Test1_wrapper_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW" Name="Fpga_and_MCU_Test1_wrapper_bus_skew_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-RPX" Name="Fpga_and_MCU_Test1_wrapper_bus_skew_postroute_physopted.rpx"/>
  <File Type="BG-BIT" Name="Fpga_and_MCU_Test1_wrapper.bit"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-PB" Name="Fpga_and_MCU_Test1_wrapper_bus_skew_postroute_physopted.pb"/>
  <File Type="BITSTR-NKY" Name="Fpga_and_MCU_Test1_wrapper.nky"/>
  <File Type="BITSTR-BMM" Name="Fpga_and_MCU_Test1_wrapper_bd.bmm"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="OPT-HWDEF" Name="Fpga_and_MCU_Test1_wrapper.hwdef"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="Fpga_and_MCU_Test1_wrapper_incremental_reuse_pre_placed.rpt"/>
  <File Type="ROUTE-ERROR-DCP" Name="Fpga_and_MCU_Test1_wrapper_routed_error.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="Fpga_and_MCU_Test1_wrapper_routed_bb.dcp"/>
  <File Type="ROUTE-TIMING-PB" Name="Fpga_and_MCU_Test1_wrapper_timing_summary_routed.pb"/>
  <File Type="OPT-DCP" Name="Fpga_and_MCU_Test1_wrapper_opt.dcp"/>
  <File Type="PLACE-DCP" Name="Fpga_and_MCU_Test1_wrapper_placed.dcp"/>
  <File Type="PWROPT-DCP" Name="Fpga_and_MCU_Test1_wrapper_pwropt.dcp"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="Fpga_and_MCU_Test1_wrapper_postplace_pwropt.dcp"/>
  <File Type="PHYSOPT-DCP" Name="Fpga_and_MCU_Test1_wrapper_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="Fpga_and_MCU_Test1_wrapper_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="Fpga_and_MCU_Test1_wrapper_postroute_physopt_bb.dcp"/>
  <File Type="PDI-FILE" Name="Fpga_and_MCU_Test1_wrapper.pdi"/>
  <File Type="BOOT-PDI-FILE" Name="Fpga_and_MCU_Test1_wrapper_boot.pdi"/>
  <File Type="PL-PDI-FILE" Name="Fpga_and_MCU_Test1_wrapper_pld.pdi"/>
  <File Type="RCFI_FILE" Name="Fpga_and_MCU_Test1_wrapper.rcfi"/>
  <File Type="CFI_FILE" Name="Fpga_and_MCU_Test1_wrapper.cfi"/>
  <File Type="RNPI_FILE" Name="Fpga_and_MCU_Test1_wrapper.rnpi"/>
  <File Type="NPI_FILE" Name="Fpga_and_MCU_Test1_wrapper.npi"/>
  <File Type="RBD_FILE" Name="Fpga_and_MCU_Test1_wrapper.rbd"/>
  <File Type="ROUTE-RQS" Name="Fpga_and_MCU_Test1_wrapper_routed.rqs"/>
  <File Type="POSTROUTE-PHYSOPT-RQS" Name="Fpga_and_MCU_Test1_wrapper_postroute_physopted.rqs"/>
  <File Type="ROUTE-RQS-RPT" Name="route_report_qor_suggestions_0.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-RQS-RPT" Name="postroute_physopt_report_qor_suggestions_0.rpt"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PPRDIR/../../SRAM TESTING/SRAM_Breadboard_Test7/SRAM_Breadboard_Test7.srcs/sources_1/new/BF_Data_Collector_Draft2.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Code/BITFLIP_formatter.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../UART/GNSS_Fetcher_Test/GNSS_Fetcher_Test.srcs/sources_1/new/GNSS_Fetcher_mod.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../UART/GNSS_Fetcher_Test/GNSS_Fetcher_Test.srcs/sources_1/new/GNSS_Sender.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Code/HK_formatter.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Code/I2C_full_sensor_data_fetcher.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../I2C/I2C_Test/I2C_Test.srcs/sources_1/new/I2Cmod.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../SRAM TESTING/SRAM_Breadboard_Test7/SRAM_Breadboard_Test7.srcs/sources_1/new/Pulse_Per_Second.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../SRAM TESTING/SRAM_Breadboard_Test7/SRAM_Breadboard_Test7.srcs/sources_1/new/Read7.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../SRAM TESTING/SRAM_Breadboard_Test4/SRAM_Breadboard_Test4.srcs/sources_1/new/RW_ROUTER4.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../UART/Read_GNSS/Read_GNSS.srcs/sources_1/new/Switchmod.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Code/TM_packet_sender.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Code/UART_RX_mod.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Code/UART_TX_mod.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../SRAM TESTING/SRAM_Breadboard_Test7/SRAM_Breadboard_Test7.srcs/sources_1/new/Write7.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Code/TC_Distributor.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/Fpga_and_MCU_Test1/Fpga_and_MCU_Test1.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/hdl/Fpga_and_MCU_Test1_wrapper.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PGENDIR/sources_1/bd/Fpga_and_MCU_Test1/hdl/Fpga_and_MCU_Test1_wrapper.vhd"/>
        <Attr Name="ImportTime" Val="1758287743"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="Fpga_and_MCU_Test1_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1" RelGenDir="$PGENDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/Constraints.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1" RelGenDir="$PGENDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PSRCDIR/utils_1/imports/synth_1/Fpga_and_MCU_Test1_wrapper.dcp">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="synth_1"/>
        <Attr Name="AutoDcp" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2024"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
    <Step Id="write_device_image"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="Fpga_and_MCU_Test1_UART_TXmod_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Fpga_and_MCU_Test1_Pulse_Per_Second_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Fpga_and_MCU_Test1_Read7_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Fpga_and_MCU_Test1_GNSS_Sender_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Fpga_and_MCU_Test1_BF_formatter_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Fpga_and_MCU_Test1_BF_Data_Collector_Dr_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Fpga_and_MCU_Test1_Switchmod_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Fpga_and_MCU_Test1_RW_ROUTER4_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Fpga_and_MCU_Test1_HK_formatter_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Fpga_and_MCU_Test1_Write7_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Fpga_and_MCU_Test1_GNSS_Fetcher_mod_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Fpga_and_MCU_Test1_I2Cmod_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Fpga_and_MCU_Test1_I2C_full_sensor_data_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Fpga_and_MCU_Test1_TM_packet_sender_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Fpga_and_MCU_Test1_TC_distributor_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Fpga_and_MCU_Test1_UART_RXmod_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Fpga_and_MCU_Test1_UART_RXmod_1_0"/>
</GenRun>
