\hypertarget{pmu__17xx__40xx_8h}{}\section{pmu\+\_\+17xx\+\_\+40xx.\+h File Reference}
\label{pmu__17xx__40xx_8h}\index{pmu\+\_\+17xx\+\_\+40xx.\+h@{pmu\+\_\+17xx\+\_\+40xx.\+h}}
This graph shows which files directly or indirectly include this file\+:
% FIG 0
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structLPC__PMU__T}{L\+P\+C\+\_\+\+P\+M\+U\+\_\+T}
\begin{DoxyCompactList}\small\item\em L\+P\+C17xx\+\_\+40xx Power Management Unit register block structure. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group__PMU__17XX__40XX_gaf798eacf7261001d57b70bf4c3b9b863}{P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+B\+O\+D\+R\+P\+M\+\_\+\+F\+L\+AG}~(1 $<$$<$ 2)
\item 
\#define \hyperlink{group__PMU__17XX__40XX_ga542e24814279146e498ede308451d699}{P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+B\+O\+G\+D\+\_\+\+F\+L\+AG}~(1 $<$$<$ 3)
\item 
\#define \hyperlink{group__PMU__17XX__40XX_gad8a99ac828a3f50ca487efb9bab7cba1}{P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+B\+O\+R\+D\+\_\+\+F\+L\+AG}~(1 $<$$<$ 4)
\item 
\#define \hyperlink{group__PMU__17XX__40XX_ga81cd6baf090cf4649f51538b59e2e4af}{P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+D\+P\+D\+F\+L\+AG}~(1 $<$$<$ 11)
\item 
\#define \hyperlink{group__PMU__17XX__40XX_ga35db160b23010e0f598641f1f40ebd15}{P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+D\+S\+F\+L\+AG}~(1 $<$$<$ 9)
\item 
\#define \hyperlink{group__PMU__17XX__40XX_gabad3cddc54f9c1cdd8128ec65fc50691}{P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+P\+D\+F\+L\+AG}~(1 $<$$<$ 10)
\item 
\#define \hyperlink{group__PMU__17XX__40XX_ga68db97d4dfb92acf82b041ddbbfa692d}{P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+P\+M0\+\_\+\+F\+L\+AG}~(1 $<$$<$ 0)
\item 
\#define \hyperlink{group__PMU__17XX__40XX_gadd225d4b566562b24c0ccc3d8efa7372}{P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+P\+M1\+\_\+\+F\+L\+AG}~(1 $<$$<$ 1)
\item 
\#define \hyperlink{group__PMU__17XX__40XX_gabcad2ba661df07512a8facf72ad718a3}{P\+M\+U\+\_\+\+P\+C\+O\+N\+\_\+\+S\+M\+F\+L\+AG}~(1 $<$$<$ 8)
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef enum \hyperlink{group__PMU__17XX__40XX_gae5e1b53b190a2a25a80b4a6e93c55fa5}{C\+H\+I\+P\+\_\+\+P\+M\+U\+\_\+\+M\+C\+U\+P\+O\+W\+ER} \hyperlink{group__PMU__17XX__40XX_ga724dd269fe2bbc43740331f35c3bf463}{C\+H\+I\+P\+\_\+\+P\+M\+U\+\_\+\+M\+C\+U\+P\+O\+W\+E\+R\+\_\+T}
\begin{DoxyCompactList}\small\item\em L\+P\+C17xx\+\_\+40xx low power mode type definitions. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \hyperlink{group__PMU__17XX__40XX_gae5e1b53b190a2a25a80b4a6e93c55fa5}{C\+H\+I\+P\+\_\+\+P\+M\+U\+\_\+\+M\+C\+U\+P\+O\+W\+ER} \{ \hyperlink{group__PMU__17XX__40XX_ggae5e1b53b190a2a25a80b4a6e93c55fa5a642a6452710738e476df4c9873f8d53c}{P\+M\+U\+\_\+\+M\+C\+U\+\_\+\+S\+L\+E\+EP} = 0, 
\hyperlink{group__PMU__17XX__40XX_ggae5e1b53b190a2a25a80b4a6e93c55fa5a520bf4cb3d4ae81e7fc2b6da77117089}{P\+M\+U\+\_\+\+M\+C\+U\+\_\+\+D\+E\+E\+P\+\_\+\+S\+L\+E\+EP}, 
\hyperlink{group__PMU__17XX__40XX_ggae5e1b53b190a2a25a80b4a6e93c55fa5ae57e035fd3a4f9fa956fbc8668030f8d}{P\+M\+U\+\_\+\+M\+C\+U\+\_\+\+P\+O\+W\+E\+R\+\_\+\+D\+O\+WN}, 
\hyperlink{group__PMU__17XX__40XX_ggae5e1b53b190a2a25a80b4a6e93c55fa5a23fed3c82386a96e38fcf19bc6ec20a6}{P\+M\+U\+\_\+\+M\+C\+U\+\_\+\+D\+E\+E\+P\+\_\+\+P\+W\+R\+D\+O\+WN}
 \}\begin{DoxyCompactList}\small\item\em L\+P\+C17xx\+\_\+40xx low power mode type definitions. \end{DoxyCompactList}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group__PMU__17XX__40XX_gad145abba9dc403d8db57c6b328f8d0c4}{Chip\+\_\+\+P\+M\+U\+\_\+\+Deep\+Power\+Down\+State} (\hyperlink{structLPC__PMU__T}{L\+P\+C\+\_\+\+P\+M\+U\+\_\+T} $\ast$p\+P\+MU)
\begin{DoxyCompactList}\small\item\em Enter M\+CU Deep Power down mode. \end{DoxyCompactList}\item 
void \hyperlink{group__PMU__17XX__40XX_gaf45cdc5409ccf675212a077341e80506}{Chip\+\_\+\+P\+M\+U\+\_\+\+Deep\+Sleep\+State} (\hyperlink{structLPC__PMU__T}{L\+P\+C\+\_\+\+P\+M\+U\+\_\+T} $\ast$p\+P\+MU)
\begin{DoxyCompactList}\small\item\em Enter M\+CU Deep Sleep mode. \end{DoxyCompactList}\item 
void \hyperlink{group__PMU__17XX__40XX_gaa99405714fbc2707643ea8dd36895a26}{Chip\+\_\+\+P\+M\+U\+\_\+\+Power\+Down\+State} (\hyperlink{structLPC__PMU__T}{L\+P\+C\+\_\+\+P\+M\+U\+\_\+T} $\ast$p\+P\+MU)
\begin{DoxyCompactList}\small\item\em Enter M\+CU Power down mode. \end{DoxyCompactList}\item 
void \hyperlink{group__PMU__17XX__40XX_gaca883204092fcbc6e4705a3461029220}{Chip\+\_\+\+P\+M\+U\+\_\+\+Sleep} (\hyperlink{structLPC__PMU__T}{L\+P\+C\+\_\+\+P\+M\+U\+\_\+T} $\ast$p\+P\+MU, \hyperlink{group__PMU__17XX__40XX_ga724dd269fe2bbc43740331f35c3bf463}{C\+H\+I\+P\+\_\+\+P\+M\+U\+\_\+\+M\+C\+U\+P\+O\+W\+E\+R\+\_\+T} Sleep\+Mode)
\begin{DoxyCompactList}\small\item\em Place the M\+CU in a low power state. \end{DoxyCompactList}\item 
void \hyperlink{group__PMU__17XX__40XX_ga8b2198dfa41da8da19c47a3b7d51283a}{Chip\+\_\+\+P\+M\+U\+\_\+\+Sleep\+State} (\hyperlink{structLPC__PMU__T}{L\+P\+C\+\_\+\+P\+M\+U\+\_\+T} $\ast$p\+P\+MU)
\begin{DoxyCompactList}\small\item\em Enter M\+CU Sleep mode. \end{DoxyCompactList}\end{DoxyCompactItemize}
