xst -intstyle ise -ifn "C:/WORK/FPGA_Git_Repo/FPGA_Sample_Project/led_blink/led_blink/led_clocks.xst" -ofn "C:/WORK/FPGA_Git_Repo/FPGA_Sample_Project/led_blink/led_blink/led_clocks.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx9-csg324-3 led_clocks.ngc led_clocks.ngd  
map -intstyle ise -p xc6slx9-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o led_clocks_map.ncd led_clocks.ngd led_clocks.pcf 
par -w -intstyle ise -ol high -mt off led_clocks_map.ncd led_clocks.ncd led_clocks.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml led_clocks.twx led_clocks.ncd -o led_clocks.twr led_clocks.pcf 
