Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 04:07:46 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/GBM_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.017ns  (logic 2.135ns (35.485%)  route 3.882ns (64.515%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35410, unset)        0.787     0.787    <hidden>
                         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  <hidden>
                         net (fo=5, unplaced)         0.627     1.847    <hidden>
                         LUT3 (Prop_lut3_I0_O)        0.232     2.079 r  <hidden>
                         net (fo=107, unplaced)       0.448     2.527    <hidden>
                         LUT6 (Prop_lut6_I4_O)        0.105     2.632 f  <hidden>
                         net (fo=2, unplaced)         0.593     3.225    <hidden>
                         LUT4 (Prop_lut4_I1_O)        0.105     3.330 r  <hidden>
                         net (fo=1, unplaced)         0.000     3.330    <hidden>
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.774 r  <hidden>
                         net (fo=2, unplaced)         0.008     3.782    <hidden>
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.882 f  <hidden>
                         net (fo=2, unplaced)         0.781     4.663    <hidden>
                         LUT6 (Prop_lut6_I0_O)        0.105     4.768 f  <hidden>
                         net (fo=1, unplaced)         0.528     5.296    <hidden>
                         LUT4 (Prop_lut4_I2_O)        0.105     5.401 f  <hidden>
                         net (fo=1, unplaced)         0.000     5.401    <hidden>
                         MUXF7 (Prop_muxf7_I0_O)      0.173     5.574 f  <hidden>
                         net (fo=1, unplaced)         0.000     5.574    <hidden>
                         MUXF8 (Prop_muxf8_I1_O)      0.074     5.648 f  <hidden>
                         net (fo=2, unplaced)         0.251     5.899    <hidden>
                         LUT2 (Prop_lut2_I1_O)        0.259     6.158 r  <hidden>
                         net (fo=1, unplaced)         0.646     6.804    <hidden>
                         DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=35410, unset)        0.748     8.748    <hidden>
                         DSP48E1                                      r  <hidden>
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         DSP48E1 (Setup_dsp48e1_CLK_CARRYIN)
                                                     -1.103     7.609    <hidden>
  -------------------------------------------------------------------
                         required time                          7.609    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.017ns  (logic 2.135ns (35.485%)  route 3.882ns (64.515%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35410, unset)        0.787     0.787    <hidden>
                         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  <hidden>
                         net (fo=5, unplaced)         0.627     1.847    <hidden>
                         LUT3 (Prop_lut3_I0_O)        0.232     2.079 r  <hidden>
                         net (fo=107, unplaced)       0.448     2.527    <hidden>
                         LUT6 (Prop_lut6_I4_O)        0.105     2.632 f  <hidden>
                         net (fo=2, unplaced)         0.593     3.225    <hidden>
                         LUT4 (Prop_lut4_I1_O)        0.105     3.330 r  <hidden>
                         net (fo=1, unplaced)         0.000     3.330    <hidden>
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.774 r  <hidden>
                         net (fo=2, unplaced)         0.008     3.782    <hidden>
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.882 f  <hidden>
                         net (fo=2, unplaced)         0.781     4.663    <hidden>
                         LUT6 (Prop_lut6_I0_O)        0.105     4.768 f  <hidden>
                         net (fo=1, unplaced)         0.528     5.296    <hidden>
                         LUT4 (Prop_lut4_I2_O)        0.105     5.401 f  <hidden>
                         net (fo=1, unplaced)         0.000     5.401    <hidden>
                         MUXF7 (Prop_muxf7_I0_O)      0.173     5.574 f  <hidden>
                         net (fo=1, unplaced)         0.000     5.574    <hidden>
                         MUXF8 (Prop_muxf8_I1_O)      0.074     5.648 f  <hidden>
                         net (fo=2, unplaced)         0.251     5.899    <hidden>
                         LUT2 (Prop_lut2_I1_O)        0.259     6.158 r  <hidden>
                         net (fo=1, unplaced)         0.646     6.804    <hidden>
                         DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=35410, unset)        0.748     8.748    <hidden>
                         DSP48E1                                      r  <hidden>
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         DSP48E1 (Setup_dsp48e1_CLK_CARRYIN)
                                                     -1.103     7.609    <hidden>
  -------------------------------------------------------------------
                         required time                          7.609    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.017ns  (logic 2.135ns (35.485%)  route 3.882ns (64.515%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35410, unset)        0.787     0.787    <hidden>
                         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  <hidden>
                         net (fo=5, unplaced)         0.627     1.847    <hidden>
                         LUT3 (Prop_lut3_I0_O)        0.232     2.079 r  <hidden>
                         net (fo=107, unplaced)       0.448     2.527    <hidden>
                         LUT6 (Prop_lut6_I4_O)        0.105     2.632 f  <hidden>
                         net (fo=2, unplaced)         0.593     3.225    <hidden>
                         LUT4 (Prop_lut4_I1_O)        0.105     3.330 r  <hidden>
                         net (fo=1, unplaced)         0.000     3.330    <hidden>
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.774 r  <hidden>
                         net (fo=2, unplaced)         0.008     3.782    <hidden>
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.882 f  <hidden>
                         net (fo=2, unplaced)         0.781     4.663    <hidden>
                         LUT6 (Prop_lut6_I0_O)        0.105     4.768 f  <hidden>
                         net (fo=1, unplaced)         0.528     5.296    <hidden>
                         LUT4 (Prop_lut4_I2_O)        0.105     5.401 f  <hidden>
                         net (fo=1, unplaced)         0.000     5.401    <hidden>
                         MUXF7 (Prop_muxf7_I0_O)      0.173     5.574 f  <hidden>
                         net (fo=1, unplaced)         0.000     5.574    <hidden>
                         MUXF8 (Prop_muxf8_I1_O)      0.074     5.648 f  <hidden>
                         net (fo=2, unplaced)         0.251     5.899    <hidden>
                         LUT2 (Prop_lut2_I1_O)        0.259     6.158 r  <hidden>
                         net (fo=1, unplaced)         0.646     6.804    <hidden>
                         DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=35410, unset)        0.748     8.748    <hidden>
                         DSP48E1                                      r  <hidden>
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         DSP48E1 (Setup_dsp48e1_CLK_CARRYIN)
                                                     -1.103     7.609    <hidden>
  -------------------------------------------------------------------
                         required time                          7.609    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.017ns  (logic 2.135ns (35.485%)  route 3.882ns (64.515%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35410, unset)        0.787     0.787    <hidden>
                         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  <hidden>
                         net (fo=5, unplaced)         0.627     1.847    <hidden>
                         LUT3 (Prop_lut3_I0_O)        0.232     2.079 r  <hidden>
                         net (fo=107, unplaced)       0.448     2.527    <hidden>
                         LUT6 (Prop_lut6_I4_O)        0.105     2.632 f  <hidden>
                         net (fo=2, unplaced)         0.593     3.225    <hidden>
                         LUT4 (Prop_lut4_I1_O)        0.105     3.330 r  <hidden>
                         net (fo=1, unplaced)         0.000     3.330    <hidden>
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.774 r  <hidden>
                         net (fo=2, unplaced)         0.008     3.782    <hidden>
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.882 f  <hidden>
                         net (fo=2, unplaced)         0.781     4.663    <hidden>
                         LUT6 (Prop_lut6_I0_O)        0.105     4.768 f  <hidden>
                         net (fo=1, unplaced)         0.528     5.296    <hidden>
                         LUT4 (Prop_lut4_I2_O)        0.105     5.401 f  <hidden>
                         net (fo=1, unplaced)         0.000     5.401    <hidden>
                         MUXF7 (Prop_muxf7_I0_O)      0.173     5.574 f  <hidden>
                         net (fo=1, unplaced)         0.000     5.574    <hidden>
                         MUXF8 (Prop_muxf8_I1_O)      0.074     5.648 f  <hidden>
                         net (fo=2, unplaced)         0.251     5.899    <hidden>
                         LUT2 (Prop_lut2_I1_O)        0.259     6.158 r  <hidden>
                         net (fo=1, unplaced)         0.646     6.804    <hidden>
                         DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=35410, unset)        0.748     8.748    <hidden>
                         DSP48E1                                      r  <hidden>
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         DSP48E1 (Setup_dsp48e1_CLK_CARRYIN)
                                                     -1.103     7.609    <hidden>
  -------------------------------------------------------------------
                         required time                          7.609    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.860ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.216ns  (logic 1.676ns (32.135%)  route 3.540ns (67.865%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35410, unset)        0.787     0.787    <hidden>
                         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  <hidden>
                         net (fo=1, unplaced)         0.526     1.746    <hidden>
                         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.684     2.430 f  <hidden>
                         net (fo=71, unplaced)        1.031     3.461    <hidden>
                         LUT6 (Prop_lut6_I2_O)        0.244     3.705 f  <hidden>
                         net (fo=1, unplaced)         0.582     4.287    <hidden>
                         LUT6 (Prop_lut6_I3_O)        0.105     4.392 f  <hidden>
                         net (fo=1, unplaced)         0.347     4.739    <hidden>
                         LUT3 (Prop_lut3_I0_O)        0.105     4.844 f  <hidden>
                         net (fo=21, unplaced)        0.408     5.252    <hidden>
                         LUT2 (Prop_lut2_I1_O)        0.105     5.357 r  <hidden>
                         net (fo=2, unplaced)         0.646     6.003    <hidden>
                         DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=35410, unset)        0.748     8.748    <hidden>
                         DSP48E1                                      r  <hidden>
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         DSP48E1 (Setup_dsp48e1_CLK_OPMODE[0])
                                                     -1.850     6.862    <hidden>
  -------------------------------------------------------------------
                         required time                          6.862    
                         arrival time                          -6.003    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.860ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.216ns  (logic 1.676ns (32.135%)  route 3.540ns (67.865%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35410, unset)        0.787     0.787    <hidden>
                         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  <hidden>
                         net (fo=1, unplaced)         0.526     1.746    <hidden>
                         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.684     2.430 f  <hidden>
                         net (fo=71, unplaced)        1.031     3.461    <hidden>
                         LUT6 (Prop_lut6_I2_O)        0.244     3.705 f  <hidden>
                         net (fo=1, unplaced)         0.582     4.287    <hidden>
                         LUT6 (Prop_lut6_I3_O)        0.105     4.392 f  <hidden>
                         net (fo=1, unplaced)         0.347     4.739    <hidden>
                         LUT3 (Prop_lut3_I0_O)        0.105     4.844 f  <hidden>
                         net (fo=21, unplaced)        0.408     5.252    <hidden>
                         LUT2 (Prop_lut2_I1_O)        0.105     5.357 r  <hidden>
                         net (fo=2, unplaced)         0.646     6.003    <hidden>
                         DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=35410, unset)        0.748     8.748    <hidden>
                         DSP48E1                                      r  <hidden>
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         DSP48E1 (Setup_dsp48e1_CLK_OPMODE[1])
                                                     -1.850     6.862    <hidden>
  -------------------------------------------------------------------
                         required time                          6.862    
                         arrival time                          -6.003    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.860ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.216ns  (logic 1.676ns (32.135%)  route 3.540ns (67.865%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35410, unset)        0.787     0.787    <hidden>
                         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  <hidden>
                         net (fo=1, unplaced)         0.526     1.746    <hidden>
                         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.684     2.430 f  <hidden>
                         net (fo=71, unplaced)        1.031     3.461    <hidden>
                         LUT6 (Prop_lut6_I2_O)        0.244     3.705 f  <hidden>
                         net (fo=1, unplaced)         0.582     4.287    <hidden>
                         LUT6 (Prop_lut6_I3_O)        0.105     4.392 f  <hidden>
                         net (fo=1, unplaced)         0.347     4.739    <hidden>
                         LUT3 (Prop_lut3_I0_O)        0.105     4.844 f  <hidden>
                         net (fo=21, unplaced)        0.408     5.252    <hidden>
                         LUT2 (Prop_lut2_I1_O)        0.105     5.357 r  <hidden>
                         net (fo=2, unplaced)         0.646     6.003    <hidden>
                         DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=35410, unset)        0.748     8.748    <hidden>
                         DSP48E1                                      r  <hidden>
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         DSP48E1 (Setup_dsp48e1_CLK_OPMODE[2])
                                                     -1.850     6.862    <hidden>
  -------------------------------------------------------------------
                         required time                          6.862    
                         arrival time                          -6.003    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.860ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.216ns  (logic 1.676ns (32.135%)  route 3.540ns (67.865%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35410, unset)        0.787     0.787    <hidden>
                         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  <hidden>
                         net (fo=1, unplaced)         0.526     1.746    <hidden>
                         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.684     2.430 f  <hidden>
                         net (fo=71, unplaced)        1.031     3.461    <hidden>
                         LUT6 (Prop_lut6_I2_O)        0.244     3.705 f  <hidden>
                         net (fo=1, unplaced)         0.582     4.287    <hidden>
                         LUT6 (Prop_lut6_I3_O)        0.105     4.392 f  <hidden>
                         net (fo=1, unplaced)         0.347     4.739    <hidden>
                         LUT3 (Prop_lut3_I0_O)        0.105     4.844 f  <hidden>
                         net (fo=21, unplaced)        0.408     5.252    <hidden>
                         LUT2 (Prop_lut2_I1_O)        0.105     5.357 r  <hidden>
                         net (fo=2, unplaced)         0.646     6.003    <hidden>
                         DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=35410, unset)        0.748     8.748    <hidden>
                         DSP48E1                                      r  <hidden>
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         DSP48E1 (Setup_dsp48e1_CLK_OPMODE[3])
                                                     -1.850     6.862    <hidden>
  -------------------------------------------------------------------
                         required time                          6.862    
                         arrival time                          -6.003    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.860ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.216ns  (logic 1.676ns (32.135%)  route 3.540ns (67.865%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35410, unset)        0.787     0.787    <hidden>
                         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  <hidden>
                         net (fo=1, unplaced)         0.526     1.746    <hidden>
                         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.684     2.430 f  <hidden>
                         net (fo=71, unplaced)        1.031     3.461    <hidden>
                         LUT6 (Prop_lut6_I2_O)        0.244     3.705 f  <hidden>
                         net (fo=1, unplaced)         0.582     4.287    <hidden>
                         LUT6 (Prop_lut6_I3_O)        0.105     4.392 f  <hidden>
                         net (fo=1, unplaced)         0.347     4.739    <hidden>
                         LUT3 (Prop_lut3_I0_O)        0.105     4.844 f  <hidden>
                         net (fo=21, unplaced)        0.408     5.252    <hidden>
                         LUT2 (Prop_lut2_I1_O)        0.105     5.357 r  <hidden>
                         net (fo=2, unplaced)         0.646     6.003    <hidden>
                         DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=35410, unset)        0.748     8.748    <hidden>
                         DSP48E1                                      r  <hidden>
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         DSP48E1 (Setup_dsp48e1_CLK_OPMODE[0])
                                                     -1.850     6.862    <hidden>
  -------------------------------------------------------------------
                         required time                          6.862    
                         arrival time                          -6.003    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.860ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.216ns  (logic 1.676ns (32.135%)  route 3.540ns (67.865%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=35410, unset)        0.787     0.787    <hidden>
                         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  <hidden>
                         net (fo=1, unplaced)         0.526     1.746    <hidden>
                         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.684     2.430 f  <hidden>
                         net (fo=71, unplaced)        1.031     3.461    <hidden>
                         LUT6 (Prop_lut6_I2_O)        0.244     3.705 f  <hidden>
                         net (fo=1, unplaced)         0.582     4.287    <hidden>
                         LUT6 (Prop_lut6_I3_O)        0.105     4.392 f  <hidden>
                         net (fo=1, unplaced)         0.347     4.739    <hidden>
                         LUT3 (Prop_lut3_I0_O)        0.105     4.844 f  <hidden>
                         net (fo=21, unplaced)        0.408     5.252    <hidden>
                         LUT2 (Prop_lut2_I1_O)        0.105     5.357 r  <hidden>
                         net (fo=2, unplaced)         0.646     6.003    <hidden>
                         DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=35410, unset)        0.748     8.748    <hidden>
                         DSP48E1                                      r  <hidden>
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         DSP48E1 (Setup_dsp48e1_CLK_OPMODE[1])
                                                     -1.850     6.862    <hidden>
  -------------------------------------------------------------------
                         required time                          6.862    
                         arrival time                          -6.003    
  -------------------------------------------------------------------
                         slack                                  0.860    




