14:52:27 **** Incremental Build of configuration Nios II for project HINS_CPU_V1_0 ****
make all 
Info: Building ../HINS_CPU_V1_0_bsp/
D:/intelFPGA_lite/18.1/nios2eds/bin/gnu/H-x86_64-mingw32/bin/make --no-print-directory -C ../HINS_CPU_V1_0_bsp/
[BSP build complete]
Info: Compiling D:/github/adamShiau_FPGA/intel_IP/HINS/NIOS/HINS_CPU_V1_0/lib/asm330lhhx.c to obj/default//D/github/adamShiau_FPGA/intel_IP/HINS/NIOS/HINS_CPU_V1_0/lib/asm330lhhx.o
nios2-elf-gcc -xc -MP -MMD -c -ID:\github\adamShiau_FPGA\intel_IP\HINS\NIOS\HINS_CPU_V1_0\include -I../HINS_CPU_V1_0_bsp//HAL/inc -I../HINS_CPU_V1_0_bsp/ -I../HINS_CPU_V1_0_bsp//drivers/inc  -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_SINGLE_THREADED    -O0 -g -Wall   -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global  -o obj/default//D/github/adamShiau_FPGA/intel_IP/HINS/NIOS/HINS_CPU_V1_0/lib/asm330lhhx.o D:/github/adamShiau_FPGA/intel_IP/HINS/NIOS/HINS_CPU_V1_0/lib/asm330lhhx.c
In file included from D:\github\adamShiau_FPGA\intel_IP\HINS\NIOS\HINS_CPU_V1_0\include/asm330lhhx.h:9:0,
                 from D:/github/adamShiau_FPGA/intel_IP/HINS/NIOS/HINS_CPU_V1_0/lib/asm330lhhx.c:1:
D:\github\adamShiau_FPGA\intel_IP\HINS\NIOS\HINS_CPU_V1_0\include/common.h:26:0: warning: "DEBUG_PRINT" redefined
     #define DEBUG_PRINT(...) uart_printf_dbg(__VA_ARGS__)
 ^
D:\github\adamShiau_FPGA\intel_IP\HINS\NIOS\HINS_CPU_V1_0\include/common.h:15:0: note: this is the location of the previous definition
  #define DEBUG_PRINT
 ^
D:/github/adamShiau_FPGA/intel_IP/HINS/NIOS/HINS_CPU_V1_0/lib/asm330lhhx.c:190:14: warning: type defaults to 'int' in declaration of 'DELAY_NUM' [-Wimplicit-int]
 static const DELAY_NUM = 100000;
              ^
D:/github/adamShiau_FPGA/intel_IP/HINS/NIOS/HINS_CPU_V1_0/lib/asm330lhhx.c: In function 'init_ASM330LHHX':
D:/github/adamShiau_FPGA/intel_IP/HINS/NIOS/HINS_CPU_V1_0/lib/asm330lhhx.c:314:9: warning: implicit declaration of function 'usleep' [-Wimplicit-function-declaration]
         usleep(20000); // Á≠âÂ?ÖÊï∏‰ΩçÊøæÊ≥¢Âô®Á©©Â??
         ^
D:/github/adamShiau_FPGA/intel_IP/HINS/NIOS/HINS_CPU_V1_0/lib/asm330lhhx.c: In function 'I2C_write_ASM330LHHX_register':
D:/github/adamShiau_FPGA/intel_IP/HINS/NIOS/HINS_CPU_V1_0/lib/asm330lhhx.c:424:9: warning: implicit declaration of function 'printf' [-Wimplicit-function-declaration]
         printf("ASM330LHHX write timeout!\n");
         ^
D:/github/adamShiau_FPGA/intel_IP/HINS/NIOS/HINS_CPU_V1_0/lib/asm330lhhx.c:424:9: warning: incompatible implicit declaration of built-in function 'printf'
D:/github/adamShiau_FPGA/intel_IP/HINS/NIOS/HINS_CPU_V1_0/lib/asm330lhhx.c:424:9: note: include '<stdio.h>' or provide a declaration of 'printf'
D:/github/adamShiau_FPGA/intel_IP/HINS/NIOS/HINS_CPU_V1_0/lib/asm330lhhx.c:428:13: warning: incompatible implicit declaration of built-in function 'printf'
  if(print)  printf("write reg:%x, value:%x\n", reg_addr, data);
             ^
D:/github/adamShiau_FPGA/intel_IP/HINS/NIOS/HINS_CPU_V1_0/lib/asm330lhhx.c:428:13: note: include '<stdio.h>' or provide a declaration of 'printf'
In file included from ../HINS_CPU_V1_0_bsp//drivers/inc/altera_avalon_pio_regs.h:34:0,
                 from D:\github\adamShiau_FPGA\intel_IP\HINS\NIOS\HINS_CPU_V1_0\include/asm330lhhx.h:5,
                 from D:/github/adamShiau_FPGA/intel_IP/HINS/NIOS/HINS_CPU_V1_0/lib/asm330lhhx.c:1:
D:/github/adamShiau_FPGA/intel_IP/HINS/NIOS/HINS_CPU_V1_0/lib/asm330lhhx.c: In function 'I2C_sm_set_finish_clear_pulse_ASM330LHHX':
D:/github/adamShiau_FPGA/intel_IP/HINS/NIOS/HINS_CPU_V1_0/lib/asm330lhhx.c:507:37: warning: implicit declaration of function 'set_bit_safe' [-Wimplicit-function-declaration]
  IOWR(VARSET_BASE, O_VAR_I2C_CTRL,  set_bit_safe(O_VAR_I2C_CTRL, ctrl_finish_clear_pos));
                                     ^
../HINS_CPU_V1_0_bsp//HAL/inc/io.h:75:66: note: in definition of macro 'IOWR'
   __builtin_stwio (__IO_CALC_ADDRESS_NATIVE ((BASE), (REGNUM)), (DATA))
                                                                  ^
D:/github/adamShiau_FPGA/intel_IP/HINS/NIOS/HINS_CPU_V1_0/lib/asm330lhhx.c:509:37: warning: implicit declaration of function 'clear_bit_safe' [-Wimplicit-function-declaration]
  IOWR(VARSET_BASE, O_VAR_I2C_CTRL,  clear_bit_safe(O_VAR_I2C_CTRL, ctrl_finish_clear_pos));
                                     ^
../HINS_CPU_V1_0_bsp//HAL/inc/io.h:75:66: note: in definition of macro 'IOWR'
   __builtin_stwio (__IO_CALC_ADDRESS_NATIVE ((BASE), (REGNUM)), (DATA))
                                                                  ^
Info: Linking HINS_CPU_V1_0.elf
nios2-elf-g++  -T'../HINS_CPU_V1_0_bsp//linker.x' -msys-crt0='../HINS_CPU_V1_0_bsp//obj/HAL/src/crt0.o' -msys-lib=hal_bsp -L../HINS_CPU_V1_0_bsp/   -Wl,-Map=HINS_CPU_V1_0.map   -O0 -g -Wall   -mno-hw-div -mno-hw-mul -mno-hw-mulx -mgpopt=global  -o HINS_CPU_V1_0.elf obj/default//D/github/adamShiau_FPGA/intel_IP/HINS/NIOS/HINS_CPU_V1_0/HINS_CPU_V1_0.o obj/default//D/github/adamShiau_FPGA/intel_IP/HINS/NIOS/HINS_CPU_V1_0/lib/acq_fog.o obj/default//D/github/adamShiau_FPGA/intel_IP/HINS/NIOS/HINS_CPU_V1_0/lib/acq_imu.o obj/default//D/github/adamShiau_FPGA/intel_IP/HINS/NIOS/HINS_CPU_V1_0/lib/acq_rst.o obj/default//D/github/adamShiau_FPGA/intel_IP/HINS/NIOS/HINS_CPU_V1_0/lib/adda_config.o obj/default//D/github/adamShiau_FPGA/intel_IP/HINS/NIOS/HINS_CPU_V1_0/lib/ads122c04_se.o obj/default//D/github/adamShiau_FPGA/intel_IP/HINS/NIOS/HINS_CPU_V1_0/lib/asm330lhhx.o obj/default//D/github/adamShiau_FPGA/intel_IP/HINS/NIOS/HINS_CPU_V1_0/lib/common.o obj/default//D/github/adamShiau_FPGA/intel_IP/HINS/NIOS/HINS_CPU_V1_0/lib/eeprom_v2.o obj/default//D/github/adamShiau_FPGA/intel_IP/HINS/NIOS/HINS_CPU_V1_0/lib/memory_manage.o obj/default//D/github/adamShiau_FPGA/intel_IP/HINS/NIOS/HINS_CPU_V1_0/lib/output_mode.o obj/default//D/github/adamShiau_FPGA/intel_IP/HINS/NIOS/HINS_CPU_V1_0/lib/uart_dual.o -lm -msys-lib=m
nios2-elf-insert HINS_CPU_V1_0.elf --thread_model hal --cpu_name nios2 --qsys true --simulation_enabled false --id 16777216 --sidp 0x20022a0 --timestamp 1770705758 --stderr_dev jtag_uart --stdin_dev jtag_uart --stdout_dev jtag_uart --sopc_system_name CPU --quartus_project_dir "D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1" --jdi D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/software/HINS_CPU_V1_0_bsp/../../HINS_PRJ_V1.jdi --sopcinfo D:/github/adamShiau_FPGA/intel_IP/HINS/PRJ/HINS_PRJ_V1/software/HINS_CPU_V1_0_bsp/../../CPU.sopcinfo
Info: (HINS_CPU_V1_0.elf) 149 KBytes program size (code + initialized data).
Info:                     16234 KBytes free for stack + heap.
Info: Creating HINS_CPU_V1_0.objdump
nios2-elf-objdump --disassemble --syms --all-header --source HINS_CPU_V1_0.elf >HINS_CPU_V1_0.objdump
[HINS_CPU_V1_0 build complete]

14:52:30 Build Finished (took 3s.129ms)

