#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x13ce04220 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x13ce044a0 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
S_0x13ce04610 .scope module, "convert_endian" "convert_endian" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x130008010 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13ce04d70_0 .net "in", 31 0, o0x130008010;  0 drivers
v0x13ce14d60_0 .var "out", 31 0;
S_0x13ce04780 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1300080d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13ce14e20_0 .net "clk", 0 0, o0x1300080d0;  0 drivers
o0x130008100 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13ce14ec0_0 .net "data_address", 31 0, o0x130008100;  0 drivers
o0x130008130 .functor BUFZ 1, C4<z>; HiZ drive
v0x13ce14f70_0 .net "data_read", 0 0, o0x130008130;  0 drivers
v0x13ce15020_0 .var "data_readdata", 31 0;
o0x130008190 .functor BUFZ 1, C4<z>; HiZ drive
v0x13ce150d0_0 .net "data_write", 0 0, o0x130008190;  0 drivers
o0x1300081c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13ce151b0_0 .net "data_writedata", 31 0, o0x1300081c0;  0 drivers
S_0x13ce049a0 .scope module, "pc" "pc" 6 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x130008310 .functor BUFZ 1, C4<z>; HiZ drive
v0x13ce152f0_0 .net "clk", 0 0, o0x130008310;  0 drivers
v0x13ce153a0_0 .var "curr_addr", 31 0;
o0x130008370 .functor BUFZ 1, C4<z>; HiZ drive
v0x13ce15450_0 .net "enable", 0 0, o0x130008370;  0 drivers
o0x1300083a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13ce15500_0 .net "next_addr", 31 0, o0x1300083a0;  0 drivers
o0x1300083d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13ce155b0_0 .net "reset", 0 0, o0x1300083d0;  0 drivers
E_0x13ce043e0 .event posedge, v0x13ce152f0_0;
S_0x13ce04bc0 .scope module, "sltiu_tb" "sltiu_tb" 7 1;
 .timescale 0 0;
v0x13ce22020_0 .net "active", 0 0, L_0x13ce2a910;  1 drivers
v0x13ce220d0_0 .var "clk", 0 0;
v0x13ce221e0_0 .var "clk_enable", 0 0;
v0x13ce22270_0 .net "data_address", 31 0, v0x13ce20000_0;  1 drivers
v0x13ce22300_0 .net "data_read", 0 0, L_0x13ce29f50;  1 drivers
v0x13ce22390_0 .var "data_readdata", 31 0;
v0x13ce22420_0 .net "data_write", 0 0, L_0x13ce299e0;  1 drivers
v0x13ce224b0_0 .net "data_writedata", 31 0, v0x13ce18e10_0;  1 drivers
v0x13ce22580_0 .net "instr_address", 31 0, L_0x13ce2aa40;  1 drivers
v0x13ce22690_0 .var "instr_readdata", 31 0;
v0x13ce22720_0 .net "register_v0", 31 0, L_0x13ce28290;  1 drivers
v0x13ce227f0_0 .var "reset", 0 0;
S_0x13ce15710 .scope begin, "$unm_blk_3" "$unm_blk_3" 7 36, 7 36 0, S_0x13ce04bc0;
 .timescale 0 0;
v0x13ce158e0_0 .var "ex_imm", 31 0;
v0x13ce159a0_0 .var "expected", 31 0;
v0x13ce15a50_0 .var "i", 4 0;
v0x13ce15b10_0 .var "imm", 15 0;
v0x13ce15bc0_0 .var "imm_instr", 31 0;
v0x13ce15cb0_0 .var "opcode", 5 0;
v0x13ce15d60_0 .var "rs", 4 0;
v0x13ce15e10_0 .var "rt", 4 0;
v0x13ce15ec0_0 .var "test", 31 0;
v0x13ce15fd0_0 .var "test_imm", 15 0;
E_0x13ce04b10 .event posedge, v0x13ce19120_0;
S_0x13ce16080 .scope module, "dut" "mips_cpu_harvard" 7 136, 8 1 0, S_0x13ce04bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x13ce23450 .functor OR 1, L_0x13ce23100, L_0x13ce23310, C4<0>, C4<0>;
L_0x13ce23540 .functor BUFZ 1, L_0x13ce22bf0, C4<0>, C4<0>, C4<0>;
L_0x13ce23970 .functor AND 1, L_0x13ce22bf0, L_0x13ce23ac0, C4<1>, C4<1>;
L_0x13ce23c40 .functor OR 1, L_0x13ce23970, L_0x13ce239e0, C4<0>, C4<0>;
L_0x13ce23d70 .functor OR 1, L_0x13ce23c40, L_0x13ce237f0, C4<0>, C4<0>;
L_0x13ce23e90 .functor OR 1, L_0x13ce23d70, L_0x13ce25130, C4<0>, C4<0>;
L_0x13ce23f40 .functor OR 1, L_0x13ce23e90, L_0x13ce24bc0, C4<0>, C4<0>;
L_0x13ce24ad0 .functor AND 1, L_0x13ce245e0, L_0x13ce24700, C4<1>, C4<1>;
L_0x13ce24bc0 .functor OR 1, L_0x13ce24380, L_0x13ce24ad0, C4<0>, C4<0>;
L_0x13ce25130 .functor AND 1, L_0x13ce248b0, L_0x13ce24de0, C4<1>, C4<1>;
L_0x13ce25690 .functor OR 1, L_0x13ce24fd0, L_0x13ce25300, C4<0>, C4<0>;
L_0x13ce23710 .functor OR 1, L_0x13ce25a80, L_0x13ce25d30, C4<0>, C4<0>;
L_0x13ce26060 .functor AND 1, L_0x13ce25550, L_0x13ce23710, C4<1>, C4<1>;
L_0x13ce26260 .functor OR 1, L_0x13ce25ef0, L_0x13ce263a0, C4<0>, C4<0>;
L_0x13ce266f0 .functor OR 1, L_0x13ce26260, L_0x13ce265d0, C4<0>, C4<0>;
L_0x13ce26150 .functor AND 1, L_0x13ce22bf0, L_0x13ce266f0, C4<1>, C4<1>;
L_0x13ce26480 .functor AND 1, L_0x13ce22bf0, L_0x13ce268e0, C4<1>, C4<1>;
L_0x13ce267a0 .functor AND 1, L_0x13ce22bf0, L_0x13ce249b0, C4<1>, C4<1>;
L_0x13ce273a0 .functor AND 1, v0x13ce1fee0_0, v0x13ce21d20_0, C4<1>, C4<1>;
L_0x13ce27410 .functor AND 1, L_0x13ce273a0, L_0x13ce23f40, C4<1>, C4<1>;
L_0x13ce27540 .functor OR 1, L_0x13ce24bc0, L_0x13ce25130, C4<0>, C4<0>;
L_0x13ce28300 .functor BUFZ 32, L_0x13ce27ef0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13ce283f0 .functor BUFZ 32, L_0x13ce281a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13ce29360 .functor AND 1, v0x13ce221e0_0, L_0x13ce26150, C4<1>, C4<1>;
L_0x13ce293d0 .functor AND 1, L_0x13ce29360, v0x13ce1fee0_0, C4<1>, C4<1>;
L_0x13ce27c10 .functor AND 1, L_0x13ce293d0, L_0x13ce295b0, C4<1>, C4<1>;
L_0x13ce29890 .functor AND 1, v0x13ce1fee0_0, v0x13ce21d20_0, C4<1>, C4<1>;
L_0x13ce299e0 .functor AND 1, L_0x13ce29890, L_0x13ce24110, C4<1>, C4<1>;
L_0x13ce29650 .functor OR 1, L_0x13ce29a90, L_0x13ce29b30, C4<0>, C4<0>;
L_0x13ce29ee0 .functor AND 1, L_0x13ce29650, L_0x13ce29740, C4<1>, C4<1>;
L_0x13ce29f50 .functor OR 1, L_0x13ce237f0, L_0x13ce29ee0, C4<0>, C4<0>;
L_0x13ce2a910 .functor BUFZ 1, v0x13ce1fee0_0, C4<0>, C4<0>, C4<0>;
L_0x13ce2aa40 .functor BUFZ 32, v0x13ce1ff70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13ce1b1b0_0 .net *"_ivl_100", 31 0, L_0x13ce24d40;  1 drivers
L_0x1300404d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13ce1b240_0 .net *"_ivl_103", 25 0, L_0x1300404d8;  1 drivers
L_0x130040520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13ce1b2d0_0 .net/2u *"_ivl_104", 31 0, L_0x130040520;  1 drivers
v0x13ce1b360_0 .net *"_ivl_106", 0 0, L_0x13ce248b0;  1 drivers
v0x13ce1b3f0_0 .net *"_ivl_109", 5 0, L_0x13ce24f30;  1 drivers
L_0x130040568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x13ce1b490_0 .net/2u *"_ivl_110", 5 0, L_0x130040568;  1 drivers
v0x13ce1b540_0 .net *"_ivl_112", 0 0, L_0x13ce24de0;  1 drivers
v0x13ce1b5e0_0 .net *"_ivl_116", 31 0, L_0x13ce25260;  1 drivers
L_0x1300405b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13ce1b690_0 .net *"_ivl_119", 25 0, L_0x1300405b0;  1 drivers
L_0x1300400a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x13ce1b7a0_0 .net/2u *"_ivl_12", 5 0, L_0x1300400a0;  1 drivers
L_0x1300405f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x13ce1b850_0 .net/2u *"_ivl_120", 31 0, L_0x1300405f8;  1 drivers
v0x13ce1b900_0 .net *"_ivl_122", 0 0, L_0x13ce24fd0;  1 drivers
v0x13ce1b9a0_0 .net *"_ivl_124", 31 0, L_0x13ce25470;  1 drivers
L_0x130040640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13ce1ba50_0 .net *"_ivl_127", 25 0, L_0x130040640;  1 drivers
L_0x130040688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x13ce1bb00_0 .net/2u *"_ivl_128", 31 0, L_0x130040688;  1 drivers
v0x13ce1bbb0_0 .net *"_ivl_130", 0 0, L_0x13ce25300;  1 drivers
v0x13ce1bc50_0 .net *"_ivl_134", 31 0, L_0x13ce257e0;  1 drivers
L_0x1300406d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13ce1bde0_0 .net *"_ivl_137", 25 0, L_0x1300406d0;  1 drivers
L_0x130040718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13ce1be70_0 .net/2u *"_ivl_138", 31 0, L_0x130040718;  1 drivers
v0x13ce1bf20_0 .net *"_ivl_140", 0 0, L_0x13ce25550;  1 drivers
v0x13ce1bfc0_0 .net *"_ivl_143", 5 0, L_0x13ce25b90;  1 drivers
L_0x130040760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x13ce1c070_0 .net/2u *"_ivl_144", 5 0, L_0x130040760;  1 drivers
v0x13ce1c120_0 .net *"_ivl_146", 0 0, L_0x13ce25a80;  1 drivers
v0x13ce1c1c0_0 .net *"_ivl_149", 5 0, L_0x13ce25e50;  1 drivers
L_0x1300407a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x13ce1c270_0 .net/2u *"_ivl_150", 5 0, L_0x1300407a8;  1 drivers
v0x13ce1c320_0 .net *"_ivl_152", 0 0, L_0x13ce25d30;  1 drivers
v0x13ce1c3c0_0 .net *"_ivl_155", 0 0, L_0x13ce23710;  1 drivers
v0x13ce1c460_0 .net *"_ivl_159", 1 0, L_0x13ce261c0;  1 drivers
L_0x1300400e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x13ce1c510_0 .net/2u *"_ivl_16", 5 0, L_0x1300400e8;  1 drivers
L_0x1300407f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x13ce1c5c0_0 .net/2u *"_ivl_160", 1 0, L_0x1300407f0;  1 drivers
v0x13ce1c670_0 .net *"_ivl_162", 0 0, L_0x13ce25ef0;  1 drivers
L_0x130040838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x13ce1c710_0 .net/2u *"_ivl_164", 5 0, L_0x130040838;  1 drivers
v0x13ce1c7c0_0 .net *"_ivl_166", 0 0, L_0x13ce263a0;  1 drivers
v0x13ce1bcf0_0 .net *"_ivl_169", 0 0, L_0x13ce26260;  1 drivers
L_0x130040880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x13ce1ca50_0 .net/2u *"_ivl_170", 5 0, L_0x130040880;  1 drivers
v0x13ce1cae0_0 .net *"_ivl_172", 0 0, L_0x13ce265d0;  1 drivers
v0x13ce1cb70_0 .net *"_ivl_175", 0 0, L_0x13ce266f0;  1 drivers
L_0x1300408c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x13ce1cc00_0 .net/2u *"_ivl_178", 5 0, L_0x1300408c8;  1 drivers
v0x13ce1cca0_0 .net *"_ivl_180", 0 0, L_0x13ce268e0;  1 drivers
L_0x130040910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x13ce1cd40_0 .net/2u *"_ivl_184", 5 0, L_0x130040910;  1 drivers
v0x13ce1cdf0_0 .net *"_ivl_186", 0 0, L_0x13ce249b0;  1 drivers
L_0x130040958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x13ce1ce90_0 .net/2u *"_ivl_194", 4 0, L_0x130040958;  1 drivers
v0x13ce1cf40_0 .net *"_ivl_197", 4 0, L_0x13ce26fd0;  1 drivers
v0x13ce1cff0_0 .net *"_ivl_199", 4 0, L_0x13ce26e60;  1 drivers
v0x13ce1d0a0_0 .net *"_ivl_20", 31 0, L_0x13ce22f60;  1 drivers
v0x13ce1d150_0 .net *"_ivl_200", 4 0, L_0x13ce26f00;  1 drivers
v0x13ce1d200_0 .net *"_ivl_205", 0 0, L_0x13ce273a0;  1 drivers
v0x13ce1d2a0_0 .net *"_ivl_209", 0 0, L_0x13ce27540;  1 drivers
L_0x1300409a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x13ce1d340_0 .net/2u *"_ivl_210", 31 0, L_0x1300409a0;  1 drivers
v0x13ce1d3f0_0 .net *"_ivl_212", 31 0, L_0x13ce26530;  1 drivers
v0x13ce1d4a0_0 .net *"_ivl_214", 31 0, L_0x13ce27070;  1 drivers
v0x13ce1d550_0 .net *"_ivl_216", 31 0, L_0x13ce278e0;  1 drivers
v0x13ce1d600_0 .net *"_ivl_218", 31 0, L_0x13ce277a0;  1 drivers
v0x13ce1d6b0_0 .net *"_ivl_227", 0 0, L_0x13ce29360;  1 drivers
v0x13ce1d750_0 .net *"_ivl_229", 0 0, L_0x13ce293d0;  1 drivers
L_0x130040130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13ce1d7f0_0 .net *"_ivl_23", 25 0, L_0x130040130;  1 drivers
v0x13ce1d8a0_0 .net *"_ivl_230", 31 0, L_0x13ce29510;  1 drivers
L_0x130040ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13ce1d950_0 .net *"_ivl_233", 30 0, L_0x130040ac0;  1 drivers
L_0x130040b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x13ce1da00_0 .net/2u *"_ivl_234", 31 0, L_0x130040b08;  1 drivers
v0x13ce1dab0_0 .net *"_ivl_236", 0 0, L_0x13ce295b0;  1 drivers
L_0x130040178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x13ce1db50_0 .net/2u *"_ivl_24", 31 0, L_0x130040178;  1 drivers
v0x13ce1dc00_0 .net *"_ivl_241", 0 0, L_0x13ce29890;  1 drivers
L_0x130040b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x13ce1dca0_0 .net/2u *"_ivl_244", 5 0, L_0x130040b50;  1 drivers
L_0x130040b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x13ce1dd50_0 .net/2u *"_ivl_248", 5 0, L_0x130040b98;  1 drivers
v0x13ce1de00_0 .net *"_ivl_255", 0 0, L_0x13ce29740;  1 drivers
v0x13ce1c860_0 .net *"_ivl_257", 0 0, L_0x13ce29ee0;  1 drivers
v0x13ce1c900_0 .net *"_ivl_26", 0 0, L_0x13ce23100;  1 drivers
v0x13ce1c9a0_0 .net *"_ivl_261", 15 0, L_0x13ce2a380;  1 drivers
v0x13ce1de90_0 .net *"_ivl_262", 17 0, L_0x13ce29c10;  1 drivers
L_0x130040c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13ce1df40_0 .net *"_ivl_265", 1 0, L_0x130040c28;  1 drivers
v0x13ce1dff0_0 .net *"_ivl_268", 15 0, L_0x13ce2a630;  1 drivers
L_0x130040c70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13ce1e0a0_0 .net *"_ivl_270", 1 0, L_0x130040c70;  1 drivers
v0x13ce1e150_0 .net *"_ivl_273", 0 0, L_0x13ce2a560;  1 drivers
L_0x130040cb8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x13ce1e200_0 .net/2u *"_ivl_274", 13 0, L_0x130040cb8;  1 drivers
L_0x130040d00 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x13ce1e2b0_0 .net/2u *"_ivl_276", 13 0, L_0x130040d00;  1 drivers
v0x13ce1e360_0 .net *"_ivl_278", 13 0, L_0x13ce2a6d0;  1 drivers
v0x13ce1e410_0 .net *"_ivl_28", 31 0, L_0x13ce23220;  1 drivers
L_0x1300401c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13ce1e4c0_0 .net *"_ivl_31", 25 0, L_0x1300401c0;  1 drivers
L_0x130040208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x13ce1e570_0 .net/2u *"_ivl_32", 31 0, L_0x130040208;  1 drivers
v0x13ce1e620_0 .net *"_ivl_34", 0 0, L_0x13ce23310;  1 drivers
v0x13ce1e6c0_0 .net *"_ivl_4", 31 0, L_0x13ce22ac0;  1 drivers
v0x13ce1e770_0 .net *"_ivl_41", 2 0, L_0x13ce235f0;  1 drivers
L_0x130040250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x13ce1e820_0 .net/2u *"_ivl_42", 2 0, L_0x130040250;  1 drivers
v0x13ce1e8d0_0 .net *"_ivl_47", 2 0, L_0x13ce238d0;  1 drivers
L_0x130040298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x13ce1e980_0 .net/2u *"_ivl_48", 2 0, L_0x130040298;  1 drivers
v0x13ce1ea30_0 .net *"_ivl_53", 0 0, L_0x13ce23ac0;  1 drivers
v0x13ce1ead0_0 .net *"_ivl_55", 0 0, L_0x13ce23970;  1 drivers
v0x13ce1eb70_0 .net *"_ivl_57", 0 0, L_0x13ce23c40;  1 drivers
v0x13ce1ec10_0 .net *"_ivl_59", 0 0, L_0x13ce23d70;  1 drivers
v0x13ce1ecb0_0 .net *"_ivl_61", 0 0, L_0x13ce23e90;  1 drivers
v0x13ce1ed50_0 .net *"_ivl_65", 2 0, L_0x13ce24050;  1 drivers
L_0x1300402e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x13ce1ee00_0 .net/2u *"_ivl_66", 2 0, L_0x1300402e0;  1 drivers
L_0x130040010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13ce1eeb0_0 .net *"_ivl_7", 25 0, L_0x130040010;  1 drivers
v0x13ce1ef60_0 .net *"_ivl_70", 31 0, L_0x13ce242e0;  1 drivers
L_0x130040328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13ce1f010_0 .net *"_ivl_73", 25 0, L_0x130040328;  1 drivers
L_0x130040370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x13ce1f0c0_0 .net/2u *"_ivl_74", 31 0, L_0x130040370;  1 drivers
v0x13ce1f170_0 .net *"_ivl_76", 0 0, L_0x13ce24380;  1 drivers
v0x13ce1f210_0 .net *"_ivl_78", 31 0, L_0x13ce24540;  1 drivers
L_0x130040058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13ce1f2c0_0 .net/2u *"_ivl_8", 31 0, L_0x130040058;  1 drivers
L_0x1300403b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13ce1f370_0 .net *"_ivl_81", 25 0, L_0x1300403b8;  1 drivers
L_0x130040400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x13ce1f420_0 .net/2u *"_ivl_82", 31 0, L_0x130040400;  1 drivers
v0x13ce1f4d0_0 .net *"_ivl_84", 0 0, L_0x13ce245e0;  1 drivers
v0x13ce1f570_0 .net *"_ivl_87", 0 0, L_0x13ce244a0;  1 drivers
v0x13ce1f620_0 .net *"_ivl_88", 31 0, L_0x13ce247b0;  1 drivers
L_0x130040448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13ce1f6d0_0 .net *"_ivl_91", 30 0, L_0x130040448;  1 drivers
L_0x130040490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x13ce1f780_0 .net/2u *"_ivl_92", 31 0, L_0x130040490;  1 drivers
v0x13ce1f830_0 .net *"_ivl_94", 0 0, L_0x13ce24700;  1 drivers
v0x13ce1f8d0_0 .net *"_ivl_97", 0 0, L_0x13ce24ad0;  1 drivers
v0x13ce1f970_0 .net "active", 0 0, L_0x13ce2a910;  alias, 1 drivers
v0x13ce1fa10_0 .net "alu_op1", 31 0, L_0x13ce28300;  1 drivers
v0x13ce1fab0_0 .net "alu_op2", 31 0, L_0x13ce283f0;  1 drivers
v0x13ce1fb50_0 .net "alui_instr", 0 0, L_0x13ce239e0;  1 drivers
v0x13ce1fbf0_0 .net "b_flag", 0 0, v0x13ce16cd0_0;  1 drivers
v0x13ce1fca0_0 .net "b_imm", 17 0, L_0x13ce2a440;  1 drivers
v0x13ce1fd30_0 .net "b_offset", 31 0, L_0x13ce2a830;  1 drivers
v0x13ce1fdc0_0 .net "clk", 0 0, v0x13ce220d0_0;  1 drivers
v0x13ce1fe50_0 .net "clk_enable", 0 0, v0x13ce221e0_0;  1 drivers
v0x13ce1fee0_0 .var "cpu_active", 0 0;
v0x13ce1ff70_0 .var "curr_addr", 31 0;
v0x13ce20000_0 .var "data_address", 31 0;
v0x13ce200a0_0 .net "data_read", 0 0, L_0x13ce29f50;  alias, 1 drivers
v0x13ce20140_0 .net "data_readdata", 31 0, v0x13ce22390_0;  1 drivers
v0x13ce20220_0 .net "data_write", 0 0, L_0x13ce299e0;  alias, 1 drivers
v0x13ce202c0_0 .net "data_writedata", 31 0, v0x13ce18e10_0;  alias, 1 drivers
v0x13ce20360_0 .var "delay_slot", 31 0;
v0x13ce20400_0 .net "effective_addr", 31 0, v0x13ce17090_0;  1 drivers
v0x13ce204a0_0 .net "funct_code", 5 0, L_0x13ce22a20;  1 drivers
v0x13ce20550_0 .net "hi_out", 31 0, v0x13ce191d0_0;  1 drivers
v0x13ce20610_0 .net "hl_reg_enable", 0 0, L_0x13ce27c10;  1 drivers
v0x13ce206e0_0 .net "instr_address", 31 0, L_0x13ce2aa40;  alias, 1 drivers
v0x13ce20780_0 .net "instr_opcode", 5 0, L_0x13ce22900;  1 drivers
v0x13ce20820_0 .net "instr_readdata", 31 0, v0x13ce22690_0;  1 drivers
v0x13ce208f0_0 .net "j_imm", 0 0, L_0x13ce25690;  1 drivers
v0x13ce20990_0 .net "j_reg", 0 0, L_0x13ce26060;  1 drivers
v0x13ce20a30_0 .net "link_const", 0 0, L_0x13ce24bc0;  1 drivers
v0x13ce20ad0_0 .net "link_reg", 0 0, L_0x13ce25130;  1 drivers
v0x13ce20b70_0 .net "lo_out", 31 0, v0x13ce19900_0;  1 drivers
v0x13ce20c10_0 .net "load_data", 31 0, v0x13ce18180_0;  1 drivers
v0x13ce20cc0_0 .net "load_instr", 0 0, L_0x13ce237f0;  1 drivers
v0x13ce20d50_0 .net "lw", 0 0, L_0x13ce22d10;  1 drivers
v0x13ce20df0_0 .net "mfhi", 0 0, L_0x13ce26480;  1 drivers
v0x13ce20e90_0 .net "mflo", 0 0, L_0x13ce267a0;  1 drivers
v0x13ce20f30_0 .net "movefrom", 0 0, L_0x13ce23450;  1 drivers
v0x13ce20fd0_0 .net "muldiv", 0 0, L_0x13ce26150;  1 drivers
v0x13ce21070_0 .var "next_delay_slot", 31 0;
v0x13ce21120_0 .net "partial_store", 0 0, L_0x13ce29650;  1 drivers
v0x13ce211c0_0 .net "r_format", 0 0, L_0x13ce22bf0;  1 drivers
v0x13ce21260_0 .net "reg_a_read_data", 31 0, L_0x13ce27ef0;  1 drivers
v0x13ce21320_0 .net "reg_a_read_index", 4 0, L_0x13ce26d80;  1 drivers
v0x13ce213d0_0 .net "reg_b_read_data", 31 0, L_0x13ce281a0;  1 drivers
v0x13ce21460_0 .net "reg_b_read_index", 4 0, L_0x13ce269c0;  1 drivers
v0x13ce21520_0 .net "reg_dst", 0 0, L_0x13ce23540;  1 drivers
v0x13ce215b0_0 .net "reg_write", 0 0, L_0x13ce23f40;  1 drivers
v0x13ce21650_0 .net "reg_write_data", 31 0, L_0x13ce27b70;  1 drivers
v0x13ce21710_0 .net "reg_write_enable", 0 0, L_0x13ce27410;  1 drivers
v0x13ce217c0_0 .net "reg_write_index", 4 0, L_0x13ce27240;  1 drivers
v0x13ce21870_0 .net "register_v0", 31 0, L_0x13ce28290;  alias, 1 drivers
v0x13ce21920_0 .net "reset", 0 0, v0x13ce227f0_0;  1 drivers
v0x13ce219b0_0 .net "result", 31 0, v0x13ce174e0_0;  1 drivers
v0x13ce21a60_0 .net "result_hi", 31 0, v0x13ce16e80_0;  1 drivers
v0x13ce21b30_0 .net "result_lo", 31 0, v0x13ce16fe0_0;  1 drivers
v0x13ce21c00_0 .net "sb", 0 0, L_0x13ce29a90;  1 drivers
v0x13ce21c90_0 .net "sh", 0 0, L_0x13ce29b30;  1 drivers
v0x13ce21d20_0 .var "state", 0 0;
v0x13ce21dc0_0 .net "store_instr", 0 0, L_0x13ce24110;  1 drivers
v0x13ce21e60_0 .net "sw", 0 0, L_0x13ce22e80;  1 drivers
E_0x13ce15c50/0 .event edge, v0x13ce16cd0_0, v0x13ce20360_0, v0x13ce1fd30_0, v0x13ce208f0_0;
E_0x13ce15c50/1 .event edge, v0x13ce1ff70_0, v0x13ce16f30_0, v0x13ce20990_0, v0x13ce1a5c0_0;
E_0x13ce15c50 .event/or E_0x13ce15c50/0, E_0x13ce15c50/1;
E_0x13ce16410 .event edge, v0x13ce18af0_0, v0x13ce17090_0;
L_0x13ce22900 .part v0x13ce22690_0, 26, 6;
L_0x13ce22a20 .part v0x13ce22690_0, 0, 6;
L_0x13ce22ac0 .concat [ 6 26 0 0], L_0x13ce22900, L_0x130040010;
L_0x13ce22bf0 .cmp/eq 32, L_0x13ce22ac0, L_0x130040058;
L_0x13ce22d10 .cmp/eq 6, L_0x13ce22900, L_0x1300400a0;
L_0x13ce22e80 .cmp/eq 6, L_0x13ce22900, L_0x1300400e8;
L_0x13ce22f60 .concat [ 6 26 0 0], L_0x13ce22900, L_0x130040130;
L_0x13ce23100 .cmp/eq 32, L_0x13ce22f60, L_0x130040178;
L_0x13ce23220 .concat [ 6 26 0 0], L_0x13ce22900, L_0x1300401c0;
L_0x13ce23310 .cmp/eq 32, L_0x13ce23220, L_0x130040208;
L_0x13ce235f0 .part L_0x13ce22900, 3, 3;
L_0x13ce237f0 .cmp/eq 3, L_0x13ce235f0, L_0x130040250;
L_0x13ce238d0 .part L_0x13ce22900, 3, 3;
L_0x13ce239e0 .cmp/eq 3, L_0x13ce238d0, L_0x130040298;
L_0x13ce23ac0 .reduce/nor L_0x13ce26150;
L_0x13ce24050 .part L_0x13ce22900, 3, 3;
L_0x13ce24110 .cmp/eq 3, L_0x13ce24050, L_0x1300402e0;
L_0x13ce242e0 .concat [ 6 26 0 0], L_0x13ce22900, L_0x130040328;
L_0x13ce24380 .cmp/eq 32, L_0x13ce242e0, L_0x130040370;
L_0x13ce24540 .concat [ 6 26 0 0], L_0x13ce22900, L_0x1300403b8;
L_0x13ce245e0 .cmp/eq 32, L_0x13ce24540, L_0x130040400;
L_0x13ce244a0 .part v0x13ce22690_0, 20, 1;
L_0x13ce247b0 .concat [ 1 31 0 0], L_0x13ce244a0, L_0x130040448;
L_0x13ce24700 .cmp/eq 32, L_0x13ce247b0, L_0x130040490;
L_0x13ce24d40 .concat [ 6 26 0 0], L_0x13ce22900, L_0x1300404d8;
L_0x13ce248b0 .cmp/eq 32, L_0x13ce24d40, L_0x130040520;
L_0x13ce24f30 .part v0x13ce22690_0, 0, 6;
L_0x13ce24de0 .cmp/eq 6, L_0x13ce24f30, L_0x130040568;
L_0x13ce25260 .concat [ 6 26 0 0], L_0x13ce22900, L_0x1300405b0;
L_0x13ce24fd0 .cmp/eq 32, L_0x13ce25260, L_0x1300405f8;
L_0x13ce25470 .concat [ 6 26 0 0], L_0x13ce22900, L_0x130040640;
L_0x13ce25300 .cmp/eq 32, L_0x13ce25470, L_0x130040688;
L_0x13ce257e0 .concat [ 6 26 0 0], L_0x13ce22900, L_0x1300406d0;
L_0x13ce25550 .cmp/eq 32, L_0x13ce257e0, L_0x130040718;
L_0x13ce25b90 .part v0x13ce22690_0, 0, 6;
L_0x13ce25a80 .cmp/eq 6, L_0x13ce25b90, L_0x130040760;
L_0x13ce25e50 .part v0x13ce22690_0, 0, 6;
L_0x13ce25d30 .cmp/eq 6, L_0x13ce25e50, L_0x1300407a8;
L_0x13ce261c0 .part L_0x13ce22a20, 3, 2;
L_0x13ce25ef0 .cmp/eq 2, L_0x13ce261c0, L_0x1300407f0;
L_0x13ce263a0 .cmp/eq 6, L_0x13ce22a20, L_0x130040838;
L_0x13ce265d0 .cmp/eq 6, L_0x13ce22a20, L_0x130040880;
L_0x13ce268e0 .cmp/eq 6, L_0x13ce22a20, L_0x1300408c8;
L_0x13ce249b0 .cmp/eq 6, L_0x13ce22a20, L_0x130040910;
L_0x13ce26d80 .part v0x13ce22690_0, 21, 5;
L_0x13ce269c0 .part v0x13ce22690_0, 16, 5;
L_0x13ce26fd0 .part v0x13ce22690_0, 11, 5;
L_0x13ce26e60 .part v0x13ce22690_0, 16, 5;
L_0x13ce26f00 .functor MUXZ 5, L_0x13ce26e60, L_0x13ce26fd0, L_0x13ce23540, C4<>;
L_0x13ce27240 .functor MUXZ 5, L_0x13ce26f00, L_0x130040958, L_0x13ce24bc0, C4<>;
L_0x13ce26530 .arith/sum 32, v0x13ce20360_0, L_0x1300409a0;
L_0x13ce27070 .functor MUXZ 32, v0x13ce174e0_0, v0x13ce18180_0, L_0x13ce237f0, C4<>;
L_0x13ce278e0 .functor MUXZ 32, L_0x13ce27070, v0x13ce19900_0, L_0x13ce267a0, C4<>;
L_0x13ce277a0 .functor MUXZ 32, L_0x13ce278e0, v0x13ce191d0_0, L_0x13ce26480, C4<>;
L_0x13ce27b70 .functor MUXZ 32, L_0x13ce277a0, L_0x13ce26530, L_0x13ce27540, C4<>;
L_0x13ce29510 .concat [ 1 31 0 0], v0x13ce21d20_0, L_0x130040ac0;
L_0x13ce295b0 .cmp/eq 32, L_0x13ce29510, L_0x130040b08;
L_0x13ce29a90 .cmp/eq 6, L_0x13ce22900, L_0x130040b50;
L_0x13ce29b30 .cmp/eq 6, L_0x13ce22900, L_0x130040b98;
L_0x13ce29740 .reduce/nor v0x13ce21d20_0;
L_0x13ce2a380 .part v0x13ce22690_0, 0, 16;
L_0x13ce29c10 .concat [ 16 2 0 0], L_0x13ce2a380, L_0x130040c28;
L_0x13ce2a630 .part L_0x13ce29c10, 0, 16;
L_0x13ce2a440 .concat [ 2 16 0 0], L_0x130040c70, L_0x13ce2a630;
L_0x13ce2a560 .part L_0x13ce2a440, 17, 1;
L_0x13ce2a6d0 .functor MUXZ 14, L_0x130040d00, L_0x130040cb8, L_0x13ce2a560, C4<>;
L_0x13ce2a830 .concat [ 18 14 0 0], L_0x13ce2a440, L_0x13ce2a6d0;
S_0x13ce16440 .scope module, "cpu_alu" "alu" 8 134, 9 1 0, S_0x13ce16080;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x13ce167a0_0 .net *"_ivl_10", 15 0, L_0x13ce28cf0;  1 drivers
L_0x130040a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13ce16860_0 .net/2u *"_ivl_14", 15 0, L_0x130040a78;  1 drivers
v0x13ce16910_0 .net *"_ivl_17", 15 0, L_0x13ce28e30;  1 drivers
v0x13ce169d0_0 .net *"_ivl_5", 0 0, L_0x13ce28640;  1 drivers
v0x13ce16a80_0 .net *"_ivl_6", 15 0, L_0x13ce25c30;  1 drivers
v0x13ce16b70_0 .net *"_ivl_9", 15 0, L_0x13ce289f0;  1 drivers
v0x13ce16c20_0 .net "addr_rt", 4 0, L_0x13ce290a0;  1 drivers
v0x13ce16cd0_0 .var "b_flag", 0 0;
v0x13ce16d70_0 .net "funct", 5 0, L_0x13ce27630;  1 drivers
v0x13ce16e80_0 .var "hi", 31 0;
v0x13ce16f30_0 .net "instructionword", 31 0, v0x13ce22690_0;  alias, 1 drivers
v0x13ce16fe0_0 .var "lo", 31 0;
v0x13ce17090_0 .var "memaddroffset", 31 0;
v0x13ce17140_0 .var "multresult", 63 0;
v0x13ce171f0_0 .net "op1", 31 0, L_0x13ce28300;  alias, 1 drivers
v0x13ce172a0_0 .net "op2", 31 0, L_0x13ce283f0;  alias, 1 drivers
v0x13ce17350_0 .net "opcode", 5 0, L_0x13ce285a0;  1 drivers
v0x13ce174e0_0 .var "result", 31 0;
v0x13ce17570_0 .net "shamt", 4 0, L_0x13ce29000;  1 drivers
v0x13ce17620_0 .net/s "sign_op1", 31 0, L_0x13ce28300;  alias, 1 drivers
v0x13ce176e0_0 .net/s "sign_op2", 31 0, L_0x13ce283f0;  alias, 1 drivers
v0x13ce17770_0 .net "simmediatedata", 31 0, L_0x13ce28d90;  1 drivers
v0x13ce17800_0 .net "simmediatedatas", 31 0, L_0x13ce28d90;  alias, 1 drivers
v0x13ce17890_0 .net "uimmediatedata", 31 0, L_0x13ce28ed0;  1 drivers
v0x13ce17920_0 .net "unsign_op1", 31 0, L_0x13ce28300;  alias, 1 drivers
v0x13ce179f0_0 .net "unsign_op2", 31 0, L_0x13ce283f0;  alias, 1 drivers
v0x13ce17ad0_0 .var "unsigned_result", 31 0;
E_0x13ce16710/0 .event edge, v0x13ce17350_0, v0x13ce16d70_0, v0x13ce172a0_0, v0x13ce17570_0;
E_0x13ce16710/1 .event edge, v0x13ce171f0_0, v0x13ce17140_0, v0x13ce16c20_0, v0x13ce17770_0;
E_0x13ce16710/2 .event edge, v0x13ce17890_0, v0x13ce17ad0_0;
E_0x13ce16710 .event/or E_0x13ce16710/0, E_0x13ce16710/1, E_0x13ce16710/2;
L_0x13ce285a0 .part v0x13ce22690_0, 26, 6;
L_0x13ce27630 .part v0x13ce22690_0, 0, 6;
L_0x13ce28640 .part v0x13ce22690_0, 15, 1;
LS_0x13ce25c30_0_0 .concat [ 1 1 1 1], L_0x13ce28640, L_0x13ce28640, L_0x13ce28640, L_0x13ce28640;
LS_0x13ce25c30_0_4 .concat [ 1 1 1 1], L_0x13ce28640, L_0x13ce28640, L_0x13ce28640, L_0x13ce28640;
LS_0x13ce25c30_0_8 .concat [ 1 1 1 1], L_0x13ce28640, L_0x13ce28640, L_0x13ce28640, L_0x13ce28640;
LS_0x13ce25c30_0_12 .concat [ 1 1 1 1], L_0x13ce28640, L_0x13ce28640, L_0x13ce28640, L_0x13ce28640;
L_0x13ce25c30 .concat [ 4 4 4 4], LS_0x13ce25c30_0_0, LS_0x13ce25c30_0_4, LS_0x13ce25c30_0_8, LS_0x13ce25c30_0_12;
L_0x13ce289f0 .part v0x13ce22690_0, 0, 16;
L_0x13ce28cf0 .concat [ 16 0 0 0], L_0x13ce289f0;
L_0x13ce28d90 .concat [ 16 16 0 0], L_0x13ce28cf0, L_0x13ce25c30;
L_0x13ce28e30 .part v0x13ce22690_0, 0, 16;
L_0x13ce28ed0 .concat [ 16 16 0 0], L_0x13ce28e30, L_0x130040a78;
L_0x13ce29000 .part v0x13ce22690_0, 6, 5;
L_0x13ce290a0 .part v0x13ce22690_0, 16, 5;
S_0x13ce17c20 .scope module, "cpu_load_block" "load_block" 8 147, 10 1 0, S_0x13ce16080;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /INPUT 32 "regword";
    .port_info 4 /OUTPUT 32 "out_transformed";
v0x13ce17ec0_0 .net "address", 31 0, v0x13ce17090_0;  alias, 1 drivers
v0x13ce17f70_0 .net "datafromMem", 31 0, v0x13ce22390_0;  alias, 1 drivers
v0x13ce18010_0 .net "instr_word", 31 0, v0x13ce22690_0;  alias, 1 drivers
v0x13ce180e0_0 .net "opcode", 5 0, L_0x13ce291a0;  1 drivers
v0x13ce18180_0 .var "out_transformed", 31 0;
v0x13ce18270_0 .net "regword", 31 0, L_0x13ce281a0;  alias, 1 drivers
v0x13ce18320_0 .net "whichbyte", 1 0, L_0x13ce29240;  1 drivers
E_0x13ce17e60/0 .event edge, v0x13ce180e0_0, v0x13ce17f70_0, v0x13ce18320_0, v0x13ce16f30_0;
E_0x13ce17e60/1 .event edge, v0x13ce18270_0;
E_0x13ce17e60 .event/or E_0x13ce17e60/0, E_0x13ce17e60/1;
L_0x13ce291a0 .part v0x13ce22690_0, 26, 6;
L_0x13ce29240 .part v0x13ce17090_0, 0, 2;
S_0x13ce18450 .scope module, "dut" "store_block" 8 204, 11 1 0, S_0x13ce16080;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x13ce186f0_0 .net *"_ivl_1", 1 0, L_0x13ce2a140;  1 drivers
L_0x130040be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13ce187b0_0 .net *"_ivl_5", 0 0, L_0x130040be0;  1 drivers
v0x13ce18860_0 .net "bytenum", 2 0, L_0x13ce29df0;  1 drivers
v0x13ce18920_0 .net "dataword", 31 0, v0x13ce22390_0;  alias, 1 drivers
v0x13ce189e0_0 .net "eff_addr", 31 0, v0x13ce17090_0;  alias, 1 drivers
v0x13ce18af0_0 .net "opcode", 5 0, L_0x13ce22900;  alias, 1 drivers
v0x13ce18b80_0 .net "regbyte", 7 0, L_0x13ce2a220;  1 drivers
v0x13ce18c30_0 .net "reghalfword", 15 0, L_0x13ce2a2c0;  1 drivers
v0x13ce18ce0_0 .net "regword", 31 0, L_0x13ce281a0;  alias, 1 drivers
v0x13ce18e10_0 .var "storedata", 31 0;
E_0x13ce18690/0 .event edge, v0x13ce18af0_0, v0x13ce18270_0, v0x13ce18860_0, v0x13ce18b80_0;
E_0x13ce18690/1 .event edge, v0x13ce17f70_0, v0x13ce18c30_0;
E_0x13ce18690 .event/or E_0x13ce18690/0, E_0x13ce18690/1;
L_0x13ce2a140 .part v0x13ce17090_0, 0, 2;
L_0x13ce29df0 .concat [ 2 1 0 0], L_0x13ce2a140, L_0x130040be0;
L_0x13ce2a220 .part L_0x13ce281a0, 0, 8;
L_0x13ce2a2c0 .part L_0x13ce281a0, 0, 16;
S_0x13ce18ee0 .scope module, "hi" "hl_reg" 8 171, 12 1 0, S_0x13ce16080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x13ce19120_0 .net "clk", 0 0, v0x13ce220d0_0;  alias, 1 drivers
v0x13ce191d0_0 .var "data", 31 0;
v0x13ce19280_0 .net "data_in", 31 0, v0x13ce16e80_0;  alias, 1 drivers
v0x13ce19350_0 .net "data_out", 31 0, v0x13ce191d0_0;  alias, 1 drivers
v0x13ce193f0_0 .net "enable", 0 0, L_0x13ce27c10;  alias, 1 drivers
v0x13ce194d0_0 .net "reset", 0 0, v0x13ce227f0_0;  alias, 1 drivers
S_0x13ce195f0 .scope module, "lo" "hl_reg" 8 163, 12 1 0, S_0x13ce16080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x13ce19870_0 .net "clk", 0 0, v0x13ce220d0_0;  alias, 1 drivers
v0x13ce19900_0 .var "data", 31 0;
v0x13ce19990_0 .net "data_in", 31 0, v0x13ce16fe0_0;  alias, 1 drivers
v0x13ce19a60_0 .net "data_out", 31 0, v0x13ce19900_0;  alias, 1 drivers
v0x13ce19b00_0 .net "enable", 0 0, L_0x13ce27c10;  alias, 1 drivers
v0x13ce19bd0_0 .net "reset", 0 0, v0x13ce227f0_0;  alias, 1 drivers
S_0x13ce19ce0 .scope module, "register" "regfile" 8 105, 13 1 0, S_0x13ce16080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x13ce27ef0 .functor BUFZ 32, L_0x13ce27a80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13ce281a0 .functor BUFZ 32, L_0x13ce27fe0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13ce1a970_2 .array/port v0x13ce1a970, 2;
L_0x13ce28290 .functor BUFZ 32, v0x13ce1a970_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13ce1a010_0 .net *"_ivl_0", 31 0, L_0x13ce27a80;  1 drivers
v0x13ce1a0d0_0 .net *"_ivl_10", 6 0, L_0x13ce28080;  1 drivers
L_0x130040a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13ce1a170_0 .net *"_ivl_13", 1 0, L_0x130040a30;  1 drivers
v0x13ce1a210_0 .net *"_ivl_2", 6 0, L_0x13ce27dd0;  1 drivers
L_0x1300409e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13ce1a2c0_0 .net *"_ivl_5", 1 0, L_0x1300409e8;  1 drivers
v0x13ce1a3b0_0 .net *"_ivl_8", 31 0, L_0x13ce27fe0;  1 drivers
v0x13ce1a460_0 .net "r_clk", 0 0, v0x13ce220d0_0;  alias, 1 drivers
v0x13ce1a530_0 .net "r_clk_enable", 0 0, v0x13ce221e0_0;  alias, 1 drivers
v0x13ce1a5c0_0 .net "read_data1", 31 0, L_0x13ce27ef0;  alias, 1 drivers
v0x13ce1a6d0_0 .net "read_data2", 31 0, L_0x13ce281a0;  alias, 1 drivers
v0x13ce1a760_0 .net "read_reg1", 4 0, L_0x13ce26d80;  alias, 1 drivers
v0x13ce1a810_0 .net "read_reg2", 4 0, L_0x13ce269c0;  alias, 1 drivers
v0x13ce1a8c0_0 .net "register_v0", 31 0, L_0x13ce28290;  alias, 1 drivers
v0x13ce1a970 .array "registers", 0 31, 31 0;
v0x13ce1ad10_0 .net "reset", 0 0, v0x13ce227f0_0;  alias, 1 drivers
v0x13ce1ade0_0 .net "write_control", 0 0, L_0x13ce27410;  alias, 1 drivers
v0x13ce1ae70_0 .net "write_data", 31 0, L_0x13ce27b70;  alias, 1 drivers
v0x13ce1b000_0 .net "write_reg", 4 0, L_0x13ce27240;  alias, 1 drivers
L_0x13ce27a80 .array/port v0x13ce1a970, L_0x13ce27dd0;
L_0x13ce27dd0 .concat [ 5 2 0 0], L_0x13ce26d80, L_0x1300409e8;
L_0x13ce27fe0 .array/port v0x13ce1a970, L_0x13ce28080;
L_0x13ce28080 .concat [ 5 2 0 0], L_0x13ce269c0, L_0x130040a30;
    .scope S_0x13ce049a0;
T_0 ;
    %wait E_0x13ce043e0;
    %load/vec4 v0x13ce155b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x13ce153a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x13ce15450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x13ce15500_0;
    %assign/vec4 v0x13ce153a0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13ce19ce0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13ce1a970, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13ce1a970, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13ce1a970, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13ce1a970, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13ce1a970, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13ce1a970, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13ce1a970, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13ce1a970, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13ce1a970, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13ce1a970, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13ce1a970, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13ce1a970, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13ce1a970, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13ce1a970, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13ce1a970, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13ce1a970, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13ce1a970, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13ce1a970, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13ce1a970, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13ce1a970, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13ce1a970, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13ce1a970, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13ce1a970, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13ce1a970, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13ce1a970, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13ce1a970, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13ce1a970, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13ce1a970, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13ce1a970, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13ce1a970, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13ce1a970, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13ce1a970, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x13ce19ce0;
T_2 ;
    %wait E_0x13ce04b10;
    %load/vec4 v0x13ce1ad10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13ce1a970, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13ce1a970, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13ce1a970, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13ce1a970, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13ce1a970, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13ce1a970, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13ce1a970, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13ce1a970, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13ce1a970, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13ce1a970, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13ce1a970, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13ce1a970, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13ce1a970, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13ce1a970, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13ce1a970, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13ce1a970, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13ce1a970, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13ce1a970, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13ce1a970, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13ce1a970, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13ce1a970, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13ce1a970, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13ce1a970, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13ce1a970, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13ce1a970, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13ce1a970, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13ce1a970, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13ce1a970, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13ce1a970, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13ce1a970, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13ce1a970, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13ce1a970, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x13ce1a530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x13ce1ade0_0;
    %load/vec4 v0x13ce1b000_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x13ce1ae70_0;
    %load/vec4 v0x13ce1b000_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13ce1a970, 0, 4;
T_2.4 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x13ce16440;
T_3 ;
    %wait E_0x13ce16710;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ce16cd0_0, 0, 1;
    %load/vec4 v0x13ce17350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %jmp T_3.24;
T_3.0 ;
    %load/vec4 v0x13ce16d70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.38, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.39, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.40, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.41, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.42, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.43, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.44, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.45, 6;
    %jmp T_3.46;
T_3.25 ;
    %load/vec4 v0x13ce176e0_0;
    %ix/getv 4, v0x13ce17570_0;
    %shiftl 4;
    %store/vec4 v0x13ce17ad0_0, 0, 32;
    %jmp T_3.46;
T_3.26 ;
    %load/vec4 v0x13ce176e0_0;
    %ix/getv 4, v0x13ce17570_0;
    %shiftr 4;
    %store/vec4 v0x13ce17ad0_0, 0, 32;
    %jmp T_3.46;
T_3.27 ;
    %load/vec4 v0x13ce176e0_0;
    %ix/getv 4, v0x13ce17570_0;
    %shiftr/s 4;
    %store/vec4 v0x13ce17ad0_0, 0, 32;
    %jmp T_3.46;
T_3.28 ;
    %load/vec4 v0x13ce176e0_0;
    %load/vec4 v0x13ce17920_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x13ce17ad0_0, 0, 32;
    %jmp T_3.46;
T_3.29 ;
    %load/vec4 v0x13ce176e0_0;
    %load/vec4 v0x13ce17920_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x13ce17ad0_0, 0, 32;
    %jmp T_3.46;
T_3.30 ;
    %load/vec4 v0x13ce176e0_0;
    %load/vec4 v0x13ce17920_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x13ce17ad0_0, 0, 32;
    %jmp T_3.46;
T_3.31 ;
    %load/vec4 v0x13ce17620_0;
    %pad/s 64;
    %load/vec4 v0x13ce176e0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x13ce17140_0, 0, 64;
    %load/vec4 v0x13ce17140_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x13ce16e80_0, 0, 32;
    %load/vec4 v0x13ce17140_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x13ce16fe0_0, 0, 32;
    %jmp T_3.46;
T_3.32 ;
    %load/vec4 v0x13ce17920_0;
    %pad/u 64;
    %load/vec4 v0x13ce179f0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x13ce17140_0, 0, 64;
    %load/vec4 v0x13ce17140_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x13ce16e80_0, 0, 32;
    %load/vec4 v0x13ce17140_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x13ce16fe0_0, 0, 32;
    %jmp T_3.46;
T_3.33 ;
    %load/vec4 v0x13ce17620_0;
    %load/vec4 v0x13ce176e0_0;
    %mod/s;
    %store/vec4 v0x13ce16e80_0, 0, 32;
    %load/vec4 v0x13ce17620_0;
    %load/vec4 v0x13ce176e0_0;
    %div/s;
    %store/vec4 v0x13ce16fe0_0, 0, 32;
    %jmp T_3.46;
T_3.34 ;
    %load/vec4 v0x13ce17920_0;
    %load/vec4 v0x13ce179f0_0;
    %mod;
    %store/vec4 v0x13ce16e80_0, 0, 32;
    %load/vec4 v0x13ce17920_0;
    %load/vec4 v0x13ce179f0_0;
    %div;
    %store/vec4 v0x13ce16fe0_0, 0, 32;
    %jmp T_3.46;
T_3.35 ;
    %load/vec4 v0x13ce171f0_0;
    %store/vec4 v0x13ce16e80_0, 0, 32;
    %jmp T_3.46;
T_3.36 ;
    %load/vec4 v0x13ce171f0_0;
    %store/vec4 v0x13ce16fe0_0, 0, 32;
    %jmp T_3.46;
T_3.37 ;
    %load/vec4 v0x13ce17620_0;
    %load/vec4 v0x13ce176e0_0;
    %add;
    %store/vec4 v0x13ce17ad0_0, 0, 32;
    %jmp T_3.46;
T_3.38 ;
    %load/vec4 v0x13ce17920_0;
    %load/vec4 v0x13ce179f0_0;
    %add;
    %store/vec4 v0x13ce17ad0_0, 0, 32;
    %jmp T_3.46;
T_3.39 ;
    %load/vec4 v0x13ce17920_0;
    %load/vec4 v0x13ce179f0_0;
    %sub;
    %store/vec4 v0x13ce17ad0_0, 0, 32;
    %jmp T_3.46;
T_3.40 ;
    %load/vec4 v0x13ce17920_0;
    %load/vec4 v0x13ce179f0_0;
    %and;
    %store/vec4 v0x13ce17ad0_0, 0, 32;
    %jmp T_3.46;
T_3.41 ;
    %load/vec4 v0x13ce17920_0;
    %load/vec4 v0x13ce179f0_0;
    %or;
    %store/vec4 v0x13ce17ad0_0, 0, 32;
    %jmp T_3.46;
T_3.42 ;
    %load/vec4 v0x13ce17920_0;
    %load/vec4 v0x13ce179f0_0;
    %xor;
    %store/vec4 v0x13ce17ad0_0, 0, 32;
    %jmp T_3.46;
T_3.43 ;
    %load/vec4 v0x13ce17920_0;
    %load/vec4 v0x13ce179f0_0;
    %or;
    %inv;
    %store/vec4 v0x13ce17ad0_0, 0, 32;
    %jmp T_3.46;
T_3.44 ;
    %load/vec4 v0x13ce17620_0;
    %load/vec4 v0x13ce176e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_3.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.48, 8;
T_3.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.48, 8;
 ; End of false expr.
    %blend;
T_3.48;
    %store/vec4 v0x13ce17ad0_0, 0, 32;
    %jmp T_3.46;
T_3.45 ;
    %load/vec4 v0x13ce17920_0;
    %load/vec4 v0x13ce179f0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.49, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.50, 8;
T_3.49 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.50, 8;
 ; End of false expr.
    %blend;
T_3.50;
    %store/vec4 v0x13ce17ad0_0, 0, 32;
    %jmp T_3.46;
T_3.46 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.1 ;
    %load/vec4 v0x13ce16c20_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.53, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.54, 6;
    %jmp T_3.55;
T_3.51 ;
    %load/vec4 v0x13ce17620_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13ce16cd0_0, 0, 1;
    %jmp T_3.57;
T_3.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ce16cd0_0, 0, 1;
T_3.57 ;
    %jmp T_3.55;
T_3.52 ;
    %load/vec4 v0x13ce17620_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13ce16cd0_0, 0, 1;
    %jmp T_3.59;
T_3.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ce16cd0_0, 0, 1;
T_3.59 ;
    %jmp T_3.55;
T_3.53 ;
    %load/vec4 v0x13ce17620_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13ce16cd0_0, 0, 1;
    %jmp T_3.61;
T_3.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ce16cd0_0, 0, 1;
T_3.61 ;
    %jmp T_3.55;
T_3.54 ;
    %load/vec4 v0x13ce17620_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.62, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13ce16cd0_0, 0, 1;
    %jmp T_3.63;
T_3.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ce16cd0_0, 0, 1;
T_3.63 ;
    %jmp T_3.55;
T_3.55 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.2 ;
    %load/vec4 v0x13ce17620_0;
    %load/vec4 v0x13ce176e0_0;
    %cmp/e;
    %jmp/0xz  T_3.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13ce16cd0_0, 0, 1;
    %jmp T_3.65;
T_3.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ce16cd0_0, 0, 1;
T_3.65 ;
    %jmp T_3.24;
T_3.3 ;
    %load/vec4 v0x13ce17620_0;
    %load/vec4 v0x13ce172a0_0;
    %cmp/ne;
    %jmp/0xz  T_3.66, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13ce16cd0_0, 0, 1;
    %jmp T_3.67;
T_3.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ce16cd0_0, 0, 1;
T_3.67 ;
    %jmp T_3.24;
T_3.4 ;
    %load/vec4 v0x13ce17620_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13ce16cd0_0, 0, 1;
    %jmp T_3.69;
T_3.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ce16cd0_0, 0, 1;
T_3.69 ;
    %jmp T_3.24;
T_3.5 ;
    %load/vec4 v0x13ce17620_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.70, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13ce16cd0_0, 0, 1;
    %jmp T_3.71;
T_3.70 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ce16cd0_0, 0, 1;
T_3.71 ;
    %jmp T_3.24;
T_3.6 ;
    %load/vec4 v0x13ce17620_0;
    %load/vec4 v0x13ce17770_0;
    %add;
    %store/vec4 v0x13ce17ad0_0, 0, 32;
    %jmp T_3.24;
T_3.7 ;
    %load/vec4 v0x13ce17920_0;
    %load/vec4 v0x13ce17770_0;
    %add;
    %store/vec4 v0x13ce17ad0_0, 0, 32;
    %jmp T_3.24;
T_3.8 ;
    %load/vec4 v0x13ce17620_0;
    %load/vec4 v0x13ce17770_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.73, 8;
T_3.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.73, 8;
 ; End of false expr.
    %blend;
T_3.73;
    %store/vec4 v0x13ce17ad0_0, 0, 32;
    %jmp T_3.24;
T_3.9 ;
    %load/vec4 v0x13ce17920_0;
    %load/vec4 v0x13ce17800_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.74, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.75, 8;
T_3.74 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.75, 8;
 ; End of false expr.
    %blend;
T_3.75;
    %store/vec4 v0x13ce17ad0_0, 0, 32;
    %jmp T_3.24;
T_3.10 ;
    %load/vec4 v0x13ce17920_0;
    %load/vec4 v0x13ce17890_0;
    %and;
    %store/vec4 v0x13ce17ad0_0, 0, 32;
    %jmp T_3.24;
T_3.11 ;
    %load/vec4 v0x13ce17920_0;
    %load/vec4 v0x13ce17890_0;
    %or;
    %store/vec4 v0x13ce17ad0_0, 0, 32;
    %jmp T_3.24;
T_3.12 ;
    %load/vec4 v0x13ce17920_0;
    %load/vec4 v0x13ce17890_0;
    %xor;
    %store/vec4 v0x13ce17ad0_0, 0, 32;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x13ce17890_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x13ce17ad0_0, 0, 32;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x13ce17620_0;
    %load/vec4 v0x13ce17770_0;
    %add;
    %store/vec4 v0x13ce17090_0, 0, 32;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x13ce17620_0;
    %load/vec4 v0x13ce17770_0;
    %add;
    %store/vec4 v0x13ce17090_0, 0, 32;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x13ce17620_0;
    %load/vec4 v0x13ce17770_0;
    %add;
    %store/vec4 v0x13ce17090_0, 0, 32;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x13ce17620_0;
    %load/vec4 v0x13ce17770_0;
    %add;
    %store/vec4 v0x13ce17090_0, 0, 32;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x13ce17620_0;
    %load/vec4 v0x13ce17770_0;
    %add;
    %store/vec4 v0x13ce17090_0, 0, 32;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x13ce17620_0;
    %load/vec4 v0x13ce17770_0;
    %add;
    %store/vec4 v0x13ce17090_0, 0, 32;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x13ce17620_0;
    %load/vec4 v0x13ce17770_0;
    %add;
    %store/vec4 v0x13ce17090_0, 0, 32;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x13ce17620_0;
    %load/vec4 v0x13ce17770_0;
    %add;
    %store/vec4 v0x13ce17090_0, 0, 32;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x13ce17620_0;
    %load/vec4 v0x13ce17770_0;
    %add;
    %store/vec4 v0x13ce17090_0, 0, 32;
    %jmp T_3.24;
T_3.23 ;
    %load/vec4 v0x13ce17620_0;
    %load/vec4 v0x13ce17770_0;
    %add;
    %store/vec4 v0x13ce17090_0, 0, 32;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
    %load/vec4 v0x13ce17ad0_0;
    %store/vec4 v0x13ce174e0_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x13ce17c20;
T_4 ;
    %wait E_0x13ce17e60;
    %load/vec4 v0x13ce180e0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.0 ;
    %load/vec4 v0x13ce17f70_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x13ce17f70_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13ce17f70_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13ce17f70_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13ce18180_0, 0, 32;
    %jmp T_4.8;
T_4.1 ;
    %load/vec4 v0x13ce18320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %jmp T_4.13;
T_4.9 ;
    %load/vec4 v0x13ce17f70_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x13ce17f70_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13ce18180_0, 0, 32;
    %jmp T_4.13;
T_4.10 ;
    %load/vec4 v0x13ce17f70_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x13ce17f70_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13ce18180_0, 0, 32;
    %jmp T_4.13;
T_4.11 ;
    %load/vec4 v0x13ce17f70_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x13ce17f70_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13ce18180_0, 0, 32;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v0x13ce17f70_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x13ce17f70_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13ce18180_0, 0, 32;
    %jmp T_4.13;
T_4.13 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v0x13ce18320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %jmp T_4.18;
T_4.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x13ce17f70_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13ce18180_0, 0, 32;
    %jmp T_4.18;
T_4.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x13ce17f70_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13ce18180_0, 0, 32;
    %jmp T_4.18;
T_4.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x13ce17f70_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13ce18180_0, 0, 32;
    %jmp T_4.18;
T_4.17 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x13ce17f70_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13ce18180_0, 0, 32;
    %jmp T_4.18;
T_4.18 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v0x13ce18320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %jmp T_4.21;
T_4.19 ;
    %load/vec4 v0x13ce17f70_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x13ce17f70_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13ce18180_0, 0, 32;
    %jmp T_4.21;
T_4.20 ;
    %load/vec4 v0x13ce17f70_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x13ce17f70_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13ce18180_0, 0, 32;
    %jmp T_4.21;
T_4.21 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x13ce18320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %jmp T_4.24;
T_4.22 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x13ce17f70_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13ce18180_0, 0, 32;
    %jmp T_4.24;
T_4.23 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x13ce17f70_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13ce18180_0, 0, 32;
    %jmp T_4.24;
T_4.24 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0x13ce18010_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x13ce18180_0, 0, 32;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x13ce18320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %jmp T_4.29;
T_4.25 ;
    %load/vec4 v0x13ce18270_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x13ce17f70_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13ce18180_0, 0, 32;
    %jmp T_4.29;
T_4.26 ;
    %load/vec4 v0x13ce18270_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x13ce17f70_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13ce17f70_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13ce18180_0, 0, 32;
    %jmp T_4.29;
T_4.27 ;
    %load/vec4 v0x13ce18270_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x13ce17f70_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13ce17f70_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13ce17f70_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13ce18180_0, 0, 32;
    %jmp T_4.29;
T_4.28 ;
    %load/vec4 v0x13ce17f70_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x13ce17f70_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13ce17f70_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13ce17f70_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13ce18180_0, 0, 32;
    %jmp T_4.29;
T_4.29 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0x13ce18320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %jmp T_4.34;
T_4.30 ;
    %load/vec4 v0x13ce17f70_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x13ce17f70_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13ce17f70_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13ce17f70_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13ce18180_0, 0, 32;
    %jmp T_4.34;
T_4.31 ;
    %load/vec4 v0x13ce17f70_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x13ce17f70_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13ce17f70_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13ce18270_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13ce18180_0, 0, 32;
    %jmp T_4.34;
T_4.32 ;
    %load/vec4 v0x13ce17f70_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x13ce17f70_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13ce18270_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13ce18180_0, 0, 32;
    %jmp T_4.34;
T_4.33 ;
    %load/vec4 v0x13ce17f70_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x13ce18270_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13ce18180_0, 0, 32;
    %jmp T_4.34;
T_4.34 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x13ce195f0;
T_5 ;
    %wait E_0x13ce04b10;
    %load/vec4 v0x13ce19bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13ce19900_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x13ce19b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x13ce19990_0;
    %assign/vec4 v0x13ce19900_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x13ce18ee0;
T_6 ;
    %wait E_0x13ce04b10;
    %load/vec4 v0x13ce194d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13ce191d0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x13ce193f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x13ce19280_0;
    %assign/vec4 v0x13ce191d0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x13ce18450;
T_7 ;
    %wait E_0x13ce18690;
    %load/vec4 v0x13ce18af0_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x13ce18ce0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13ce18e10_0, 4, 8;
    %load/vec4 v0x13ce18ce0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13ce18e10_0, 4, 8;
    %load/vec4 v0x13ce18ce0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13ce18e10_0, 4, 8;
    %load/vec4 v0x13ce18ce0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13ce18e10_0, 4, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x13ce18af0_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x13ce18860_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v0x13ce18b80_0;
    %load/vec4 v0x13ce18920_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13ce18e10_0, 0, 32;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v0x13ce18920_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x13ce18b80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13ce18920_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x13ce18e10_0, 0, 32;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v0x13ce18920_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x13ce18b80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13ce18920_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13ce18e10_0, 0, 32;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x13ce18920_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x13ce18b80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13ce18e10_0, 0, 32;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x13ce18af0_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_7.9, 4;
    %load/vec4 v0x13ce18860_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %jmp T_7.13;
T_7.11 ;
    %load/vec4 v0x13ce18c30_0;
    %load/vec4 v0x13ce18920_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13ce18e10_0, 0, 32;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x13ce18920_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x13ce18c30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13ce18e10_0, 0, 32;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
T_7.9 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x13ce16080;
T_8 ;
    %wait E_0x13ce16410;
    %load/vec4 v0x13ce20780_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x13ce20400_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x13ce20000_0, 0, 32;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x13ce16080;
T_9 ;
    %wait E_0x13ce15c50;
    %load/vec4 v0x13ce1fbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x13ce20360_0;
    %load/vec4 v0x13ce1fd30_0;
    %add;
    %store/vec4 v0x13ce21070_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x13ce208f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x13ce1ff70_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x13ce20820_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x13ce21070_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x13ce20990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x13ce21260_0;
    %store/vec4 v0x13ce21070_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x13ce20360_0;
    %addi 4, 0, 32;
    %store/vec4 v0x13ce21070_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x13ce16080;
T_10 ;
    %wait E_0x13ce04b10;
    %load/vec4 v0x13ce1fe50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x13ce21920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x13ce1ff70_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x13ce20360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13ce1fee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13ce21d20_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x13ce1fee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x13ce21d20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13ce21d20_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x13ce21d20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13ce21d20_0, 0;
    %load/vec4 v0x13ce20360_0;
    %assign/vec4 v0x13ce1ff70_0, 0;
    %load/vec4 v0x13ce21070_0;
    %assign/vec4 v0x13ce20360_0, 0;
    %load/vec4 v0x13ce1ff70_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13ce1fee0_0, 0;
T_10.10 ;
T_10.8 ;
T_10.7 ;
T_10.4 ;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x13ce04bc0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ce220d0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x13ce220d0_0;
    %inv;
    %store/vec4 v0x13ce220d0_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x13ce04bc0;
T_12 ;
    %fork t_1, S_0x13ce15710;
    %jmp t_0;
    .scope S_0x13ce15710;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13ce227f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13ce221e0_0, 0, 1;
    %wait E_0x13ce04b10;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ce227f0_0, 0, 1;
    %wait E_0x13ce04b10;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x13ce15a50_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x13ce22390_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x13ce15cb0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x13ce15d60_0, 0, 5;
    %load/vec4 v0x13ce15a50_0;
    %store/vec4 v0x13ce15e10_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x13ce15b10_0, 0, 16;
    %load/vec4 v0x13ce15cb0_0;
    %load/vec4 v0x13ce15d60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13ce15e10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13ce15b10_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13ce15bc0_0, 0, 32;
    %load/vec4 v0x13ce15bc0_0;
    %store/vec4 v0x13ce22690_0, 0, 32;
    %load/vec4 v0x13ce22390_0;
    %load/vec4 v0x13ce15a50_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x13ce22390_0, 0, 32;
    %wait E_0x13ce04b10;
    %delay 2, 0;
    %load/vec4 v0x13ce22420_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 7 88 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.3 ;
    %load/vec4 v0x13ce22300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 7 89 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.5 ;
    %load/vec4 v0x13ce15a50_0;
    %addi 1, 0, 5;
    %store/vec4 v0x13ce15a50_0, 0, 5;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x13ce15a50_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_12.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.7, 5;
    %jmp/1 T_12.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0x13ce15cb0_0, 0, 6;
    %load/vec4 v0x13ce15a50_0;
    %store/vec4 v0x13ce15d60_0, 0, 5;
    %load/vec4 v0x13ce15a50_0;
    %addi 15, 0, 5;
    %store/vec4 v0x13ce15e10_0, 0, 5;
    %load/vec4 v0x13ce15a50_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x13ce15b10_0, 0, 16;
    %load/vec4 v0x13ce15cb0_0;
    %load/vec4 v0x13ce15d60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13ce15e10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13ce15b10_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13ce15bc0_0, 0, 32;
    %load/vec4 v0x13ce15bc0_0;
    %store/vec4 v0x13ce22690_0, 0, 32;
    %wait E_0x13ce04b10;
    %delay 2, 0;
    %load/vec4 v0x13ce15a50_0;
    %addi 1, 0, 5;
    %store/vec4 v0x13ce15a50_0, 0, 5;
    %jmp T_12.6;
T_12.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x13ce15a50_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x13ce15ec0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.9, 5;
    %jmp/1 T_12.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x13ce15cb0_0, 0, 6;
    %load/vec4 v0x13ce15a50_0;
    %addi 15, 0, 5;
    %store/vec4 v0x13ce15d60_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x13ce15e10_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x13ce15b10_0, 0, 16;
    %load/vec4 v0x13ce15cb0_0;
    %load/vec4 v0x13ce15d60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13ce15e10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13ce15b10_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13ce15bc0_0, 0, 32;
    %load/vec4 v0x13ce15bc0_0;
    %store/vec4 v0x13ce22690_0, 0, 32;
    %wait E_0x13ce04b10;
    %delay 2, 0;
    %load/vec4 v0x13ce15a50_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x13ce15fd0_0, 0, 16;
    %load/vec4 v0x13ce15fd0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x13ce15fd0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13ce158e0_0, 0, 32;
    %vpi_call/w 7 127 "$display", "ex_imm = %b", v0x13ce158e0_0 {0 0 0};
    %load/vec4 v0x13ce15ec0_0;
    %load/vec4 v0x13ce15a50_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x13ce15ec0_0, 0, 32;
    %load/vec4 v0x13ce15ec0_0;
    %load/vec4 v0x13ce158e0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x13ce159a0_0, 0, 32;
    %load/vec4 v0x13ce22720_0;
    %load/vec4 v0x13ce159a0_0;
    %cmp/e;
    %jmp/0xz  T_12.10, 4;
    %jmp T_12.11;
T_12.10 ;
    %vpi_call/w 7 131 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x13ce159a0_0, v0x13ce22720_0 {0 0 0};
T_12.11 ;
    %load/vec4 v0x13ce15a50_0;
    %addi 1, 0, 5;
    %store/vec4 v0x13ce15a50_0, 0, 5;
    %jmp T_12.8;
T_12.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x13ce04bc0;
t_0 %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
    "test/tb/sltiu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
