@book{cormen2009introduction,
  title={Introduction to algorithms},
  author={Cormen, Thomas H},
  year={2009},
  publisher={MIT press}
}

@book{bondy1976graph,
  title={Graph theory with applications},
  author={Bondy, John Adrian and Murty, Uppaluri Siva Ramachandra and others},
  volume={290},
  year={1976},
  publisher={Citeseer}
}

@book{hennessy2014computer,
  title={Computer organization and design: the hardware/software interface},
  author={Hennessy, John L and Patterson, David A},
  year={2014},
  publisher={Elsevier}
}

@inproceedings{smc-sim,
  title={A Case for Near Memory Computation Inside the Smart Memory Cube},
  author={Azarkhish, Erfan and Rossi, Davide and Loi, Igor and Benini, Luca},
  booktitle={Workshop on Emerging Memory Solutions},
  year={2016}
}

@article{jeon2017cashmc,
  title={CasHMC: A Cycle-Accurate Simulator for Hybrid Memory Cube},
  author={Jeon, Dong-Ik and Chung, Ki-Seok},
  journal={IEEE Computer Architecture Letters},
  volume={16},
  number={1},
  year={2017}
}

@book{jain1990art,
  title={The art of computer systems performance analysis: techniques for experimental design, measurement, simulation, and modeling},
  author={Jain, Raj},
  year={1990},
  publisher={John Wiley \& Sons}
}

@misc{coorporation2009intel,
  title={Intel 64 and IA-32 architectures optimization reference manual},
  author={Coorporation, Intel},
  year={2009},
  publisher={May}
}

@inproceedings{moore1975progress,
  title={Progress in digital integrated electronics},
  author={Moore, Gordon E and others},
  booktitle={Electron Devices Meeting},
  volume={21},
  pages={11--13},
  year={1975}
}

@article{moore1998cramming,
  title={Cramming more components onto integrated circuits},
  author={Moore, Gordon E},
  journal={Proceedings of the IEEE},
  volume={86},
  number={1},
  pages={82--85},
  year={1998},
  publisher={IEEE}
}

@inproceedings{esmaeilzadeh2011dark,
  title={Dark silicon and the end of multicore scaling},
  author={Esmaeilzadeh, Hadi and Blem, Emily and St Amant, Renee and Sankaralingam, Karthikeyan and Burger, Doug},
  booktitle={ACM SIGARCH Computer Architecture News},
  volume={39},
  number={3},
  pages={365--376},
  year={2011},
  organization={ACM}
}

@article{hadidi2017demystifying,
  title={Demystifying the characteristics of 3D-stacked memories: a case study for hybrid memory cube},
  author={Hadidi, Ramyad and Asgari, Bahar and Mudassar, Burhan Ahmad and Mukhopadhyay, Saibal and Yalamanchili, Sudhakar and Kim, Hyesoon},
  journal={arXiv preprint arXiv:1706.02725},
  year={2017}
}

@misc{HMC2.1,
    title={Hybrid Memory Cube Specification 2.1},
    author={{Hybrid Memory Cube Consortium}},
    note={http://www.hybridmemorycube.org/},
    year={2014}
}

@article{stonebraker2013bigdata,
  title={Intel big data science and technology center vision and execution plan},
  author={M. Stonebraker and S. Madden and P. Dubey},
  journal={ACM SIGMOD Record},
  volume={42},
  year={2013}
}

@article{Pawlowski_HC,
    author = {Pawlowski, J.T.},
    title = {Hybrid Memory Cube (HMC)},
    journal = {Hot Chips},
    volume={23},
    year = {2011},
}

@INPROCEEDINGS{Thung_HMC10G,
    author={Tung Thanh-Hoang and Shambayati, A. and Deutschbein, C. and Hoffmann, H. and Chien, A.A.},
    booktitle={High Performance Extreme Computing Conf.},
    title={Performance and energy limits of a processor-integrated FFT accelerator},
    year={2014}
}

@misc{Altera,
    author={Altera},
    title={{Hybrid memory cube controller IP core user guide}},
    note={https://www.altera.com/solutions/technology.html},
    year={2015}
}

@inproceedings{TSV,
    author={J. Van Olmen and A. Mercha and G. Katti and others},
    title={{3D stacked IC demonstration using a through silicon via first approach}},
    booktitle={Int. Electron Devices Meeting},
    year={2008}
}


@inproceedings{accsimHMC,
  title={A generic processing in memory cycle accurate simulator under hybrid memory cube architecture},
  author={G. F. Oliveira and P. C. Santos and M. A. Z. Alves and L. Carro},
  booktitle={Int. Conf. on Embedded Computer Systems: Architectures, MOdeling and Simulation},
  year={2017}
}


@misc{HMC2,
    title={Hybrid Memory Cube Specification Rev. 2.0},
    author={{Hybrid Memory Cube Consortium}},
    note={http://www.hybridmemorycube.org/},
    year={2013}
}

@inproceedings{HMC_Details,
    author={J. Jeddeloh and B. Keeth},
    title={{Hybrid memory cube new DRAM architecture increases density and performance}},
    booktitle={Symp. on VLSI Technology},
    year={2012}
}

@inproceedings{Euromicro_2016,
    author={P. C. Santos and M. A. Z. Alves and M. Diener and others},
    booktitle={Euromicro Int. Conf. on Parallel, Distributed, and Network-Based Processing},
    title={Exploring Cache Size and Core Count Tradeoffs in Systems with Reduced Memory Access Latency},
    year={2016}
}

@article{Copeland_1985,
    author = {Copeland, G. P. and Khoshafian, S. N.},
    title = {A Decomposition Storage Model},
    journal = {SIGMOD Rec.},
    volume = {14},
    number = {4},
    month = may,
    year = {1985}
}

@article{Manegold_2000,
    author = {S. Manegold and P. A. Boncz and M. L. Kersten},
    title = {Optimizing Database Architecture for the New Bottleneck: Memory Access},
    journal = {The VLDB Journal},
    volume = {9},
    number = {3},
    month = dec,
    year = {2000}
}

@inproceedings{boncz_2005,
    author = {P. Boncz and M. Zukowski and N. Nes},
    title = {{MonetDB/X100: hyper-pipelining query execution}},
    booktitle = {Conf. on Innovative Data Systems Research},
    year = {2005}
}

@inproceedings{boncz_2013,
    author = {P. A. Boncz and T. Neumann and O. Erling},
    title = {{TPC-H analyzed: hidden messages and lessons learned from an influential benchmark}},
    booktitle = {TPC Technology Conf. Performance Evaluation Benchmarking},
    year = {2013}
}

@manual{russomp_2012,
    title        = {Analytic Database for Big Data},
    author       = {Russom, P.},
    organization = {The Data Warehousing Institute},
    year         = {2012}
}

@article{Abadi_2009,
    author = {D. J. Abadi and P. A. Boncz and S. Harizopoulos},
    title = {Column-oriented Database Systems},
    journal = {VLDB Endowment},
    volume = {2},
    number = {2},
    month = aug,
    year = {2009}
}

@article{dhindsap_2012,
    author  = {Dhindsa, P. B. S. K.},
    title   = {A Comparative Study of Database Systems},
    journal = {Int. Journal of Engineering and Innovative Technology},
    year    = {2012},
    pages   = {267-269}
}

@manual{Russom_2013,
    title        = {Managing big data},
    author       = {Russom, P.},
    organization = {The Data Warehousing Institute},
    year         = {2013}
}

@manual{tpch,
    title        = {TPC BENCHMARK H},
    organization = {Transaction Processing Performance Council (TPC)},
    edition      = {2.17.1},
    year         = {2014}
}


@inproceedings{HIVE,
    author = {M. A. Z. Alves and M. Diener and P. C. Santos and L. Carro},
    title = {{Large vector extensions inside the HMC}},
    booktitle = {Conf. on Design, Automation \& Test in Europe},
    year = {2016},
}

@inproceedings{SiNUCA_HPCC,
    author={M. A. Z. Alves and M. Diener and F. B. Moreira and others},
    title={{SiNUCA: a validated micro-architecture simulator}},
    booktitle={High Performance Computation Conf.},
    year={2015}
}

@inproceedings{Kumar_2014,
    author = {S. Kumar and A. Shriraman and V. Srinivasan and others},
    title = {{SQRL: hardware accelerator for collecting software data structures}},
    booktitle = {Int. Conf. on Parallel Architectures and Compilation},
    year = {2014}
}

@inproceedings{Cho_2013,
    author = {C. Y. Cho and W. S. Jeong and O. Doohwan and W. W. Ro},
    title = {{XSD: accelerating MapReduce by harnessing the GPU inside an SSD}},
    booktitle = {Workshop on Near-Data},
    year = {2013}
}

@inproceedings{De_2013,
    author = {A. De and M. Gokhale and R. Gupta and S. Swanson},
    title = {{Minerva: accelerating data analysis in next-generation SSDs}},
    booktitle = {Int. Symp. on Field-Programmable Custom Computing Machines},
    year = {2013}
}

@article{IRAM_Micro_1997,
    author={D. Patterson and T. Anderson and N. Cardwell and others},
    title={{A case for intelligent RAM}},
    journal={IEEE Micro},
    year={1997},
    month=Mar,
    volume={17},
    number={2},
    pages={34-44},
}

@article{Near-Data,
    author={R. Balasubramonian and J. Chang and T. Manning and others},
    title={{Near-data processing: insights from a MICRO-46 workshop}},
    journal={IEEE Micro},
    month=July,
    volume={34},
    number={4},
    pages={36-42},
    year={2014},
}

@article{C_RAM_1999,
    author={D. G. Elliott and M. Stumm and W. M. Snelgrove and others},
    journal={Design and Test of Computers},
    title={{Computational RAM: Implementing Processors in Memory}},
    month=Jan,
    volume={16},
    number={1},
    pages={32-41},
    year={1999},
}

@inproceedings{CASES_MVX,
    author = {M. A. Z. Alves and P. C. Santos and F. B. Moreira and opthers},
    title = {Saving Memory Movements Through Vector Processing in the DRAM},
    booktitle = {Int. Conf. on Compilers, Architecture and Synthesis for Embedded Systems},
    year = {2015},
}

@article{DRAMA_CAL_2014,
    author={A. Farmahini-Farahani and J. H. Ahn and K. Compton and N. S. Kim},
    title={{DRAMA: an architecture for accelerated processing near memory}},
    journal={Computer Architecture Letters},
    number={99},
    year={2014},
}

@article{Asghari-Moghaddam_2016,
    author = {H. Asghari-Moghaddam and A. Farmahini-Farahani and K. Morrow and others},
    title = {{Near-DRAM acceleration with single-ISA heterogeneous processing in standard memory modules}},
    journal = {IEEE Micro},
    volume = {36},
    number = {1},
    month = jan,
    year = {2016}
}

@inproceedings{Xi_2015,
    author = {S. L. Xi and O. Babarinsa and M. Athanassoulis and S. Idreos},
    title = {Beyond the Wall: Near-Data Processing for Databases},
    booktitle = {Int. Workshop on Data Management on New Hardware},
    year = {2015}
}


@inproceedings{NDC_ISPASS_2014,
    author={S. H. Pugsley and J. Jestes and H. Zhang and R. Balasubramonian and others},
    booktitle={Int. Symp. on Performance Analysis of Systems and Software},
    title={{NDC: analyzing the impact of 3D-stacked memory+logic devices on MapReduce workloads}},
    year={2014},
}


@article{IBM_ActiveCube,
    author={R. Nair and S. F. Antao and C. Bertolli and P. Bose and others},
    journal={IBM Journal of Research and Development},
    title={Active Memory Cube: A processing-in-memory architecture for exascale systems},
    volume={59},
    number={2/3},
    month=March,
    year={2015}
}


@inproceedings{Tesseract,
    author = {J. Ahn and S. Hong and S. Yoo and O. Mutlu and K. Choi},
    title = {A Scalable Processing-in-memory Accelerator for Parallel Graph Processing},
    booktitle = {Int. Symp. on Computer Architecture},
    year = {2015},
}






@inproceedings{Khalifa_HMC,
    author={K. Khalifa and H. Fawzy and S. El-Ashry and K. Salah},
    title={Memory controller architectures: A comparative study},
    booktitle={Int. Design and Test Symp.},
    year={2013}
}


@book{jacob_book_2008,
  title={Memory systems: cache, DRAM, disk},
  author={Jacob, Bruce and Ng, Spencer and Wang, David},
  publisher={Morgan Kaufmann},
  year={2008},
}

@inproceedings{Miss_Mem_Wall_1996,
    author = {Saulsbury, Ashley and Pong, Fong and Nowatzyk, Andreas},
    title = {Missing the Memory Wall: The Case for Processor/Memory Integration},
    booktitle = {Int. Symp. on Computer Architecture},
    year = {1996},
}


@inproceedings{IRAM_WML_1997,
    title={Evaluation of existing architectures in IRAM systems},
    author={Bowman, Ngeci and Cardwell, Neal and Kozyrakis, C and others},
    booktitle={Int. Symp. Computer Architecture - Workshop on Mixing Logic and DRAM},
    year={1997},
}



@techreport{NMP_2005,
     title = {{A near-memory processor for vector, streaming and bit manipulation workloads}},
     author = {Wei, Mingliang and Snir, Marc and Torrellas, Josep and Tremaine, R Brett},
     institution = {University of Illinois at Urbana-Champaign},
     month = {02},
     year = {2005},
}

@inproceedings{LiM_3D_FFT_MM,
    title={{A 3D-stacked logic-in-memory accelerator for application-specific data intensive computing}},
    author={Q. Zhu and B. Akin and H. E. Sumbul and others},
    booktitle={Int. 3D Systems Integration Conf.},
    year={2013}
}

@inproceedings{Sparse_MM_LiM,
    title={{Accelerating Sparse Matrix-Matrix Multiplication with 3D-stacked Logic-in-Memory Hardware}},
    author={Q. Zhu and T. Graf and H. E. Sumbul and L. Pileggi and F. Franchetti},
    booktitle={High Performance Extreme Computing Conf.},
    year={2013}
}



@article{NDC_Micro_2014,
    author={Pugsley, S.H. and Jestes, J. and Balasubramonian, R. and others},
    journal={IEEE Micro},
    title={{Comparing Implementations of Near-Data Computing with In-Memory MapReduce Workloads}},
    month={July},
    volume={34},
    number={4},
    pages={44-52},
    year={2014},
}


@inproceedings{MEMSYS_MVX,
 author = {Alves, Marco A. Z. and Santos, Paulo C. and Diener, Matthias and Carro, Luigi},
 title = {Opportunities and Challenges of Performing Vector Operations Inside the DRAM},
 booktitle = {Int. Symp. on Memory Systems},
 series = {MEMSYS '15},
 year = {2015},
 pages = {22--28},
}


@inproceedings{PEI,
    author = {Ahn, Junwhan and Yoo, Sungjoo and Mutlu, Onur and Choi, Kiyoung},
    title = {{PIM-enabled Instructions: A Low-overhead, Locality-aware Processing-in-memory Architecture}},
    booktitle = {Int. Symp. on Computer Architecture},
    year = {2015},
}


@phdthesis{rosenfeld2014performance,
    title={{Performance exploration of the hybrid memory cube}},
    author={Rosenfeld, Paul},
    school = {University of Maryland},
    year={2014}
}

@inproceedings{AutoVectorization,
    author={Maleki, S. and Yaoqing Gao and Garzaran, M.J. and Wong, T. and Padua, D.A.},
    title={{An Evaluation of Vectorizing Compilers}},
    booktitle={Int. Conf. on Parallel Architectures and Compilation Techniques},
    year={2011},
}

@techreport{Intel_XeonPhi,
    title={{Intel Xeon Phi Coprocessor Instruction Set Architecture Reference Manual}},
    author={Intel},
    publisher={Intel},
    year={2012},
}





@article{li2013mcpat,
  title={{The McPAT Framework for Multicore and Manycore Architectures: Simultaneously Modeling Power, Area, and Timing}},
  author={Li, Sheng and Ahn, Jung Ho and Strong, Richard D and others},
  journal={Transactions on Architecture and Code Optimization},
  volume={10},
  number={1},
  pages={5},
  year={2013},
}


@inproceedings{New_PIM_2013,
    title={{A new perspective on processing-in-memory architecture design}},
    author={D. P. Zhang and N. Jayasena and A. Lyashevsky and others},
    booktitle={Workshop on Memory Systems Performance and Correctness (MSPC)},
    pages={71–73},
    year={2013}
 }


@inproceedings{DIVA_2002,
 author = {Draper, Jeff and Chame, Jacqueline and Hall, Mary and Steele, Craig and Barrett, Tim and LaCoss, Jeff and Granacki, John and Shin, Jaewook and Chen, Chun and Kang, Chang Woo and Kim, Ihn and Daglikoca, Gokhan},
 title = {The Architecture of the DIVA Processing-in-memory Chip},
 booktitle = {Proceedings of the 16th International Conference on Supercomputing},
 series = {ICS '02},
 year = {2002},
 isbn = {1-58113-483-5},
 location = {New York, New York, USA},
 pages = {14--25},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/514191.514197},
 doi = {10.1145/514191.514197},
 acmid = {514197},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {architecture, memory bandwidth, processing-in-memory},
}



@book{arm-a5,
  title={Cortex-A5 Technical Reference Manual},
  author={ARM},
  year={2010},
}

@INPROCEEDINGS{ChangJooLee,
    author={Chang Joo Lee and Mutlu, O. and Narasiman, V. and Patt, Y.N.},
    booktitle={International Symposium on Microarchitecture (MICRO)},
    title={Prefetch-Aware DRAM Controllers},
    year={2008},
    month={Nov},
    pages={200-209},
}

@phdthesis{SiNUCA_Thesis_2014,
    author = {Alves, M.A.Z.},
    title = {Increasing Energy Efficiency of Processor Caches via Line Usage Predictors},
    school = {Universidade Federal do Rio Grande do Sul},
    year      = {2014},
    month     = {May}
}

@misc{embedDRAM,
  title={Embedded DRAM on silicon-on-insulator substrate},
  author={Adkisson, James W and Divakaruni, Ramachandra and Gambino, Jeffrey P and Mandelman, Jack A},
  year={2002},
  month=feb # "~26",
  publisher={Google Patents},
  note={US Patent 6,350,653}
}

@inproceedings{embedDRAM2,
  title={Efficiently enabling conventional block sizes for very large die-stacked DRAM caches},
  author={Loh, Gabriel H and Hill, Mark D},
  booktitle={Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture},
  pages={454--464},
  year={2011},
  organization={ACM}
}

@inproceedings{ESMC_DATE_2015,
    title={High Performance AXI-4.0 Based Interconnect for Extensible Smart Memory Cubes},
    author={E. Azarkhish and D. Ross and I. Loi and L. Benini},
    booktitle={Design, Automation and Test in Europe Conference and Exhibition (DATE), 2015},
    year={2015},
}

@inproceedings{Tiered-Latency_LEE,
     author = {Lee, Donghyuk and Kim, Yoongu and Seshadri, Vivek and Liu, Jamie and Subramanian, Lavanya and Mutlu, Onur},
     title = {Tiered-latency DRAM: A Low Latency and Low Cost DRAM Architecture},
     booktitle = {Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA)},
     series = {HPCA '13},
     year = {2013},
     isbn = {978-1-4673-5585-8},
     pages = {615--626},
     numpages = {12},
     url = {http://dx.doi.org/10.1109/HPCA.2013.6522354},
     doi = {10.1109/HPCA.2013.6522354},
     acmid = {2495482},
     publisher = {IEEE Computer Society},
     address = {Washington, DC, USA},
}

@inproceedings{instruction_scheduling,
  title={Efficient instruction scheduling for a pipelined architecture},
  author={Gibbons, Philip B and Muchnick, Steven S},
  booktitle={ACM SIGPLAN Notices},
  volume={21},
  number={7},
  pages={11--16},
  year={1986},
  organization={ACM}
}


@article{Mem_Wall_1995,
 author = {Wulf, Wm. A. and McKee, Sally A.},
 title = {Hitting the Memory Wall: Implications of the Obvious},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {March 1995},
 volume = {23},
 number = {1},
 month = mar,
 year = {1995},
 issn = {0163-5964},
 pages = {20--24},
 numpages = {5},
 url = {http://doi.acm.org/10.1145/216585.216588},
 doi = {10.1145/216585.216588},
 acmid = {216588},
 publisher = {ACM},
 address = {New York, NY, USA},
}

@misc{TSVpatent,
  title={Through silicon vias},
  author={Lin, Benfu and Yu, Hong and San, Lup and See, Alex and Lu, Wei},
  year={2013},
  month=mar # "~15",
  publisher={Google Patents},
  note={US Patent App. 13/831,898}
}

@techreport{MicronDDR3,
  title={1Gb: x4, x8, x16 DDR3 SDRAM Features},
  author={Micron},
  year={2006},
  publisher={Micron Corp.},
}












