Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8cc7ece64cf74ea79c3003e80e2542aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot basys3_lab9_behav xil_defaultlib.basys3_lab9 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'sw' [C:/Users/ammic/OneDrive/Documents/GitHub/Lab09/Lab09_project/codedirectory/basys3_lab9.sv:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register(N=8)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.top_lab9
Compiling module xil_defaultlib.basys3_lab9
Compiling module xil_defaultlib.glbl
Built simulation snapshot basys3_lab9_behav
