# -*- csr3 -*-
# You must run "csr3 rtl" after editing this file!
---
name: DTX
attributes:
  dv_fc_scratch_exempt: "RSL"
  dv_testbuilder_model_generation: "True"
  mif_heading2: "DTX"
registers:
  - name: DTX_MIO_SEL(0..1)
    title: DTX MIO Select Register
    address: 0x11800FE000000 + a*0x8
    bus: RSL
    fields:
      - name: --
        bits: 63..24
        access: RAZ
        reset: 0x0
        typical: 0x0
        description: Reserved.

      - name: VALUE
        bits: 23..0
        access: R/W
        reset: 0x0
        typical: 0x0
        attributes:
          dv_uvm_cov_val_disable: "True"
        description: Debug select. Selects which signals to drive onto low/high 36-bit debug buses.


  - name: DTX_MIO_ENA(0..1)
    title: DTX MIO Data Enable Register
    address: 0x11800FE000020 + a*0x8
    bus: RSL
    fields:
      - name: --
        bits: 63..36
        access: RAZ
        reset: 0x0
        typical: 0x0
        description: Reserved.

      - name: ENA
        bits: 35..0
        access: R/W
        reset: 0x0
        typical: 0x0
        attributes:
          dv_uvm_cov_val_disable: "True"
        description: |
          Output enable vector of which bits to drive onto the low/high 36-bit debug buses. Normally
          only one block will drive each bit.


  - name: DTX_MIO_DAT(0..1)
    title: DTX MIO Raw Data Register
    address: 0x11800FE000040 + a*0x8
    bus: RSL
    fields:
      - name: --
        bits: 63..36
        access: RAZ
        reset: 0x0
        typical: 0x0
        description: Reserved.

      - name: RAW
        bits: 35..0
        access: RO/H
        reset: 0x0
        typical: 0x0
        attributes:
          dv_uvm_cov_val_disable: "True"
        description: |
          Raw debug data captured by the DTX before the ENA is applied. This gives the ability to
          peek into blocks during an OCLA capture without OCLA reconfiguration.


  - name: DTX_MIO_CTL
    title: DTX MIO Control Register
    address: 0x11800FE000060
    bus: RSL
    fields:
      - name: --
        bits: 63..5
        access: RAZ
        reset: 0x0
        typical: 0x0
        description: Reserved.

      - name: ACTIVE
        bits: 4
        access: R/W
        reset: 0
        typical: 0
        description: Force block's gated clocks on, so that the state of idle signals may be captured.

      - name: --
        bits: 3..2
        access: RAZ
        reset: 0x0
        typical: 0x0
        description: Reserved.

      - name: ECHOEN
        bits: 1
        access: R/W
        reset: 0
        typical: 0
        description: |
          Drive debug bus with the value in DTX_MIO_ENA(0..1) instead of normal block debug data.
          Not applicable when software directly reads the DAT(0..1) registers.  For diagnostic use
          only.

      - name: SWAP
        bits: 0
        access: R/W
        reset: 0
        typical: 0
        description: Swap the high and low 36-bit debug bus outputs.


  - name: DTX_MIO_BCST_RSP
    title: DTX MIO Control Register
    address: 0x11800FE000080
    bus: RSL
    fields:
      - name: --
        bits: 63..1
        access: RAZ
        reset: 0x0
        typical: 0x0
        description: Reserved.

      - name: ENA
        bits: 0
        access: R/W
        reset: 0
        typical: 0
        description: Enable this DTX instance as the responder to DTX broadcast read/write operations.


  - name: DTX_RST_SEL(0..1)
    title: DTX RST Select Register
    address: 0x11800FE030000 + a*0x8
    bus: RSL
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_RST_ENA(0..1)
    title: DTX RST Data Enable Register
    address: 0x11800FE030020 + a*0x8
    bus: RSL
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_RST_DAT(0..1)
    title: DTX RST Raw Data Register
    address: 0x11800FE030040 + a*0x8
    bus: RSL
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_RST_CTL
    title: DTX RST Control Register
    address: 0x11800FE030060
    bus: RSL
    inherits: DTX_MIO_CTL

  - name: DTX_RST_BCST_RSP
    title: DTX RST Control Register
    address: 0x11800FE030080
    bus: RSL
    inherits: DTX_MIO_BCST_RSP

  - name: DTX_LAP(0..1)_SEL(0..1)
    title: DTX LAP Select Register
    address: 0x11800FE060000 + a*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_LAP(0..1)_ENA(0..1)
    title: DTX LAP Data Enable Register
    address: 0x11800FE060020 + a*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_LAP(0..1)_DAT(0..1)
    title: DTX LAP Raw Data Register
    address: 0x11800FE060040 + a*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_LAP(0..1)_CTL
    title: DTX LAP Control Register
    address: 0x11800FE060060 + a*0x8000
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_CTL

  - name: DTX_LAP(0..1)_BCST_RSP
    title: DTX LAP Control Register
    address: 0x11800FE060080 + a*0x8000
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_BCST_RSP

  - name: DTX_OCX_TOP_SEL(0..1)
    title: DTX OCX_TOP Select Register
    address: 0x11800FE088000 + a*0x8
    bus: RSL
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_OCX_TOP_ENA(0..1)
    title: DTX OCX_TOP Data Enable Register
    address: 0x11800FE088020 + a*0x8
    bus: RSL
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_OCX_TOP_DAT(0..1)
    title: DTX OCX_TOP Raw Data Register
    address: 0x11800FE088040 + a*0x8
    bus: RSL
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_OCX_TOP_CTL
    title: DTX OCX_TOP Control Register
    address: 0x11800FE088060
    bus: RSL
    inherits: DTX_MIO_CTL

  - name: DTX_OCX_TOP_BCST_RSP
    title: DTX OCX_TOP Control Register
    address: 0x11800FE088080
    bus: RSL
    inherits: DTX_MIO_BCST_RSP

  - name: DTX_LBK_SEL(0..1)
    title: DTX LBK Select Register
    address: 0x11800FE090000 + a*0x8
    bus: RSL
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_LBK_ENA(0..1)
    title: DTX LBK Data Enable Register
    address: 0x11800FE090020 + a*0x8
    bus: RSL
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_LBK_DAT(0..1)
    title: DTX LBK Raw Data Register
    address: 0x11800FE090040 + a*0x8
    bus: RSL
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_LBK_CTL
    title: DTX LBK Control Register
    address: 0x11800FE090060
    bus: RSL
    inherits: DTX_MIO_CTL

  - name: DTX_LBK_BCST_RSP
    title: DTX LBK Control Register
    address: 0x11800FE090080
    bus: RSL
    inherits: DTX_MIO_BCST_RSP

  - name: DTX_ILK_SEL(0..1)
    title: DTX ILK Select Register
    address: 0x11800FE0A0000 + a*0x8
    bus: RSL
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_ILK_ENA(0..1)
    title: DTX ILK Data Enable Register
    address: 0x11800FE0A0020 + a*0x8
    bus: RSL
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_ILK_DAT(0..1)
    title: DTX ILK Raw Data Register
    address: 0x11800FE0A0040 + a*0x8
    bus: RSL
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_ILK_CTL
    title: DTX ILK Control Register
    address: 0x11800FE0A0060
    bus: RSL
    inherits: DTX_MIO_CTL

  - name: DTX_ILK_BCST_RSP
    title: DTX ILK Control Register
    address: 0x11800FE0A0080
    bus: RSL
    inherits: DTX_MIO_BCST_RSP

  - name: DTX_ILA_SEL(0..1)
    title: DTX ILA Select Register
    address: 0x11800FE0B8000 + a*0x8
    bus: RSL
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_ILA_ENA(0..1)
    title: DTX ILA Data Enable Register
    address: 0x11800FE0B8020 + a*0x8
    bus: RSL
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_ILA_DAT(0..1)
    title: DTX ILA Raw Data Register
    address: 0x11800FE0B8040 + a*0x8
    bus: RSL
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_ILA_CTL
    title: DTX ILA Control Register
    address: 0x11800FE0B8060
    bus: RSL
    inherits: DTX_MIO_CTL

  - name: DTX_ILA_BCST_RSP
    title: DTX ILA Control Register
    address: 0x11800FE0B8080
    bus: RSL
    inherits: DTX_MIO_BCST_RSP

  - name: DTX_OCX_LNK(0..2)_SEL(0..1)
    title: DTX OCX_LNK Select Register
    address: 0x11800FE180000 + a*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_OCX_LNK(0..2)_ENA(0..1)
    title: DTX OCX_LNK Data Enable Register
    address: 0x11800FE180020 + a*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_OCX_LNK(0..2)_DAT(0..1)
    title: DTX OCX_LNK Raw Data Register
    address: 0x11800FE180040 + a*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_OCX_LNK(0..2)_CTL
    title: DTX OCX_LNK Control Register
    address: 0x11800FE180060 + a*0x8000
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_CTL

  - name: DTX_OCX_LNK(0..2)_BCST_RSP
    title: DTX OCX_LNK Control Register
    address: 0x11800FE180080 + a*0x8000
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_BCST_RSP

  - name: DTX_OCX_OLE(0..2)_SEL(0..1)
    title: DTX OCX_OLE Select Register
    address: 0x11800FE1A0000 + a*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_OCX_OLE(0..2)_ENA(0..1)
    title: DTX OCX_OLE Data Enable Register
    address: 0x11800FE1A0020 + a*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_OCX_OLE(0..2)_DAT(0..1)
    title: DTX OCX_OLE Raw Data Register
    address: 0x11800FE1A0040 + a*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_OCX_OLE(0..2)_CTL
    title: DTX OCX_OLE Control Register
    address: 0x11800FE1A0060 + a*0x8000
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_CTL

  - name: DTX_OCX_OLE(0..2)_BCST_RSP
    title: DTX OCX_OLE Control Register
    address: 0x11800FE1A0080 + a*0x8000
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_BCST_RSP

  - name: DTX_DFA_SEL(0..1)
    title: DTX DFA Select Register
    address: 0x11800FE1B8000 + a*0x8
    bus: RSL
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_DFA_ENA(0..1)
    title: DTX DFA Data Enable Register
    address: 0x11800FE1B8020 + a*0x8
    bus: RSL
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_DFA_DAT(0..1)
    title: DTX DFA Raw Data Register
    address: 0x11800FE1B8040 + a*0x8
    bus: RSL
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_DFA_CTL
    title: DTX DFA Control Register
    address: 0x11800FE1B8060
    bus: RSL
    inherits: DTX_MIO_CTL

  - name: DTX_DFA_BCST_RSP
    title: DTX DFA Control Register
    address: 0x11800FE1B8080
    bus: RSL
    inherits: DTX_MIO_BCST_RSP

  - name: DTX_ZIP_SEL(0..1)
    title: DTX ZIP Select Register
    address: 0x11800FE1C0000 + a*0x8
    bus: RSL
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_ZIP_ENA(0..1)
    title: DTX ZIP Data Enable Register
    address: 0x11800FE1C0020 + a*0x8
    bus: RSL
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_ZIP_DAT(0..1)
    title: DTX ZIP Raw Data Register
    address: 0x11800FE1C0040 + a*0x8
    bus: RSL
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_ZIP_CTL
    title: DTX ZIP Control Register
    address: 0x11800FE1C0060
    bus: RSL
    inherits: DTX_MIO_CTL

  - name: DTX_ZIP_BCST_RSP
    title: DTX ZIP Control Register
    address: 0x11800FE1C0080
    bus: RSL
    inherits: DTX_MIO_BCST_RSP

  - name: DTX_RNM_SEL(0..1)
    title: DTX RNM Select Register
    address: 0x11800FE200000 + a*0x8
    bus: RSL
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_RNM_ENA(0..1)
    title: DTX RNM Data Enable Register
    address: 0x11800FE200020 + a*0x8
    bus: RSL
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_RNM_DAT(0..1)
    title: DTX RNM Raw Data Register
    address: 0x11800FE200040 + a*0x8
    bus: RSL
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_RNM_CTL
    title: DTX RNM Control Register
    address: 0x11800FE200060
    bus: RSL
    inherits: DTX_MIO_CTL

  - name: DTX_RNM_BCST_RSP
    title: DTX RNM Control Register
    address: 0x11800FE200080
    bus: RSL
    inherits: DTX_MIO_BCST_RSP

  - name: DTX_PKI_PFE_SEL(0..1)
    title: DTX PKI_PFE Select Register
    address: 0x11800FE220000 + a*0x8
    bus: RSL
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_PKI_PFE_ENA(0..1)
    title: DTX PKI_PFE Data Enable Register
    address: 0x11800FE220020 + a*0x8
    bus: RSL
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_PKI_PFE_DAT(0..1)
    title: DTX PKI_PFE Raw Data Register
    address: 0x11800FE220040 + a*0x8
    bus: RSL
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_PKI_PFE_CTL
    title: DTX PKI_PFE Control Register
    address: 0x11800FE220060
    bus: RSL
    inherits: DTX_MIO_CTL

  - name: DTX_PKI_PFE_BCST_RSP
    title: DTX PKI_PFE Control Register
    address: 0x11800FE220080
    bus: RSL
    inherits: DTX_MIO_BCST_RSP

  - name: DTX_PKI_PBE_SEL(0..1)
    title: DTX PKI_PBE Select Register
    address: 0x11800FE228000 + a*0x8
    bus: RSL
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_PKI_PBE_ENA(0..1)
    title: DTX PKI_PBE Data Enable Register
    address: 0x11800FE228020 + a*0x8
    bus: RSL
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_PKI_PBE_DAT(0..1)
    title: DTX PKI_PBE Raw Data Register
    address: 0x11800FE228040 + a*0x8
    bus: RSL
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_PKI_PBE_CTL
    title: DTX PKI_PBE Control Register
    address: 0x11800FE228060
    bus: RSL
    inherits: DTX_MIO_CTL

  - name: DTX_PKI_PBE_BCST_RSP
    title: DTX PKI_PBE Control Register
    address: 0x11800FE228080
    bus: RSL
    inherits: DTX_MIO_BCST_RSP

  - name: DTX_PKI_PIX_SEL(0..1)
    title: DTX PKI_PIX Select Register
    address: 0x11800FE230000 + a*0x8
    bus: RSL
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_PKI_PIX_ENA(0..1)
    title: DTX PKI_PIX Data Enable Register
    address: 0x11800FE230020 + a*0x8
    bus: RSL
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_PKI_PIX_DAT(0..1)
    title: DTX PKI_PIX Raw Data Register
    address: 0x11800FE230040 + a*0x8
    bus: RSL
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_PKI_PIX_CTL
    title: DTX PKI_PIX Control Register
    address: 0x11800FE230060
    bus: RSL
    inherits: DTX_MIO_CTL

  - name: DTX_PKI_PIX_BCST_RSP
    title: DTX PKI_PIX Control Register
    address: 0x11800FE230080
    bus: RSL
    inherits: DTX_MIO_BCST_RSP

  - name: DTX_HNA_SEL(0..1)
    title: DTX HNA Select Register
    address: 0x11800FE238000 + a*0x8
    bus: RSL
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_HNA_ENA(0..1)
    title: DTX HNA Data Enable Register
    address: 0x11800FE238020 + a*0x8
    bus: RSL
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_HNA_DAT(0..1)
    title: DTX HNA Raw Data Register
    address: 0x11800FE238040 + a*0x8
    bus: RSL
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_HNA_CTL
    title: DTX HNA Control Register
    address: 0x11800FE238060
    bus: RSL
    inherits: DTX_MIO_CTL

  - name: DTX_HNA_BCST_RSP
    title: DTX HNA Control Register
    address: 0x11800FE238080
    bus: RSL
    inherits: DTX_MIO_BCST_RSP

  - name: DTX_L2C_TAD(0..7)_SEL(0..1)
    title: DTX L2C_TAD Select Register
    address: 0x11800FE240000 + a*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_L2C_TAD(0..7)_ENA(0..1)
    title: DTX L2C_TAD Data Enable Register
    address: 0x11800FE240020 + a*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_L2C_TAD(0..7)_DAT(0..1)
    title: DTX L2C_TAD Raw Data Register
    address: 0x11800FE240040 + a*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_L2C_TAD(0..7)_CTL
    title: DTX L2C_TAD Control Register
    address: 0x11800FE240060 + a*0x8000
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_CTL

  - name: DTX_L2C_TAD(0..7)_BCST_RSP
    title: DTX L2C_TAD Control Register
    address: 0x11800FE240080 + a*0x8000
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_BCST_RSP

  - name: DTX_TIM_SEL(0..1)
    title: DTX TIM Select Register
    address: 0x11800FE2C0000 + a*0x8
    bus: RSL
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_TIM_ENA(0..1)
    title: DTX TIM Data Enable Register
    address: 0x11800FE2C0020 + a*0x8
    bus: RSL
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_TIM_DAT(0..1)
    title: DTX TIM Raw Data Register
    address: 0x11800FE2C0040 + a*0x8
    bus: RSL
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_TIM_CTL
    title: DTX TIM Control Register
    address: 0x11800FE2C0060
    bus: RSL
    inherits: DTX_MIO_CTL

  - name: DTX_TIM_BCST_RSP
    title: DTX TIM Control Register
    address: 0x11800FE2C0080
    bus: RSL
    inherits: DTX_MIO_BCST_RSP

  - name: DTX_L2C_MCI(0..3)_SEL(0..1)
    title: DTX L2C_MCI Select Register
    address: 0x11800FE2E0000 + a*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_L2C_MCI(0..3)_ENA(0..1)
    title: DTX L2C_MCI Data Enable Register
    address: 0x11800FE2E0020 + a*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_L2C_MCI(0..3)_DAT(0..1)
    title: DTX L2C_MCI Raw Data Register
    address: 0x11800FE2E0040 + a*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_L2C_MCI(0..3)_CTL
    title: DTX L2C_MCI Control Register
    address: 0x11800FE2E0060 + a*0x8000
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_CTL

  - name: DTX_L2C_MCI(0..3)_BCST_RSP
    title: DTX L2C_MCI Control Register
    address: 0x11800FE2E0080 + a*0x8000
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_BCST_RSP

  - name: DTX_USBH(0..0)_SEL(0..1)
    title: DTX USBH Select Register
    address: 0x11800FE340000 + a*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_USBH(0..0)_ENA(0..1)
    title: DTX USBH Data Enable Register
    address: 0x11800FE340020 + a*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_USBH(0..0)_DAT(0..1)
    title: DTX USBH Raw Data Register
    address: 0x11800FE340040 + a*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_USBH(0..0)_CTL
    title: DTX USBH Control Register
    address: 0x11800FE340060 + a*0x8000
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_CTL

  - name: DTX_USBH(0..0)_BCST_RSP
    title: DTX USBH Control Register
    address: 0x11800FE340080 + a*0x8000
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_BCST_RSP

  - name: DTX_RAD_SEL(0..1)
    title: DTX RAD Select Register
    address: 0x11800FE380000 + a*0x8
    bus: RSL
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_RAD_ENA(0..1)
    title: DTX RAD Data Enable Register
    address: 0x11800FE380020 + a*0x8
    bus: RSL
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_RAD_DAT(0..1)
    title: DTX RAD Raw Data Register
    address: 0x11800FE380040 + a*0x8
    bus: RSL
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_RAD_CTL
    title: DTX RAD Control Register
    address: 0x11800FE380060
    bus: RSL
    inherits: DTX_MIO_CTL

  - name: DTX_RAD_BCST_RSP
    title: DTX RAD Control Register
    address: 0x11800FE380080
    bus: RSL
    inherits: DTX_MIO_BCST_RSP

  - name: DTX_L2C_CBC(0..3)_SEL(0..1)
    title: DTX L2C_CBC Select Register
    address: 0x11800FE420000 + a*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_L2C_CBC(0..3)_ENA(0..1)
    title: DTX L2C_CBC Data Enable Register
    address: 0x11800FE420020 + a*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_L2C_CBC(0..3)_DAT(0..1)
    title: DTX L2C_CBC Raw Data Register
    address: 0x11800FE420040 + a*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_L2C_CBC(0..3)_CTL
    title: DTX L2C_CBC Control Register
    address: 0x11800FE420060 + a*0x8000
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_CTL

  - name: DTX_L2C_CBC(0..3)_BCST_RSP
    title: DTX L2C_CBC Control Register
    address: 0x11800FE420080 + a*0x8000
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_BCST_RSP

  - name: DTX_LMC(0..3)_SEL(0..1)
    title: DTX LMC Select Register
    address: 0x11800FE440000 + a*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_LMC(0..3)_ENA(0..1)
    title: DTX LMC Data Enable Register
    address: 0x11800FE440020 + a*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_LMC(0..3)_DAT(0..1)
    title: DTX LMC Raw Data Register
    address: 0x11800FE440040 + a*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_LMC(0..3)_CTL
    title: DTX LMC Control Register
    address: 0x11800FE440060 + a*0x8000
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_CTL

  - name: DTX_LMC(0..3)_BCST_RSP
    title: DTX LMC Control Register
    address: 0x11800FE440080 + a*0x8000
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_BCST_RSP

  - name: DTX_GSER(0..13)_SEL(0..1)
    title: DTX GSER Select Register
    address: 0x11800FE480000 + a*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_GSER(0..13)_ENA(0..1)
    title: DTX GSER Data Enable Register
    address: 0x11800FE480020 + a*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_GSER(0..13)_DAT(0..1)
    title: DTX GSER Raw Data Register
    address: 0x11800FE480040 + a*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_GSER(0..13)_CTL
    title: DTX GSER Control Register
    address: 0x11800FE480060 + a*0x8000
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_CTL

  - name: DTX_GSER(0..13)_BCST_RSP
    title: DTX GSER Control Register
    address: 0x11800FE480080 + a*0x8000
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_BCST_RSP

  - name: DTX_PEM(0..3)_SEL(0..1)
    title: DTX PEM Select Register
    address: 0x11800FE600000 + a*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_PEM(0..3)_ENA(0..1)
    title: DTX PEM Data Enable Register
    address: 0x11800FE600020 + a*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_PEM(0..3)_DAT(0..1)
    title: DTX PEM Raw Data Register
    address: 0x11800FE600040 + a*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_PEM(0..3)_CTL
    title: DTX PEM Control Register
    address: 0x11800FE600060 + a*0x8000
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_CTL

  - name: DTX_PEM(0..3)_BCST_RSP
    title: DTX PEM Control Register
    address: 0x11800FE600080 + a*0x8000
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_BCST_RSP

  - name: DTX_OSM_SEL(0..1)
    title: DTX OSM Select Register
    address: 0x11800FE6E0000 + a*0x8
    bus: RSL
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_OSM_ENA(0..1)
    title: DTX OSM Data Enable Register
    address: 0x11800FE6E0020 + a*0x8
    bus: RSL
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_OSM_DAT(0..1)
    title: DTX OSM Raw Data Register
    address: 0x11800FE6E0040 + a*0x8
    bus: RSL
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_OSM_CTL
    title: DTX OSM Control Register
    address: 0x11800FE6E0060
    bus: RSL
    inherits: DTX_MIO_CTL

  - name: DTX_OSM_BCST_RSP
    title: DTX OSM Control Register
    address: 0x11800FE6E0080
    bus: RSL
    inherits: DTX_MIO_BCST_RSP

  - name: DTX_ASE_SEL(0..1)
    title: DTX ASE Select Register
    address: 0x11800FE6E8000 + a*0x8
    bus: RSL
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_ASE_ENA(0..1)
    title: DTX ASE Data Enable Register
    address: 0x11800FE6E8020 + a*0x8
    bus: RSL
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_ASE_DAT(0..1)
    title: DTX ASE Raw Data Register
    address: 0x11800FE6E8040 + a*0x8
    bus: RSL
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_ASE_CTL
    title: DTX ASE Control Register
    address: 0x11800FE6E8060
    bus: RSL
    inherits: DTX_MIO_CTL

  - name: DTX_ASE_BCST_RSP
    title: DTX ASE Control Register
    address: 0x11800FE6E8080
    bus: RSL
    inherits: DTX_MIO_BCST_RSP

  - name: DTX_BGX(0..5)_SEL(0..1)
    title: DTX BGX Select Register
    address: 0x11800FE700000 + a*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_BGX(0..5)_ENA(0..1)
    title: DTX BGX Data Enable Register
    address: 0x11800FE700020 + a*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_BGX(0..5)_DAT(0..1)
    title: DTX BGX Raw Data Register
    address: 0x11800FE700040 + a*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_BGX(0..5)_CTL
    title: DTX BGX Control Register
    address: 0x11800FE700060 + a*0x8000
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_CTL

  - name: DTX_BGX(0..5)_BCST_RSP
    title: DTX BGX Control Register
    address: 0x11800FE700080 + a*0x8000
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_BCST_RSP

  - name: DTX_IOBN_SEL(0..1)
    title: DTX IOBN Select Register
    address: 0x11800FE780000 + a*0x8
    bus: RSL
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_IOBN_ENA(0..1)
    title: DTX IOBN Data Enable Register
    address: 0x11800FE780020 + a*0x8
    bus: RSL
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_IOBN_DAT(0..1)
    title: DTX IOBN Raw Data Register
    address: 0x11800FE780040 + a*0x8
    bus: RSL
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_IOBN_CTL
    title: DTX IOBN Control Register
    address: 0x11800FE780060
    bus: RSL
    inherits: DTX_MIO_CTL

  - name: DTX_IOBN_BCST_RSP
    title: DTX IOBN Control Register
    address: 0x11800FE780080
    bus: RSL
    inherits: DTX_MIO_BCST_RSP

  - name: DTX_IOBP_SEL(0..1)
    title: DTX IOBP Select Register
    address: 0x11800FE7A0000 + a*0x8
    bus: RSL
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_IOBP_ENA(0..1)
    title: DTX IOBP Data Enable Register
    address: 0x11800FE7A0020 + a*0x8
    bus: RSL
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_IOBP_DAT(0..1)
    title: DTX IOBP Raw Data Register
    address: 0x11800FE7A0040 + a*0x8
    bus: RSL
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_IOBP_CTL
    title: DTX IOBP Control Register
    address: 0x11800FE7A0060
    bus: RSL
    inherits: DTX_MIO_CTL

  - name: DTX_IOBP_BCST_RSP
    title: DTX IOBP Control Register
    address: 0x11800FE7A0080
    bus: RSL
    inherits: DTX_MIO_BCST_RSP

  - name: DTX_BROADCAST_SEL(0..1)
    title: DTX BROADCAST Select Register
    address: 0x11800FE7F0000 + a*0x8
    bus: RSL
    fields:
      - name: --
        bits: 63..24
        access: RAZ
        reset: 0x0
        typical: 0x0
        description: Reserved.

      - name: VALUE
        bits: 23..0
        access: R/W
        reset: 0x0
        typical: 0x0
        attributes:
          dv_uvm_cov_val_disable: "True"
        description: Debug select. Selects which signals to drive onto low/high 36-bit debug buses.


  - name: DTX_BROADCAST_ENA(0..1)
    title: DTX BROADCAST Data Enable Register
    address: 0x11800FE7F0020 + a*0x8
    bus: RSL
    fields:
      - name: --
        bits: 63..36
        access: RAZ
        reset: 0x0
        typical: 0x0
        description: Reserved.

      - name: ENA
        bits: 35..0
        access: R/W
        reset: 0x0
        typical: 0x0
        attributes:
          dv_uvm_cov_val_disable: "True"
        description: |
          Output enable vector of which bits to drive onto the low/high 36-bit debug buses. Normally
          only one block will drive each bit.


  - name: DTX_BROADCAST_CTL
    title: DTX BROADCAST Control Register
    address: 0x11800FE7F0060
    bus: RSL
    fields:
      - name: --
        bits: 63..5
        access: RAZ
        reset: 0x0
        typical: 0x0
        description: Reserved.

      - name: ACTIVE
        bits: 4
        access: R/W
        reset: 0
        typical: 0
        description: Force block's gated clocks on, so that the state of idle signals may be captured.

      - name: --
        bits: 3..2
        access: RAZ
        reset: 0x0
        typical: 0x0
        description: Reserved.

      - name: ECHOEN
        bits: 1
        access: R/W
        reset: 0
        typical: 0
        description: |
          Drive debug bus with the value in DTX_MIO_ENA(0..1) instead of normal block debug data.
          Not applicable when software directly reads the DAT(0..1) registers.  For diagnostic use
          only.

      - name: SWAP
        bits: 0
        access: R/W
        reset: 0
        typical: 0
        description: Swap the high and low 36-bit debug bus outputs.


  - name: DTX_CIU_SEL(0..1)
    title: DTX CIU Select Register
    address: 0x11800FE808000 + a*0x8
    bus: RSL
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_CIU_ENA(0..1)
    title: DTX CIU Data Enable Register
    address: 0x11800FE808020 + a*0x8
    bus: RSL
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_CIU_DAT(0..1)
    title: DTX CIU Raw Data Register
    address: 0x11800FE808040 + a*0x8
    bus: RSL
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_CIU_CTL
    title: DTX CIU Control Register
    address: 0x11800FE808060
    bus: RSL
    inherits: DTX_MIO_CTL

  - name: DTX_CIU_BCST_RSP
    title: DTX CIU Control Register
    address: 0x11800FE808080
    bus: RSL
    inherits: DTX_MIO_BCST_RSP

  - name: DTX_SLI_SEL(0..1)
    title: DTX SLI Select Register
    address: 0x11800FE8F8000 + a*0x8
    bus: RSL
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_SLI_ENA(0..1)
    title: DTX SLI Data Enable Register
    address: 0x11800FE8F8020 + a*0x8
    bus: RSL
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_SLI_DAT(0..1)
    title: DTX SLI Raw Data Register
    address: 0x11800FE8F8040 + a*0x8
    bus: RSL
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_SLI_CTL
    title: DTX SLI Control Register
    address: 0x11800FE8F8060
    bus: RSL
    inherits: DTX_MIO_CTL

  - name: DTX_SLI_BCST_RSP
    title: DTX SLI Control Register
    address: 0x11800FE8F8080
    bus: RSL
    inherits: DTX_MIO_BCST_RSP

  - name: DTX_FPA_SEL(0..1)
    title: DTX FPA Select Register
    address: 0x11800FE940000 + a*0x8
    bus: RSL
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_FPA_ENA(0..1)
    title: DTX FPA Data Enable Register
    address: 0x11800FE940020 + a*0x8
    bus: RSL
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_FPA_DAT(0..1)
    title: DTX FPA Raw Data Register
    address: 0x11800FE940040 + a*0x8
    bus: RSL
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_FPA_CTL
    title: DTX FPA Control Register
    address: 0x11800FE940060
    bus: RSL
    inherits: DTX_MIO_CTL

  - name: DTX_FPA_BCST_RSP
    title: DTX FPA Control Register
    address: 0x11800FE940080
    bus: RSL
    inherits: DTX_MIO_BCST_RSP

  - name: DTX_PKO_SEL(0..1)
    title: DTX PKO Select Register
    address: 0x11800FEAA0000 + a*0x8
    bus: RSL
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_PKO_ENA(0..1)
    title: DTX PKO Data Enable Register
    address: 0x11800FEAA0020 + a*0x8
    bus: RSL
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_PKO_DAT(0..1)
    title: DTX PKO Raw Data Register
    address: 0x11800FEAA0040 + a*0x8
    bus: RSL
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_PKO_CTL
    title: DTX PKO Control Register
    address: 0x11800FEAA0060
    bus: RSL
    inherits: DTX_MIO_CTL

  - name: DTX_PKO_BCST_RSP
    title: DTX PKO Control Register
    address: 0x11800FEAA0080
    bus: RSL
    inherits: DTX_MIO_BCST_RSP

  - name: DTX_SSO_SEL(0..1)
    title: DTX SSO Select Register
    address: 0x11800FEB38000 + a*0x8
    bus: RSL
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_SSO_ENA(0..1)
    title: DTX SSO Data Enable Register
    address: 0x11800FEB38020 + a*0x8
    bus: RSL
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_SSO_DAT(0..1)
    title: DTX SSO Raw Data Register
    address: 0x11800FEB38040 + a*0x8
    bus: RSL
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_SSO_CTL
    title: DTX SSO Control Register
    address: 0x11800FEB38060
    bus: RSL
    inherits: DTX_MIO_CTL

  - name: DTX_SSO_BCST_RSP
    title: DTX SSO Control Register
    address: 0x11800FEB38080
    bus: RSL
    inherits: DTX_MIO_BCST_RSP

  - name: DTX_DPI_SEL(0..1)
    title: DTX DPI Select Register
    address: 0x11800FEEF8000 + a*0x8
    bus: RSL
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_DPI_ENA(0..1)
    title: DTX DPI Data Enable Register
    address: 0x11800FEEF8020 + a*0x8
    bus: RSL
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_DPI_DAT(0..1)
    title: DTX DPI Raw Data Register
    address: 0x11800FEEF8040 + a*0x8
    bus: RSL
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_DPI_CTL
    title: DTX DPI Control Register
    address: 0x11800FEEF8060
    bus: RSL
    inherits: DTX_MIO_CTL

  - name: DTX_DPI_BCST_RSP
    title: DTX DPI Control Register
    address: 0x11800FEEF8080
    bus: RSL
    inherits: DTX_MIO_BCST_RSP


