// Seed: 4260449165
module module_0 (
    output uwire id_0,
    input uwire id_1,
    input wor id_2,
    input uwire id_3
    , id_24,
    output tri1 id_4,
    input wor id_5,
    input wor id_6,
    input wire id_7
    , id_25,
    output uwire id_8,
    input tri0 id_9,
    output tri1 id_10,
    input tri0 id_11,
    input uwire id_12,
    input wire id_13,
    output tri0 id_14,
    output tri0 id_15,
    input supply0 id_16,
    input wand id_17,
    input tri0 id_18,
    input wor id_19,
    output tri0 id_20,
    output uwire id_21,
    output tri id_22
);
  wire id_26;
  tri0 id_27;
  id_28(
      .id_0(!id_27), .id_1(1)
  );
  assign id_8 = id_1 & id_6;
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1
    , id_14,
    output wand id_2,
    output uwire id_3,
    input tri1 id_4,
    input wand id_5,
    output supply1 id_6,
    input uwire id_7,
    output wor id_8,
    input uwire id_9,
    output tri id_10,
    inout wand id_11,
    input wor id_12
);
  wire id_15;
  module_0(
      id_8,
      id_11,
      id_4,
      id_4,
      id_2,
      id_4,
      id_7,
      id_4,
      id_11,
      id_12,
      id_3,
      id_7,
      id_7,
      id_12,
      id_8,
      id_11,
      id_4,
      id_12,
      id_4,
      id_7,
      id_10,
      id_2,
      id_10
  );
endmodule
