# verilog-not-gate
Verilog NOT gate with testbench (EDA Playground)
