<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>MdePkg[all]: MdePkg/Include/Register/Intel/Msr/NehalemMsr.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MdePkg[all]
   &#160;<span id="projectnumber">1.08</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('_nehalem_msr_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">NehalemMsr.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___n_e_h_a_l_e_m___p_l_a_t_f_o_r_m___i_d___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_PLATFORM_ID_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___n_e_h_a_l_e_m___s_m_i___c_o_u_n_t___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_SMI_COUNT_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___n_e_h_a_l_e_m___p_l_a_t_f_o_r_m___i_n_f_o___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_PLATFORM_INFO_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___n_e_h_a_l_e_m___p_k_g___c_s_t___c_o_n_f_i_g___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_PKG_CST_CONFIG_CONTROL_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___n_e_h_a_l_e_m___p_m_g___i_o___c_a_p_t_u_r_e___b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_PMG_IO_CAPTURE_BASE_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___n_e_h_a_l_e_m___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_IA32_MISC_ENABLE_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___n_e_h_a_l_e_m___t_e_m_p_e_r_a_t_u_r_e___t_a_r_g_e_t___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_TEMPERATURE_TARGET_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___n_e_h_a_l_e_m___m_i_s_c___f_e_a_t_u_r_e___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_MISC_FEATURE_CONTROL_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___n_e_h_a_l_e_m___m_i_s_c___p_w_r___m_g_m_t___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_MISC_PWR_MGMT_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___n_e_h_a_l_e_m___t_u_r_b_o___p_o_w_e_r___c_u_r_r_e_n_t___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_TURBO_POWER_CURRENT_LIMIT_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___n_e_h_a_l_e_m___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_TURBO_RATIO_LIMIT_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___n_e_h_a_l_e_m___l_b_r___s_e_l_e_c_t___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_LBR_SELECT_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___n_e_h_a_l_e_m___p_o_w_e_r___c_t_l___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_POWER_CTL_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___n_e_h_a_l_e_m___p_e_r_f___g_l_o_b_a_l___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_PERF_GLOBAL_STATUS_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___n_e_h_a_l_e_m___p_e_r_f___g_l_o_b_a_l___o_v_f___c_t_r_l___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_PERF_GLOBAL_OVF_CTRL_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___n_e_h_a_l_e_m___p_e_b_s___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_PEBS_ENABLE_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___n_e_h_a_l_e_m___p_e_b_s___l_d___l_a_t___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_PEBS_LD_LAT_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___n_e_h_a_l_e_m___g_q___s_n_o_o_p___m_e_s_f___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_GQ_SNOOP_MESF_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a04fce21c6d300d0c43709bd4057f0746"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a04fce21c6d300d0c43709bd4057f0746">IS_NEHALEM_PROCESSOR</a>(DisplayFamily, DisplayModel)</td></tr>
<tr class="separator:a04fce21c6d300d0c43709bd4057f0746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9f861f4c7c8f96fba5e6fc015ff27b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ac9f861f4c7c8f96fba5e6fc015ff27b5">MSR_NEHALEM_PLATFORM_ID</a>&#160;&#160;&#160;0x00000017</td></tr>
<tr class="separator:ac9f861f4c7c8f96fba5e6fc015ff27b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b3057d185e7bcfecf6b7535aae5bc1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a7b3057d185e7bcfecf6b7535aae5bc1c">MSR_NEHALEM_SMI_COUNT</a>&#160;&#160;&#160;0x00000034</td></tr>
<tr class="separator:a7b3057d185e7bcfecf6b7535aae5bc1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1658226e57f65a462ba4dfa8c0a6445"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#aa1658226e57f65a462ba4dfa8c0a6445">MSR_NEHALEM_PLATFORM_INFO</a>&#160;&#160;&#160;0x000000CE</td></tr>
<tr class="separator:aa1658226e57f65a462ba4dfa8c0a6445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abeb030c990ea82e1da971382471ff69d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#abeb030c990ea82e1da971382471ff69d">MSR_NEHALEM_PKG_CST_CONFIG_CONTROL</a>&#160;&#160;&#160;0x000000E2</td></tr>
<tr class="separator:abeb030c990ea82e1da971382471ff69d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab2173132c814c2405f06109f6ccba95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#aab2173132c814c2405f06109f6ccba95">MSR_NEHALEM_PMG_IO_CAPTURE_BASE</a>&#160;&#160;&#160;0x000000E4</td></tr>
<tr class="separator:aab2173132c814c2405f06109f6ccba95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16d02f145ee15ac3d25010abe2a422a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a16d02f145ee15ac3d25010abe2a422a1">MSR_NEHALEM_IA32_MISC_ENABLE</a>&#160;&#160;&#160;0x000001A0</td></tr>
<tr class="separator:a16d02f145ee15ac3d25010abe2a422a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41f3ff84dfc8e0dba7adeb9fdb4d4b21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a41f3ff84dfc8e0dba7adeb9fdb4d4b21">MSR_NEHALEM_TEMPERATURE_TARGET</a>&#160;&#160;&#160;0x000001A2</td></tr>
<tr class="separator:a41f3ff84dfc8e0dba7adeb9fdb4d4b21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e0552107038fb792ad5fd03dfdd7668"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a0e0552107038fb792ad5fd03dfdd7668">MSR_NEHALEM_MISC_FEATURE_CONTROL</a>&#160;&#160;&#160;0x000001A4</td></tr>
<tr class="separator:a0e0552107038fb792ad5fd03dfdd7668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73c156c640ceacb21b64396dfb891984"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a73c156c640ceacb21b64396dfb891984">MSR_NEHALEM_OFFCORE_RSP_0</a>&#160;&#160;&#160;0x000001A6</td></tr>
<tr class="separator:a73c156c640ceacb21b64396dfb891984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f6f550b2f6c904e07bc122b5253b3c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a3f6f550b2f6c904e07bc122b5253b3c9">MSR_NEHALEM_MISC_PWR_MGMT</a>&#160;&#160;&#160;0x000001AA</td></tr>
<tr class="separator:a3f6f550b2f6c904e07bc122b5253b3c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd928b6a1aefcf2ba8ab8bb572acab47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#afd928b6a1aefcf2ba8ab8bb572acab47">MSR_NEHALEM_TURBO_POWER_CURRENT_LIMIT</a>&#160;&#160;&#160;0x000001AC</td></tr>
<tr class="separator:afd928b6a1aefcf2ba8ab8bb572acab47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48872627295ba9d9d56bc388d1ad4637"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a48872627295ba9d9d56bc388d1ad4637">MSR_NEHALEM_TURBO_RATIO_LIMIT</a>&#160;&#160;&#160;0x000001AD</td></tr>
<tr class="separator:a48872627295ba9d9d56bc388d1ad4637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdd364155f0f05f12abafdf9fd94c14d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#abdd364155f0f05f12abafdf9fd94c14d">MSR_NEHALEM_LBR_SELECT</a>&#160;&#160;&#160;0x000001C8</td></tr>
<tr class="separator:abdd364155f0f05f12abafdf9fd94c14d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1904e7f44d37f023d4282b030f8fb0e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a1904e7f44d37f023d4282b030f8fb0e1">MSR_NEHALEM_LASTBRANCH_TOS</a>&#160;&#160;&#160;0x000001C9</td></tr>
<tr class="separator:a1904e7f44d37f023d4282b030f8fb0e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad45f5a8e32bc789fd404092d17f80f8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ad45f5a8e32bc789fd404092d17f80f8e">MSR_NEHALEM_LER_FROM_LIP</a>&#160;&#160;&#160;0x000001DD</td></tr>
<tr class="separator:ad45f5a8e32bc789fd404092d17f80f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9ba746aa2f0b3db2fcc67fedf00f25c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#af9ba746aa2f0b3db2fcc67fedf00f25c">MSR_NEHALEM_LER_TO_LIP</a>&#160;&#160;&#160;0x000001DE</td></tr>
<tr class="separator:af9ba746aa2f0b3db2fcc67fedf00f25c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39155279ee6bbb7bb5450948f066e932"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a39155279ee6bbb7bb5450948f066e932">MSR_NEHALEM_POWER_CTL</a>&#160;&#160;&#160;0x000001FC</td></tr>
<tr class="separator:a39155279ee6bbb7bb5450948f066e932"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b489aac4d65af21bdf32285d9d64327"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a6b489aac4d65af21bdf32285d9d64327">MSR_NEHALEM_PERF_GLOBAL_STATUS</a>&#160;&#160;&#160;0x0000038E</td></tr>
<tr class="separator:a6b489aac4d65af21bdf32285d9d64327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6988667af8eae6ce0a352cd18426c83d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a6988667af8eae6ce0a352cd18426c83d">MSR_NEHALEM_PERF_GLOBAL_OVF_CTRL</a>&#160;&#160;&#160;0x00000390</td></tr>
<tr class="separator:a6988667af8eae6ce0a352cd18426c83d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cb52813cbe4462227f5dfa5ea197bf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a6cb52813cbe4462227f5dfa5ea197bf4">MSR_NEHALEM_PEBS_ENABLE</a>&#160;&#160;&#160;0x000003F1</td></tr>
<tr class="separator:a6cb52813cbe4462227f5dfa5ea197bf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c18f860fabfa6ca427eeac6047c78e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a3c18f860fabfa6ca427eeac6047c78e7">MSR_NEHALEM_PEBS_LD_LAT</a>&#160;&#160;&#160;0x000003F6</td></tr>
<tr class="separator:a3c18f860fabfa6ca427eeac6047c78e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affbdbdd6c87283893aa635cb136cd197"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#affbdbdd6c87283893aa635cb136cd197">MSR_NEHALEM_PKG_C3_RESIDENCY</a>&#160;&#160;&#160;0x000003F8</td></tr>
<tr class="separator:affbdbdd6c87283893aa635cb136cd197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0521f82282341e857813767b57e8a81a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a0521f82282341e857813767b57e8a81a">MSR_NEHALEM_PKG_C6_RESIDENCY</a>&#160;&#160;&#160;0x000003F9</td></tr>
<tr class="separator:a0521f82282341e857813767b57e8a81a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4abc2f9b174ac888178a836fea44fa24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a4abc2f9b174ac888178a836fea44fa24">MSR_NEHALEM_PKG_C7_RESIDENCY</a>&#160;&#160;&#160;0x000003FA</td></tr>
<tr class="separator:a4abc2f9b174ac888178a836fea44fa24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a012396950f69682207b66a270debfc3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a012396950f69682207b66a270debfc3e">MSR_NEHALEM_CORE_C3_RESIDENCY</a>&#160;&#160;&#160;0x000003FC</td></tr>
<tr class="separator:a012396950f69682207b66a270debfc3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae20a21b1f83e8069900fb0239b40a74a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ae20a21b1f83e8069900fb0239b40a74a">MSR_NEHALEM_CORE_C6_RESIDENCY</a>&#160;&#160;&#160;0x000003FD</td></tr>
<tr class="separator:ae20a21b1f83e8069900fb0239b40a74a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af44d8d69e62a83fd560614fd847bef57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#af44d8d69e62a83fd560614fd847bef57">MSR_NEHALEM_GQ_SNOOP_MESF</a>&#160;&#160;&#160;0x00000301</td></tr>
<tr class="separator:af44d8d69e62a83fd560614fd847bef57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21f45e733c18bc820a494c0bc92f1e6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a21f45e733c18bc820a494c0bc92f1e6d">MSR_NEHALEM_UNCORE_PERF_GLOBAL_CTRL</a>&#160;&#160;&#160;0x00000391</td></tr>
<tr class="separator:a21f45e733c18bc820a494c0bc92f1e6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a717ccd57301b7514947a46d39a3506a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a717ccd57301b7514947a46d39a3506a8">MSR_NEHALEM_UNCORE_PERF_GLOBAL_STATUS</a>&#160;&#160;&#160;0x00000392</td></tr>
<tr class="separator:a717ccd57301b7514947a46d39a3506a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68a9613d0a00e98ee860170c0cad9118"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a68a9613d0a00e98ee860170c0cad9118">MSR_NEHALEM_UNCORE_PERF_GLOBAL_OVF_CTRL</a>&#160;&#160;&#160;0x00000393</td></tr>
<tr class="separator:a68a9613d0a00e98ee860170c0cad9118"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dfe932f81ae46a2c96f905be1327916"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a0dfe932f81ae46a2c96f905be1327916">MSR_NEHALEM_UNCORE_FIXED_CTR0</a>&#160;&#160;&#160;0x00000394</td></tr>
<tr class="separator:a0dfe932f81ae46a2c96f905be1327916"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e2b54c2a52a7223c9f70bd876beae2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a2e2b54c2a52a7223c9f70bd876beae2a">MSR_NEHALEM_UNCORE_FIXED_CTR_CTRL</a>&#160;&#160;&#160;0x00000395</td></tr>
<tr class="separator:a2e2b54c2a52a7223c9f70bd876beae2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a340812264fc63bef41fc8c158e15f66b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a340812264fc63bef41fc8c158e15f66b">MSR_NEHALEM_UNCORE_ADDR_OPCODE_MATCH</a>&#160;&#160;&#160;0x00000396</td></tr>
<tr class="separator:a340812264fc63bef41fc8c158e15f66b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb413bf5587d6201baa80ca02f69cd98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#abb413bf5587d6201baa80ca02f69cd98">MSR_NEHALEM_W_PMON_FIXED_CTR</a>&#160;&#160;&#160;0x00000394</td></tr>
<tr class="separator:abb413bf5587d6201baa80ca02f69cd98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fdd8dc2748b0e5c9b334ffea1e64cb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a2fdd8dc2748b0e5c9b334ffea1e64cb0">MSR_NEHALEM_W_PMON_FIXED_CTR_CTL</a>&#160;&#160;&#160;0x00000395</td></tr>
<tr class="separator:a2fdd8dc2748b0e5c9b334ffea1e64cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5bba2c2be9e5e85bb6600c16d7a8806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#af5bba2c2be9e5e85bb6600c16d7a8806">MSR_NEHALEM_U_PMON_GLOBAL_CTRL</a>&#160;&#160;&#160;0x00000C00</td></tr>
<tr class="separator:af5bba2c2be9e5e85bb6600c16d7a8806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a775c8c558bd6a1018c66f3f67032cfa6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a775c8c558bd6a1018c66f3f67032cfa6">MSR_NEHALEM_U_PMON_GLOBAL_STATUS</a>&#160;&#160;&#160;0x00000C01</td></tr>
<tr class="separator:a775c8c558bd6a1018c66f3f67032cfa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a104265ab2df84417dab7c0baae8a4966"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a104265ab2df84417dab7c0baae8a4966">MSR_NEHALEM_U_PMON_GLOBAL_OVF_CTRL</a>&#160;&#160;&#160;0x00000C02</td></tr>
<tr class="separator:a104265ab2df84417dab7c0baae8a4966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7de66025cf34ad38e807a495e631e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ad7de66025cf34ad38e807a495e631e6f">MSR_NEHALEM_U_PMON_EVNT_SEL</a>&#160;&#160;&#160;0x00000C10</td></tr>
<tr class="separator:ad7de66025cf34ad38e807a495e631e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a433ba2faf2ea5159190d74e6f0004b06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a433ba2faf2ea5159190d74e6f0004b06">MSR_NEHALEM_U_PMON_CTR</a>&#160;&#160;&#160;0x00000C11</td></tr>
<tr class="separator:a433ba2faf2ea5159190d74e6f0004b06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a797e8d73c65ccaae869e0b8274cc70d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a797e8d73c65ccaae869e0b8274cc70d5">MSR_NEHALEM_B0_PMON_BOX_CTRL</a>&#160;&#160;&#160;0x00000C20</td></tr>
<tr class="separator:a797e8d73c65ccaae869e0b8274cc70d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf82380343ff730dc301cc25aab06c32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#aaf82380343ff730dc301cc25aab06c32">MSR_NEHALEM_B0_PMON_BOX_STATUS</a>&#160;&#160;&#160;0x00000C21</td></tr>
<tr class="separator:aaf82380343ff730dc301cc25aab06c32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a867e3c329f8ef2a4a55093d121dd1b81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a867e3c329f8ef2a4a55093d121dd1b81">MSR_NEHALEM_B0_PMON_BOX_OVF_CTRL</a>&#160;&#160;&#160;0x00000C22</td></tr>
<tr class="separator:a867e3c329f8ef2a4a55093d121dd1b81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ad7e0a8bd98c6315b3fa7bce2db4f19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a8ad7e0a8bd98c6315b3fa7bce2db4f19">MSR_NEHALEM_B0_PMON_EVNT_SEL0</a>&#160;&#160;&#160;0x00000C30</td></tr>
<tr class="separator:a8ad7e0a8bd98c6315b3fa7bce2db4f19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa845bda522ff48bcce69e5b01d279e8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#aa845bda522ff48bcce69e5b01d279e8e">MSR_NEHALEM_B0_PMON_CTR0</a>&#160;&#160;&#160;0x00000C31</td></tr>
<tr class="separator:aa845bda522ff48bcce69e5b01d279e8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb93c9099dbdf892efba00ba261f391f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#adb93c9099dbdf892efba00ba261f391f">MSR_NEHALEM_B0_PMON_EVNT_SEL1</a>&#160;&#160;&#160;0x00000C32</td></tr>
<tr class="separator:adb93c9099dbdf892efba00ba261f391f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0bfbf236a21b36a95a57a27b11d0e2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ab0bfbf236a21b36a95a57a27b11d0e2e">MSR_NEHALEM_B0_PMON_CTR1</a>&#160;&#160;&#160;0x00000C33</td></tr>
<tr class="separator:ab0bfbf236a21b36a95a57a27b11d0e2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e4b90ae0940de7055b470961bc06432"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a8e4b90ae0940de7055b470961bc06432">MSR_NEHALEM_B0_PMON_EVNT_SEL2</a>&#160;&#160;&#160;0x00000C34</td></tr>
<tr class="separator:a8e4b90ae0940de7055b470961bc06432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac246a32e780017434ec61c663bd86d3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ac246a32e780017434ec61c663bd86d3b">MSR_NEHALEM_B0_PMON_CTR2</a>&#160;&#160;&#160;0x00000C35</td></tr>
<tr class="separator:ac246a32e780017434ec61c663bd86d3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f706d36db9826a1a91a33065965624a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a3f706d36db9826a1a91a33065965624a">MSR_NEHALEM_B0_PMON_EVNT_SEL3</a>&#160;&#160;&#160;0x00000C36</td></tr>
<tr class="separator:a3f706d36db9826a1a91a33065965624a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5dd24c0aacfbb998b054b80d428a61d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ae5dd24c0aacfbb998b054b80d428a61d">MSR_NEHALEM_B0_PMON_CTR3</a>&#160;&#160;&#160;0x00000C37</td></tr>
<tr class="separator:ae5dd24c0aacfbb998b054b80d428a61d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadff327a5f712fd8ec9a5a279adfe787"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#aadff327a5f712fd8ec9a5a279adfe787">MSR_NEHALEM_S0_PMON_BOX_CTRL</a>&#160;&#160;&#160;0x00000C40</td></tr>
<tr class="separator:aadff327a5f712fd8ec9a5a279adfe787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a614bd1d1ecd347f77eb560aac2781ea3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a614bd1d1ecd347f77eb560aac2781ea3">MSR_NEHALEM_S0_PMON_BOX_STATUS</a>&#160;&#160;&#160;0x00000C41</td></tr>
<tr class="separator:a614bd1d1ecd347f77eb560aac2781ea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad729cbe0c720dc8a934374ed368a322e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ad729cbe0c720dc8a934374ed368a322e">MSR_NEHALEM_S0_PMON_BOX_OVF_CTRL</a>&#160;&#160;&#160;0x00000C42</td></tr>
<tr class="separator:ad729cbe0c720dc8a934374ed368a322e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2c3669ff4110e7b5f1f7673f8333a9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ab2c3669ff4110e7b5f1f7673f8333a9c">MSR_NEHALEM_S0_PMON_EVNT_SEL0</a>&#160;&#160;&#160;0x00000C50</td></tr>
<tr class="separator:ab2c3669ff4110e7b5f1f7673f8333a9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75ac8350a29c263aefd137f6e372b399"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a75ac8350a29c263aefd137f6e372b399">MSR_NEHALEM_S0_PMON_CTR0</a>&#160;&#160;&#160;0x00000C51</td></tr>
<tr class="separator:a75ac8350a29c263aefd137f6e372b399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14c2893e8249dd2a91ce552b76fa9435"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a14c2893e8249dd2a91ce552b76fa9435">MSR_NEHALEM_S0_PMON_EVNT_SEL1</a>&#160;&#160;&#160;0x00000C52</td></tr>
<tr class="separator:a14c2893e8249dd2a91ce552b76fa9435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37eee2227ca7cb65265198106f7ee649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a37eee2227ca7cb65265198106f7ee649">MSR_NEHALEM_S0_PMON_CTR1</a>&#160;&#160;&#160;0x00000C53</td></tr>
<tr class="separator:a37eee2227ca7cb65265198106f7ee649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbdd15fe3747574ffba1b1c468d4e4a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#afbdd15fe3747574ffba1b1c468d4e4a3">MSR_NEHALEM_S0_PMON_EVNT_SEL2</a>&#160;&#160;&#160;0x00000C54</td></tr>
<tr class="separator:afbdd15fe3747574ffba1b1c468d4e4a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab87693b8f564b34df3d47ddbafd8dbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#aab87693b8f564b34df3d47ddbafd8dbd">MSR_NEHALEM_S0_PMON_CTR2</a>&#160;&#160;&#160;0x00000C55</td></tr>
<tr class="separator:aab87693b8f564b34df3d47ddbafd8dbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cf1dbd0700e290ff31950c304d0f398"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a9cf1dbd0700e290ff31950c304d0f398">MSR_NEHALEM_S0_PMON_EVNT_SEL3</a>&#160;&#160;&#160;0x00000C56</td></tr>
<tr class="separator:a9cf1dbd0700e290ff31950c304d0f398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed66363f29ce910137ed4938343311b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#aed66363f29ce910137ed4938343311b6">MSR_NEHALEM_S0_PMON_CTR3</a>&#160;&#160;&#160;0x00000C57</td></tr>
<tr class="separator:aed66363f29ce910137ed4938343311b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8657eb03c9a13f98d24c3e51ee10771"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#aa8657eb03c9a13f98d24c3e51ee10771">MSR_NEHALEM_B1_PMON_BOX_CTRL</a>&#160;&#160;&#160;0x00000C60</td></tr>
<tr class="separator:aa8657eb03c9a13f98d24c3e51ee10771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a156bf09400a23510633916cb7c387cf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a156bf09400a23510633916cb7c387cf4">MSR_NEHALEM_B1_PMON_BOX_STATUS</a>&#160;&#160;&#160;0x00000C61</td></tr>
<tr class="separator:a156bf09400a23510633916cb7c387cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a170c32811c689396599484f985a990d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a170c32811c689396599484f985a990d2">MSR_NEHALEM_B1_PMON_BOX_OVF_CTRL</a>&#160;&#160;&#160;0x00000C62</td></tr>
<tr class="separator:a170c32811c689396599484f985a990d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a03a1fa024aec55cbf040b5fe45a243"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a5a03a1fa024aec55cbf040b5fe45a243">MSR_NEHALEM_B1_PMON_EVNT_SEL0</a>&#160;&#160;&#160;0x00000C70</td></tr>
<tr class="separator:a5a03a1fa024aec55cbf040b5fe45a243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02cd04f2cc301e60cc29ab9379271d9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a02cd04f2cc301e60cc29ab9379271d9a">MSR_NEHALEM_B1_PMON_CTR0</a>&#160;&#160;&#160;0x00000C71</td></tr>
<tr class="separator:a02cd04f2cc301e60cc29ab9379271d9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a411d462cbcc56a363efaf6c742da3ec6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a411d462cbcc56a363efaf6c742da3ec6">MSR_NEHALEM_B1_PMON_EVNT_SEL1</a>&#160;&#160;&#160;0x00000C72</td></tr>
<tr class="separator:a411d462cbcc56a363efaf6c742da3ec6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac89ce09f6979f268793e458e404dd53c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ac89ce09f6979f268793e458e404dd53c">MSR_NEHALEM_B1_PMON_CTR1</a>&#160;&#160;&#160;0x00000C73</td></tr>
<tr class="separator:ac89ce09f6979f268793e458e404dd53c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43d40761cfd52a5d6a6e67db05fac1ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a43d40761cfd52a5d6a6e67db05fac1ce">MSR_NEHALEM_B1_PMON_EVNT_SEL2</a>&#160;&#160;&#160;0x00000C74</td></tr>
<tr class="separator:a43d40761cfd52a5d6a6e67db05fac1ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e70a64caa94fd4989565afd54297ddb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a6e70a64caa94fd4989565afd54297ddb">MSR_NEHALEM_B1_PMON_CTR2</a>&#160;&#160;&#160;0x00000C75</td></tr>
<tr class="separator:a6e70a64caa94fd4989565afd54297ddb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63168031828378b0ef359b49c0889ff7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a63168031828378b0ef359b49c0889ff7">MSR_NEHALEM_B1_PMON_EVNT_SEL3</a>&#160;&#160;&#160;0x00000C76</td></tr>
<tr class="separator:a63168031828378b0ef359b49c0889ff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae053c53169f3051c412bd61d399e2a9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ae053c53169f3051c412bd61d399e2a9c">MSR_NEHALEM_B1_PMON_CTR3</a>&#160;&#160;&#160;0x00000C77</td></tr>
<tr class="separator:ae053c53169f3051c412bd61d399e2a9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad872a618e6719b87dc1fcb75d0c3de3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ad872a618e6719b87dc1fcb75d0c3de3d">MSR_NEHALEM_W_PMON_BOX_CTRL</a>&#160;&#160;&#160;0x00000C80</td></tr>
<tr class="separator:ad872a618e6719b87dc1fcb75d0c3de3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a87387606bcadb76a713cc22741f699"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a7a87387606bcadb76a713cc22741f699">MSR_NEHALEM_W_PMON_BOX_STATUS</a>&#160;&#160;&#160;0x00000C81</td></tr>
<tr class="separator:a7a87387606bcadb76a713cc22741f699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af793ddc460931b7c185c69357c432d0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#af793ddc460931b7c185c69357c432d0f">MSR_NEHALEM_W_PMON_BOX_OVF_CTRL</a>&#160;&#160;&#160;0x00000C82</td></tr>
<tr class="separator:af793ddc460931b7c185c69357c432d0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78e4e0ae5b66d46935544a77f9ff215a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a78e4e0ae5b66d46935544a77f9ff215a">MSR_NEHALEM_W_PMON_EVNT_SEL0</a>&#160;&#160;&#160;0x00000C90</td></tr>
<tr class="separator:a78e4e0ae5b66d46935544a77f9ff215a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95ef2616bafdda23a4bae50891f74959"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a95ef2616bafdda23a4bae50891f74959">MSR_NEHALEM_W_PMON_CTR0</a>&#160;&#160;&#160;0x00000C91</td></tr>
<tr class="separator:a95ef2616bafdda23a4bae50891f74959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7484e05625eb07585def576c767e5497"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a7484e05625eb07585def576c767e5497">MSR_NEHALEM_W_PMON_EVNT_SEL1</a>&#160;&#160;&#160;0x00000C92</td></tr>
<tr class="separator:a7484e05625eb07585def576c767e5497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc172674221c26cf5fc98052400559f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#adc172674221c26cf5fc98052400559f1">MSR_NEHALEM_W_PMON_CTR1</a>&#160;&#160;&#160;0x00000C93</td></tr>
<tr class="separator:adc172674221c26cf5fc98052400559f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2a6c21b7640cf76d3d9b284339c341e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ac2a6c21b7640cf76d3d9b284339c341e">MSR_NEHALEM_W_PMON_EVNT_SEL2</a>&#160;&#160;&#160;0x00000C94</td></tr>
<tr class="separator:ac2a6c21b7640cf76d3d9b284339c341e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ac414d67329f900374b22c2d5759b63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a7ac414d67329f900374b22c2d5759b63">MSR_NEHALEM_W_PMON_CTR2</a>&#160;&#160;&#160;0x00000C95</td></tr>
<tr class="separator:a7ac414d67329f900374b22c2d5759b63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5788e86fc66ed4e65e153dc88092d0c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a5788e86fc66ed4e65e153dc88092d0c7">MSR_NEHALEM_W_PMON_EVNT_SEL3</a>&#160;&#160;&#160;0x00000C96</td></tr>
<tr class="separator:a5788e86fc66ed4e65e153dc88092d0c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5412d7d6ff1ed50fba1bd6a69e9da8d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a5412d7d6ff1ed50fba1bd6a69e9da8d7">MSR_NEHALEM_W_PMON_CTR3</a>&#160;&#160;&#160;0x00000C97</td></tr>
<tr class="separator:a5412d7d6ff1ed50fba1bd6a69e9da8d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9904023acd16e38480ff76744f789bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ac9904023acd16e38480ff76744f789bd">MSR_NEHALEM_M0_PMON_BOX_CTRL</a>&#160;&#160;&#160;0x00000CA0</td></tr>
<tr class="separator:ac9904023acd16e38480ff76744f789bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8d1fca107e420366eb6208fad51494f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ac8d1fca107e420366eb6208fad51494f">MSR_NEHALEM_M0_PMON_BOX_STATUS</a>&#160;&#160;&#160;0x00000CA1</td></tr>
<tr class="separator:ac8d1fca107e420366eb6208fad51494f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26d4de77495b5ad8cda7bf3f8cd1955d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a26d4de77495b5ad8cda7bf3f8cd1955d">MSR_NEHALEM_M0_PMON_BOX_OVF_CTRL</a>&#160;&#160;&#160;0x00000CA2</td></tr>
<tr class="separator:a26d4de77495b5ad8cda7bf3f8cd1955d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2943ef6620d3c0b182daeff5a9450e9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a2943ef6620d3c0b182daeff5a9450e9a">MSR_NEHALEM_M0_PMON_TIMESTAMP</a>&#160;&#160;&#160;0x00000CA4</td></tr>
<tr class="separator:a2943ef6620d3c0b182daeff5a9450e9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94bcbdf00c53e25235c1f603619bbb8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a94bcbdf00c53e25235c1f603619bbb8a">MSR_NEHALEM_M0_PMON_DSP</a>&#160;&#160;&#160;0x00000CA5</td></tr>
<tr class="separator:a94bcbdf00c53e25235c1f603619bbb8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab848ed24a86d7653cd92e1dba134e3c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ab848ed24a86d7653cd92e1dba134e3c5">MSR_NEHALEM_M0_PMON_ISS</a>&#160;&#160;&#160;0x00000CA6</td></tr>
<tr class="separator:ab848ed24a86d7653cd92e1dba134e3c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d0004c17353047b69bf98cc8f6ac840"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a9d0004c17353047b69bf98cc8f6ac840">MSR_NEHALEM_M0_PMON_MAP</a>&#160;&#160;&#160;0x00000CA7</td></tr>
<tr class="separator:a9d0004c17353047b69bf98cc8f6ac840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab37d5e24f3addc9bc50c962f9d6ecc9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ab37d5e24f3addc9bc50c962f9d6ecc9b">MSR_NEHALEM_M0_PMON_MSC_THR</a>&#160;&#160;&#160;0x00000CA8</td></tr>
<tr class="separator:ab37d5e24f3addc9bc50c962f9d6ecc9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ccae6870733266afb91462e2029a7bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a3ccae6870733266afb91462e2029a7bb">MSR_NEHALEM_M0_PMON_PGT</a>&#160;&#160;&#160;0x00000CA9</td></tr>
<tr class="separator:a3ccae6870733266afb91462e2029a7bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a172baed2139b6aef86ce1761d2471a2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a172baed2139b6aef86ce1761d2471a2c">MSR_NEHALEM_M0_PMON_PLD</a>&#160;&#160;&#160;0x00000CAA</td></tr>
<tr class="separator:a172baed2139b6aef86ce1761d2471a2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a955fbeb779c6a5ed53da2032fc63af18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a955fbeb779c6a5ed53da2032fc63af18">MSR_NEHALEM_M0_PMON_ZDP</a>&#160;&#160;&#160;0x00000CAB</td></tr>
<tr class="separator:a955fbeb779c6a5ed53da2032fc63af18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a895a61890545df365656827785a3d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a9a895a61890545df365656827785a3d8">MSR_NEHALEM_M0_PMON_EVNT_SEL0</a>&#160;&#160;&#160;0x00000CB0</td></tr>
<tr class="separator:a9a895a61890545df365656827785a3d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa926aaa93788854a0db34445580139b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#aa926aaa93788854a0db34445580139b6">MSR_NEHALEM_M0_PMON_CTR0</a>&#160;&#160;&#160;0x00000CB1</td></tr>
<tr class="separator:aa926aaa93788854a0db34445580139b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39bb83bd350d6425497c3ca4801ed44f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a39bb83bd350d6425497c3ca4801ed44f">MSR_NEHALEM_M0_PMON_EVNT_SEL1</a>&#160;&#160;&#160;0x00000CB2</td></tr>
<tr class="separator:a39bb83bd350d6425497c3ca4801ed44f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af625d9a8cf9d057741a643d74ddfa92a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#af625d9a8cf9d057741a643d74ddfa92a">MSR_NEHALEM_M0_PMON_CTR1</a>&#160;&#160;&#160;0x00000CB3</td></tr>
<tr class="separator:af625d9a8cf9d057741a643d74ddfa92a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a726499831ab1e4c2e0bf477daed1d975"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a726499831ab1e4c2e0bf477daed1d975">MSR_NEHALEM_M0_PMON_EVNT_SEL2</a>&#160;&#160;&#160;0x00000CB4</td></tr>
<tr class="separator:a726499831ab1e4c2e0bf477daed1d975"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff0e62febafd499f44b059ca845a54b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#aff0e62febafd499f44b059ca845a54b3">MSR_NEHALEM_M0_PMON_CTR2</a>&#160;&#160;&#160;0x00000CB5</td></tr>
<tr class="separator:aff0e62febafd499f44b059ca845a54b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a28d33860d8773490f196e26d6fca9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a9a28d33860d8773490f196e26d6fca9d">MSR_NEHALEM_M0_PMON_EVNT_SEL3</a>&#160;&#160;&#160;0x00000CB6</td></tr>
<tr class="separator:a9a28d33860d8773490f196e26d6fca9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87f8bad27c3e92d6f09a2c6bf936ff84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a87f8bad27c3e92d6f09a2c6bf936ff84">MSR_NEHALEM_M0_PMON_CTR3</a>&#160;&#160;&#160;0x00000CB7</td></tr>
<tr class="separator:a87f8bad27c3e92d6f09a2c6bf936ff84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1ca9cf11e6f9a3634b9804ea9d671c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ad1ca9cf11e6f9a3634b9804ea9d671c5">MSR_NEHALEM_M0_PMON_EVNT_SEL4</a>&#160;&#160;&#160;0x00000CB8</td></tr>
<tr class="separator:ad1ca9cf11e6f9a3634b9804ea9d671c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addab429a140508e7ee4284f12bc5f07d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#addab429a140508e7ee4284f12bc5f07d">MSR_NEHALEM_M0_PMON_CTR4</a>&#160;&#160;&#160;0x00000CB9</td></tr>
<tr class="separator:addab429a140508e7ee4284f12bc5f07d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a62ee2820cfe26d5f8b5a5df736eef9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a5a62ee2820cfe26d5f8b5a5df736eef9">MSR_NEHALEM_M0_PMON_EVNT_SEL5</a>&#160;&#160;&#160;0x00000CBA</td></tr>
<tr class="separator:a5a62ee2820cfe26d5f8b5a5df736eef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39401dda128c484f3825f9692660a425"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a39401dda128c484f3825f9692660a425">MSR_NEHALEM_M0_PMON_CTR5</a>&#160;&#160;&#160;0x00000CBB</td></tr>
<tr class="separator:a39401dda128c484f3825f9692660a425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0fd5f0aa34c7ab921e4cdf5cca4c323"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ac0fd5f0aa34c7ab921e4cdf5cca4c323">MSR_NEHALEM_S1_PMON_BOX_CTRL</a>&#160;&#160;&#160;0x00000CC0</td></tr>
<tr class="separator:ac0fd5f0aa34c7ab921e4cdf5cca4c323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a743e39685ad592ad41c9b5cf01a6975b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a743e39685ad592ad41c9b5cf01a6975b">MSR_NEHALEM_S1_PMON_BOX_STATUS</a>&#160;&#160;&#160;0x00000CC1</td></tr>
<tr class="separator:a743e39685ad592ad41c9b5cf01a6975b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bc662d1971168d93e6dfc51a7d76f19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a7bc662d1971168d93e6dfc51a7d76f19">MSR_NEHALEM_S1_PMON_BOX_OVF_CTRL</a>&#160;&#160;&#160;0x00000CC2</td></tr>
<tr class="separator:a7bc662d1971168d93e6dfc51a7d76f19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae13efba6ede9710c342464a19cc4354b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ae13efba6ede9710c342464a19cc4354b">MSR_NEHALEM_S1_PMON_EVNT_SEL0</a>&#160;&#160;&#160;0x00000CD0</td></tr>
<tr class="separator:ae13efba6ede9710c342464a19cc4354b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c3905b83fc5bd1468a2f6ebb0c53a11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a2c3905b83fc5bd1468a2f6ebb0c53a11">MSR_NEHALEM_S1_PMON_CTR0</a>&#160;&#160;&#160;0x00000CD1</td></tr>
<tr class="separator:a2c3905b83fc5bd1468a2f6ebb0c53a11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cf1668f469229c0a183740d0849b00a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a0cf1668f469229c0a183740d0849b00a">MSR_NEHALEM_S1_PMON_EVNT_SEL1</a>&#160;&#160;&#160;0x00000CD2</td></tr>
<tr class="separator:a0cf1668f469229c0a183740d0849b00a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6d5e0cdc32c340ad65fb1f7a7055e73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#af6d5e0cdc32c340ad65fb1f7a7055e73">MSR_NEHALEM_S1_PMON_CTR1</a>&#160;&#160;&#160;0x00000CD3</td></tr>
<tr class="separator:af6d5e0cdc32c340ad65fb1f7a7055e73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22c060ecf69ee7932e53e5344ae4dec8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a22c060ecf69ee7932e53e5344ae4dec8">MSR_NEHALEM_S1_PMON_EVNT_SEL2</a>&#160;&#160;&#160;0x00000CD4</td></tr>
<tr class="separator:a22c060ecf69ee7932e53e5344ae4dec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6c3fc18b34f3891d1cd0fb01fcaa46f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ab6c3fc18b34f3891d1cd0fb01fcaa46f">MSR_NEHALEM_S1_PMON_CTR2</a>&#160;&#160;&#160;0x00000CD5</td></tr>
<tr class="separator:ab6c3fc18b34f3891d1cd0fb01fcaa46f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae8e1eeed01250ee9e1c948f18ae7c30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#aae8e1eeed01250ee9e1c948f18ae7c30">MSR_NEHALEM_S1_PMON_EVNT_SEL3</a>&#160;&#160;&#160;0x00000CD6</td></tr>
<tr class="separator:aae8e1eeed01250ee9e1c948f18ae7c30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa926f12f4340964a5856827a4fbc457d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#aa926f12f4340964a5856827a4fbc457d">MSR_NEHALEM_S1_PMON_CTR3</a>&#160;&#160;&#160;0x00000CD7</td></tr>
<tr class="separator:aa926f12f4340964a5856827a4fbc457d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af64f35d6289a62a19f0f282150df403b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#af64f35d6289a62a19f0f282150df403b">MSR_NEHALEM_M1_PMON_BOX_CTRL</a>&#160;&#160;&#160;0x00000CE0</td></tr>
<tr class="separator:af64f35d6289a62a19f0f282150df403b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5af5ca60981fa2101e6f5670173f379a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a5af5ca60981fa2101e6f5670173f379a">MSR_NEHALEM_M1_PMON_BOX_STATUS</a>&#160;&#160;&#160;0x00000CE1</td></tr>
<tr class="separator:a5af5ca60981fa2101e6f5670173f379a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dcd4f7968f6403cbed07610b0eea83d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a4dcd4f7968f6403cbed07610b0eea83d">MSR_NEHALEM_M1_PMON_BOX_OVF_CTRL</a>&#160;&#160;&#160;0x00000CE2</td></tr>
<tr class="separator:a4dcd4f7968f6403cbed07610b0eea83d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c6d6b824cff501be4f124d7aa74b043"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a9c6d6b824cff501be4f124d7aa74b043">MSR_NEHALEM_M1_PMON_TIMESTAMP</a>&#160;&#160;&#160;0x00000CE4</td></tr>
<tr class="separator:a9c6d6b824cff501be4f124d7aa74b043"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44be7555cb54eadccb0b51c54dc43fe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a44be7555cb54eadccb0b51c54dc43fe6">MSR_NEHALEM_M1_PMON_DSP</a>&#160;&#160;&#160;0x00000CE5</td></tr>
<tr class="separator:a44be7555cb54eadccb0b51c54dc43fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a7240337160aab79894b4899801f630"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a7a7240337160aab79894b4899801f630">MSR_NEHALEM_M1_PMON_ISS</a>&#160;&#160;&#160;0x00000CE6</td></tr>
<tr class="separator:a7a7240337160aab79894b4899801f630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae184cbe2674a6c26b4f8f97ba47524e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ae184cbe2674a6c26b4f8f97ba47524e2">MSR_NEHALEM_M1_PMON_MAP</a>&#160;&#160;&#160;0x00000CE7</td></tr>
<tr class="separator:ae184cbe2674a6c26b4f8f97ba47524e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebe593704e2963d6e9b2880d1c832c8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#aebe593704e2963d6e9b2880d1c832c8c">MSR_NEHALEM_M1_PMON_MSC_THR</a>&#160;&#160;&#160;0x00000CE8</td></tr>
<tr class="separator:aebe593704e2963d6e9b2880d1c832c8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6e5e7ea8b44b80e74867bc75a53b9a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#aa6e5e7ea8b44b80e74867bc75a53b9a5">MSR_NEHALEM_M1_PMON_PGT</a>&#160;&#160;&#160;0x00000CE9</td></tr>
<tr class="separator:aa6e5e7ea8b44b80e74867bc75a53b9a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9c0af090c9d9cc4b4b69fe563ef9f14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ad9c0af090c9d9cc4b4b69fe563ef9f14">MSR_NEHALEM_M1_PMON_PLD</a>&#160;&#160;&#160;0x00000CEA</td></tr>
<tr class="separator:ad9c0af090c9d9cc4b4b69fe563ef9f14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d1cb8d74fd11173db035632c4213d0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a6d1cb8d74fd11173db035632c4213d0c">MSR_NEHALEM_M1_PMON_ZDP</a>&#160;&#160;&#160;0x00000CEB</td></tr>
<tr class="separator:a6d1cb8d74fd11173db035632c4213d0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af07d1cf7ca6df31191a917b53d9bd8e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#af07d1cf7ca6df31191a917b53d9bd8e1">MSR_NEHALEM_M1_PMON_EVNT_SEL0</a>&#160;&#160;&#160;0x00000CF0</td></tr>
<tr class="separator:af07d1cf7ca6df31191a917b53d9bd8e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab1bed5c30168fc3bc6b8effc6851a90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#aab1bed5c30168fc3bc6b8effc6851a90">MSR_NEHALEM_M1_PMON_CTR0</a>&#160;&#160;&#160;0x00000CF1</td></tr>
<tr class="separator:aab1bed5c30168fc3bc6b8effc6851a90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19e402deeb2751488c8ee9f160dd0d42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a19e402deeb2751488c8ee9f160dd0d42">MSR_NEHALEM_M1_PMON_EVNT_SEL1</a>&#160;&#160;&#160;0x00000CF2</td></tr>
<tr class="separator:a19e402deeb2751488c8ee9f160dd0d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b0d67dad79dbcb90ee0d878a1541f7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a5b0d67dad79dbcb90ee0d878a1541f7a">MSR_NEHALEM_M1_PMON_CTR1</a>&#160;&#160;&#160;0x00000CF3</td></tr>
<tr class="separator:a5b0d67dad79dbcb90ee0d878a1541f7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24fef8471bb4e9d6a00ab5c9cd52e990"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a24fef8471bb4e9d6a00ab5c9cd52e990">MSR_NEHALEM_M1_PMON_EVNT_SEL2</a>&#160;&#160;&#160;0x00000CF4</td></tr>
<tr class="separator:a24fef8471bb4e9d6a00ab5c9cd52e990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ff9b997ae8795c738c9b3d137a522fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a1ff9b997ae8795c738c9b3d137a522fe">MSR_NEHALEM_M1_PMON_CTR2</a>&#160;&#160;&#160;0x00000CF5</td></tr>
<tr class="separator:a1ff9b997ae8795c738c9b3d137a522fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23af7644868f553f73c610d22b628f97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a23af7644868f553f73c610d22b628f97">MSR_NEHALEM_M1_PMON_EVNT_SEL3</a>&#160;&#160;&#160;0x00000CF6</td></tr>
<tr class="separator:a23af7644868f553f73c610d22b628f97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01bb898bbdbcd5cfcb0edbaf9ef4adb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a01bb898bbdbcd5cfcb0edbaf9ef4adb8">MSR_NEHALEM_M1_PMON_CTR3</a>&#160;&#160;&#160;0x00000CF7</td></tr>
<tr class="separator:a01bb898bbdbcd5cfcb0edbaf9ef4adb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8193d27405122ed6a2323e723dc9821a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a8193d27405122ed6a2323e723dc9821a">MSR_NEHALEM_M1_PMON_EVNT_SEL4</a>&#160;&#160;&#160;0x00000CF8</td></tr>
<tr class="separator:a8193d27405122ed6a2323e723dc9821a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c148df1b5bc5847886951824a3ef609"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a4c148df1b5bc5847886951824a3ef609">MSR_NEHALEM_M1_PMON_CTR4</a>&#160;&#160;&#160;0x00000CF9</td></tr>
<tr class="separator:a4c148df1b5bc5847886951824a3ef609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3b277a076454e216875e613b60eff98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ad3b277a076454e216875e613b60eff98">MSR_NEHALEM_M1_PMON_EVNT_SEL5</a>&#160;&#160;&#160;0x00000CFA</td></tr>
<tr class="separator:ad3b277a076454e216875e613b60eff98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9664d3079b40a752470bd2182445bd9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a9664d3079b40a752470bd2182445bd9a">MSR_NEHALEM_M1_PMON_CTR5</a>&#160;&#160;&#160;0x00000CFB</td></tr>
<tr class="separator:a9664d3079b40a752470bd2182445bd9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a598aacdb7045fde62ffd08604bd27850"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a598aacdb7045fde62ffd08604bd27850">MSR_NEHALEM_C0_PMON_BOX_CTRL</a>&#160;&#160;&#160;0x00000D00</td></tr>
<tr class="separator:a598aacdb7045fde62ffd08604bd27850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b0b8a62b3371c2d085a64e05bfd0b5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a2b0b8a62b3371c2d085a64e05bfd0b5d">MSR_NEHALEM_C0_PMON_BOX_STATUS</a>&#160;&#160;&#160;0x00000D01</td></tr>
<tr class="separator:a2b0b8a62b3371c2d085a64e05bfd0b5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa45fbbf31e70ec8e0f31ad7026b4f837"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#aa45fbbf31e70ec8e0f31ad7026b4f837">MSR_NEHALEM_C0_PMON_BOX_OVF_CTRL</a>&#160;&#160;&#160;0x00000D02</td></tr>
<tr class="separator:aa45fbbf31e70ec8e0f31ad7026b4f837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e8c3fcf313c8ddd84e469be1f275df6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a5e8c3fcf313c8ddd84e469be1f275df6">MSR_NEHALEM_C0_PMON_EVNT_SEL0</a>&#160;&#160;&#160;0x00000D10</td></tr>
<tr class="separator:a5e8c3fcf313c8ddd84e469be1f275df6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4288e54d7b605b21389cd9e14773d868"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a4288e54d7b605b21389cd9e14773d868">MSR_NEHALEM_C0_PMON_CTR0</a>&#160;&#160;&#160;0x00000D11</td></tr>
<tr class="separator:a4288e54d7b605b21389cd9e14773d868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbcd7993e51b56cbb0adaf3b66bbab0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#acbcd7993e51b56cbb0adaf3b66bbab0f">MSR_NEHALEM_C0_PMON_EVNT_SEL1</a>&#160;&#160;&#160;0x00000D12</td></tr>
<tr class="separator:acbcd7993e51b56cbb0adaf3b66bbab0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca009263c9cdf58568cd5a922c965d6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#aca009263c9cdf58568cd5a922c965d6c">MSR_NEHALEM_C0_PMON_CTR1</a>&#160;&#160;&#160;0x00000D13</td></tr>
<tr class="separator:aca009263c9cdf58568cd5a922c965d6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3a93a4fde9db441bc75208308ab85db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#aa3a93a4fde9db441bc75208308ab85db">MSR_NEHALEM_C0_PMON_EVNT_SEL2</a>&#160;&#160;&#160;0x00000D14</td></tr>
<tr class="separator:aa3a93a4fde9db441bc75208308ab85db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afac409c0ed8aab3de7a20cbb61ffb27c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#afac409c0ed8aab3de7a20cbb61ffb27c">MSR_NEHALEM_C0_PMON_CTR2</a>&#160;&#160;&#160;0x00000D15</td></tr>
<tr class="separator:afac409c0ed8aab3de7a20cbb61ffb27c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36e90f7f44c00d737ebaf27192210f99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a36e90f7f44c00d737ebaf27192210f99">MSR_NEHALEM_C0_PMON_EVNT_SEL3</a>&#160;&#160;&#160;0x00000D16</td></tr>
<tr class="separator:a36e90f7f44c00d737ebaf27192210f99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c535288bdffb65e699fa99cf42a13ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a2c535288bdffb65e699fa99cf42a13ef">MSR_NEHALEM_C0_PMON_CTR3</a>&#160;&#160;&#160;0x00000D17</td></tr>
<tr class="separator:a2c535288bdffb65e699fa99cf42a13ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2ed358c9eb5ed085f3b531b840cfff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ae2ed358c9eb5ed085f3b531b840cfff0">MSR_NEHALEM_C0_PMON_EVNT_SEL4</a>&#160;&#160;&#160;0x00000D18</td></tr>
<tr class="separator:ae2ed358c9eb5ed085f3b531b840cfff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab40b3dbbb4e018e47d7f6b44e7543ab7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ab40b3dbbb4e018e47d7f6b44e7543ab7">MSR_NEHALEM_C0_PMON_CTR4</a>&#160;&#160;&#160;0x00000D19</td></tr>
<tr class="separator:ab40b3dbbb4e018e47d7f6b44e7543ab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3990999f5d9c3bd4ff3ea5e69e5d6720"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a3990999f5d9c3bd4ff3ea5e69e5d6720">MSR_NEHALEM_C0_PMON_EVNT_SEL5</a>&#160;&#160;&#160;0x00000D1A</td></tr>
<tr class="separator:a3990999f5d9c3bd4ff3ea5e69e5d6720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac672997daa1773f632daf6611d6521d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ac672997daa1773f632daf6611d6521d2">MSR_NEHALEM_C0_PMON_CTR5</a>&#160;&#160;&#160;0x00000D1B</td></tr>
<tr class="separator:ac672997daa1773f632daf6611d6521d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6e66e7a8296a739cb1fca42eac887d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ad6e66e7a8296a739cb1fca42eac887d6">MSR_NEHALEM_C4_PMON_BOX_CTRL</a>&#160;&#160;&#160;0x00000D20</td></tr>
<tr class="separator:ad6e66e7a8296a739cb1fca42eac887d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40f644c1abd93fb00b2993023c2151c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a40f644c1abd93fb00b2993023c2151c2">MSR_NEHALEM_C4_PMON_BOX_STATUS</a>&#160;&#160;&#160;0x00000D21</td></tr>
<tr class="separator:a40f644c1abd93fb00b2993023c2151c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b1e6ba5b99270906b459fd5b8a725fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a7b1e6ba5b99270906b459fd5b8a725fe">MSR_NEHALEM_C4_PMON_BOX_OVF_CTRL</a>&#160;&#160;&#160;0x00000D22</td></tr>
<tr class="separator:a7b1e6ba5b99270906b459fd5b8a725fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac42c8afc2c4b0da73b074009850dfc9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ac42c8afc2c4b0da73b074009850dfc9e">MSR_NEHALEM_C4_PMON_EVNT_SEL0</a>&#160;&#160;&#160;0x00000D30</td></tr>
<tr class="separator:ac42c8afc2c4b0da73b074009850dfc9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a509ffe4e5b36c01eb951e79745355dec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a509ffe4e5b36c01eb951e79745355dec">MSR_NEHALEM_C4_PMON_CTR0</a>&#160;&#160;&#160;0x00000D31</td></tr>
<tr class="separator:a509ffe4e5b36c01eb951e79745355dec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5f9da6ea4917624a000da16472ae175"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#af5f9da6ea4917624a000da16472ae175">MSR_NEHALEM_C4_PMON_EVNT_SEL1</a>&#160;&#160;&#160;0x00000D32</td></tr>
<tr class="separator:af5f9da6ea4917624a000da16472ae175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52b113f109b94df4dad5087e9b8bd5f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a52b113f109b94df4dad5087e9b8bd5f1">MSR_NEHALEM_C4_PMON_CTR1</a>&#160;&#160;&#160;0x00000D33</td></tr>
<tr class="separator:a52b113f109b94df4dad5087e9b8bd5f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0c1a25dc301cb18d48c5dcaff7b5e70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ab0c1a25dc301cb18d48c5dcaff7b5e70">MSR_NEHALEM_C4_PMON_EVNT_SEL2</a>&#160;&#160;&#160;0x00000D34</td></tr>
<tr class="separator:ab0c1a25dc301cb18d48c5dcaff7b5e70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad68a948d16800f8fcb0a72733adb3da8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ad68a948d16800f8fcb0a72733adb3da8">MSR_NEHALEM_C4_PMON_CTR2</a>&#160;&#160;&#160;0x00000D35</td></tr>
<tr class="separator:ad68a948d16800f8fcb0a72733adb3da8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55f1d934530133794435c14fb02c5e5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a55f1d934530133794435c14fb02c5e5f">MSR_NEHALEM_C4_PMON_EVNT_SEL3</a>&#160;&#160;&#160;0x00000D36</td></tr>
<tr class="separator:a55f1d934530133794435c14fb02c5e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62270ed9ddeff6d8c6807902ee8eb878"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a62270ed9ddeff6d8c6807902ee8eb878">MSR_NEHALEM_C4_PMON_CTR3</a>&#160;&#160;&#160;0x00000D37</td></tr>
<tr class="separator:a62270ed9ddeff6d8c6807902ee8eb878"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad248a43028f230df701aa151b7dc5dad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ad248a43028f230df701aa151b7dc5dad">MSR_NEHALEM_C4_PMON_EVNT_SEL4</a>&#160;&#160;&#160;0x00000D38</td></tr>
<tr class="separator:ad248a43028f230df701aa151b7dc5dad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08fdcc37ae297b465b11400c72141d69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a08fdcc37ae297b465b11400c72141d69">MSR_NEHALEM_C4_PMON_CTR4</a>&#160;&#160;&#160;0x00000D39</td></tr>
<tr class="separator:a08fdcc37ae297b465b11400c72141d69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36a0e9d206ea5e568cfc3f353d5b0a64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a36a0e9d206ea5e568cfc3f353d5b0a64">MSR_NEHALEM_C4_PMON_EVNT_SEL5</a>&#160;&#160;&#160;0x00000D3A</td></tr>
<tr class="separator:a36a0e9d206ea5e568cfc3f353d5b0a64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86f74087b9de55406e655eb2d7ccadc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a86f74087b9de55406e655eb2d7ccadc9">MSR_NEHALEM_C4_PMON_CTR5</a>&#160;&#160;&#160;0x00000D3B</td></tr>
<tr class="separator:a86f74087b9de55406e655eb2d7ccadc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2c24b2e9c1d143acc83433dcb212453"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ad2c24b2e9c1d143acc83433dcb212453">MSR_NEHALEM_C2_PMON_BOX_CTRL</a>&#160;&#160;&#160;0x00000D40</td></tr>
<tr class="separator:ad2c24b2e9c1d143acc83433dcb212453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaace96b015eaac01ea3ed8cdd0dbb8df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#aaace96b015eaac01ea3ed8cdd0dbb8df">MSR_NEHALEM_C2_PMON_BOX_STATUS</a>&#160;&#160;&#160;0x00000D41</td></tr>
<tr class="separator:aaace96b015eaac01ea3ed8cdd0dbb8df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7033077df3345d9c48d3866de951ca11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a7033077df3345d9c48d3866de951ca11">MSR_NEHALEM_C2_PMON_BOX_OVF_CTRL</a>&#160;&#160;&#160;0x00000D42</td></tr>
<tr class="separator:a7033077df3345d9c48d3866de951ca11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e5155968741a74f2b799b4d0dee00fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a1e5155968741a74f2b799b4d0dee00fc">MSR_NEHALEM_C2_PMON_EVNT_SEL0</a>&#160;&#160;&#160;0x00000D50</td></tr>
<tr class="separator:a1e5155968741a74f2b799b4d0dee00fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23c5a12e1f5026951ef7d61f1f7b1c46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a23c5a12e1f5026951ef7d61f1f7b1c46">MSR_NEHALEM_C2_PMON_CTR0</a>&#160;&#160;&#160;0x00000D51</td></tr>
<tr class="separator:a23c5a12e1f5026951ef7d61f1f7b1c46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0d6d4316745a94fdd5654b216aceda8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ab0d6d4316745a94fdd5654b216aceda8">MSR_NEHALEM_C2_PMON_EVNT_SEL1</a>&#160;&#160;&#160;0x00000D52</td></tr>
<tr class="separator:ab0d6d4316745a94fdd5654b216aceda8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6c9f840e6a365f1f79194a1dcaf21f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ac6c9f840e6a365f1f79194a1dcaf21f0">MSR_NEHALEM_C2_PMON_CTR1</a>&#160;&#160;&#160;0x00000D53</td></tr>
<tr class="separator:ac6c9f840e6a365f1f79194a1dcaf21f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af456c0bfaae1abbfc786581ef430dc5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#af456c0bfaae1abbfc786581ef430dc5e">MSR_NEHALEM_C2_PMON_EVNT_SEL2</a>&#160;&#160;&#160;0x00000D54</td></tr>
<tr class="separator:af456c0bfaae1abbfc786581ef430dc5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac08ac189d3c266cf4b1e4cf5c8e31ede"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ac08ac189d3c266cf4b1e4cf5c8e31ede">MSR_NEHALEM_C2_PMON_CTR2</a>&#160;&#160;&#160;0x00000D55</td></tr>
<tr class="separator:ac08ac189d3c266cf4b1e4cf5c8e31ede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad425273dece68080e211b288e6f9eeeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ad425273dece68080e211b288e6f9eeeb">MSR_NEHALEM_C2_PMON_EVNT_SEL3</a>&#160;&#160;&#160;0x00000D56</td></tr>
<tr class="separator:ad425273dece68080e211b288e6f9eeeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab465db02c892efca69f5465c9053a0b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ab465db02c892efca69f5465c9053a0b2">MSR_NEHALEM_C2_PMON_CTR3</a>&#160;&#160;&#160;0x00000D57</td></tr>
<tr class="separator:ab465db02c892efca69f5465c9053a0b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a367df0cd41252d201b341e856d7e0c89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a367df0cd41252d201b341e856d7e0c89">MSR_NEHALEM_C2_PMON_EVNT_SEL4</a>&#160;&#160;&#160;0x00000D58</td></tr>
<tr class="separator:a367df0cd41252d201b341e856d7e0c89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf6c2c754dc3d3bd46eaa8ddf629839a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#aaf6c2c754dc3d3bd46eaa8ddf629839a">MSR_NEHALEM_C2_PMON_CTR4</a>&#160;&#160;&#160;0x00000D59</td></tr>
<tr class="separator:aaf6c2c754dc3d3bd46eaa8ddf629839a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1544479949282ecc0f68c39a576714b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a1544479949282ecc0f68c39a576714b4">MSR_NEHALEM_C2_PMON_EVNT_SEL5</a>&#160;&#160;&#160;0x00000D5A</td></tr>
<tr class="separator:a1544479949282ecc0f68c39a576714b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed3b9a0d423235414b3662c4c3dd5f43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#aed3b9a0d423235414b3662c4c3dd5f43">MSR_NEHALEM_C2_PMON_CTR5</a>&#160;&#160;&#160;0x00000D5B</td></tr>
<tr class="separator:aed3b9a0d423235414b3662c4c3dd5f43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cf2fab576be4091e9f5a8e86c5086a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a8cf2fab576be4091e9f5a8e86c5086a7">MSR_NEHALEM_C6_PMON_BOX_CTRL</a>&#160;&#160;&#160;0x00000D60</td></tr>
<tr class="separator:a8cf2fab576be4091e9f5a8e86c5086a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97e871259bc7705a01e6fe534b76f637"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a97e871259bc7705a01e6fe534b76f637">MSR_NEHALEM_C6_PMON_BOX_STATUS</a>&#160;&#160;&#160;0x00000D61</td></tr>
<tr class="separator:a97e871259bc7705a01e6fe534b76f637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f5bea30ce1b3768fc528c980e225ac5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a0f5bea30ce1b3768fc528c980e225ac5">MSR_NEHALEM_C6_PMON_BOX_OVF_CTRL</a>&#160;&#160;&#160;0x00000D62</td></tr>
<tr class="separator:a0f5bea30ce1b3768fc528c980e225ac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec7e7b2ac74cfbf9201c05f18b1c4bbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#aec7e7b2ac74cfbf9201c05f18b1c4bbb">MSR_NEHALEM_C6_PMON_EVNT_SEL0</a>&#160;&#160;&#160;0x00000D70</td></tr>
<tr class="separator:aec7e7b2ac74cfbf9201c05f18b1c4bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae45d56a99a409b444c0f02c612cdddc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ae45d56a99a409b444c0f02c612cdddc9">MSR_NEHALEM_C6_PMON_CTR0</a>&#160;&#160;&#160;0x00000D71</td></tr>
<tr class="separator:ae45d56a99a409b444c0f02c612cdddc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56a631ccc1266e08bfdd5c24d524a64b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a56a631ccc1266e08bfdd5c24d524a64b">MSR_NEHALEM_C6_PMON_EVNT_SEL1</a>&#160;&#160;&#160;0x00000D72</td></tr>
<tr class="separator:a56a631ccc1266e08bfdd5c24d524a64b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63fd0a24b868998f387b75f83d1124d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a63fd0a24b868998f387b75f83d1124d2">MSR_NEHALEM_C6_PMON_CTR1</a>&#160;&#160;&#160;0x00000D73</td></tr>
<tr class="separator:a63fd0a24b868998f387b75f83d1124d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6480b4daa175032e3ab3f12808aaad1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ab6480b4daa175032e3ab3f12808aaad1">MSR_NEHALEM_C6_PMON_EVNT_SEL2</a>&#160;&#160;&#160;0x00000D74</td></tr>
<tr class="separator:ab6480b4daa175032e3ab3f12808aaad1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a420fe8d08f79acf754cea732b38bce73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a420fe8d08f79acf754cea732b38bce73">MSR_NEHALEM_C6_PMON_CTR2</a>&#160;&#160;&#160;0x00000D75</td></tr>
<tr class="separator:a420fe8d08f79acf754cea732b38bce73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50a0a8502bd0cd44121fc8ef614bcfd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a50a0a8502bd0cd44121fc8ef614bcfd1">MSR_NEHALEM_C6_PMON_EVNT_SEL3</a>&#160;&#160;&#160;0x00000D76</td></tr>
<tr class="separator:a50a0a8502bd0cd44121fc8ef614bcfd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bcc4be2c0b9ffde6f167bbc8f34e0bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a7bcc4be2c0b9ffde6f167bbc8f34e0bd">MSR_NEHALEM_C6_PMON_CTR3</a>&#160;&#160;&#160;0x00000D77</td></tr>
<tr class="separator:a7bcc4be2c0b9ffde6f167bbc8f34e0bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44fa9106b0d980ee9aaab825ccd7af05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a44fa9106b0d980ee9aaab825ccd7af05">MSR_NEHALEM_C6_PMON_EVNT_SEL4</a>&#160;&#160;&#160;0x00000D78</td></tr>
<tr class="separator:a44fa9106b0d980ee9aaab825ccd7af05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04b8205a4cb152ecd19f4c2fa84643a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a04b8205a4cb152ecd19f4c2fa84643a0">MSR_NEHALEM_C6_PMON_CTR4</a>&#160;&#160;&#160;0x00000D79</td></tr>
<tr class="separator:a04b8205a4cb152ecd19f4c2fa84643a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8785053a49e07626e75274279149a77b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a8785053a49e07626e75274279149a77b">MSR_NEHALEM_C6_PMON_EVNT_SEL5</a>&#160;&#160;&#160;0x00000D7A</td></tr>
<tr class="separator:a8785053a49e07626e75274279149a77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba41cbedbde62f64407956f681ac9a02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#aba41cbedbde62f64407956f681ac9a02">MSR_NEHALEM_C6_PMON_CTR5</a>&#160;&#160;&#160;0x00000D7B</td></tr>
<tr class="separator:aba41cbedbde62f64407956f681ac9a02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae35d3e26e2857e8c088fd5d5648b7c14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ae35d3e26e2857e8c088fd5d5648b7c14">MSR_NEHALEM_C1_PMON_BOX_CTRL</a>&#160;&#160;&#160;0x00000D80</td></tr>
<tr class="separator:ae35d3e26e2857e8c088fd5d5648b7c14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2cd924f2bfc70ccac3bbe3ca39077bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ac2cd924f2bfc70ccac3bbe3ca39077bb">MSR_NEHALEM_C1_PMON_BOX_STATUS</a>&#160;&#160;&#160;0x00000D81</td></tr>
<tr class="separator:ac2cd924f2bfc70ccac3bbe3ca39077bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa28c29cd32c0a3a8733eb90b594394f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#aa28c29cd32c0a3a8733eb90b594394f8">MSR_NEHALEM_C1_PMON_BOX_OVF_CTRL</a>&#160;&#160;&#160;0x00000D82</td></tr>
<tr class="separator:aa28c29cd32c0a3a8733eb90b594394f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d303ba7ea79d6a308122a88219e6a2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a2d303ba7ea79d6a308122a88219e6a2c">MSR_NEHALEM_C1_PMON_EVNT_SEL0</a>&#160;&#160;&#160;0x00000D90</td></tr>
<tr class="separator:a2d303ba7ea79d6a308122a88219e6a2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bccfa26e1dcf25a5b088b619d8c88f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a7bccfa26e1dcf25a5b088b619d8c88f4">MSR_NEHALEM_C1_PMON_CTR0</a>&#160;&#160;&#160;0x00000D91</td></tr>
<tr class="separator:a7bccfa26e1dcf25a5b088b619d8c88f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a298348365f89daac8294b5826d5de4fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a298348365f89daac8294b5826d5de4fb">MSR_NEHALEM_C1_PMON_EVNT_SEL1</a>&#160;&#160;&#160;0x00000D92</td></tr>
<tr class="separator:a298348365f89daac8294b5826d5de4fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada6fd84ae7a46c26329b02651f3717be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ada6fd84ae7a46c26329b02651f3717be">MSR_NEHALEM_C1_PMON_CTR1</a>&#160;&#160;&#160;0x00000D93</td></tr>
<tr class="separator:ada6fd84ae7a46c26329b02651f3717be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa67cd76d9e766374200c24d8eb647492"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#aa67cd76d9e766374200c24d8eb647492">MSR_NEHALEM_C1_PMON_EVNT_SEL2</a>&#160;&#160;&#160;0x00000D94</td></tr>
<tr class="separator:aa67cd76d9e766374200c24d8eb647492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f37f207676aa696bf3e124ad2a398a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a7f37f207676aa696bf3e124ad2a398a8">MSR_NEHALEM_C1_PMON_CTR2</a>&#160;&#160;&#160;0x00000D95</td></tr>
<tr class="separator:a7f37f207676aa696bf3e124ad2a398a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac59d0cbbe4ad2b8cea1f5f2a82878413"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ac59d0cbbe4ad2b8cea1f5f2a82878413">MSR_NEHALEM_C1_PMON_EVNT_SEL3</a>&#160;&#160;&#160;0x00000D96</td></tr>
<tr class="separator:ac59d0cbbe4ad2b8cea1f5f2a82878413"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe54fa2d6b936a46dd65d32aaefb370a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#abe54fa2d6b936a46dd65d32aaefb370a">MSR_NEHALEM_C1_PMON_CTR3</a>&#160;&#160;&#160;0x00000D97</td></tr>
<tr class="separator:abe54fa2d6b936a46dd65d32aaefb370a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd6e284b5c7cbeee6359d135140eaf88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#afd6e284b5c7cbeee6359d135140eaf88">MSR_NEHALEM_C1_PMON_EVNT_SEL4</a>&#160;&#160;&#160;0x00000D98</td></tr>
<tr class="separator:afd6e284b5c7cbeee6359d135140eaf88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8db135b84e0802f5efa448f1def8180"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ac8db135b84e0802f5efa448f1def8180">MSR_NEHALEM_C1_PMON_CTR4</a>&#160;&#160;&#160;0x00000D99</td></tr>
<tr class="separator:ac8db135b84e0802f5efa448f1def8180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfa8a558a1c8f7569cbcd19bbcad9bf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#adfa8a558a1c8f7569cbcd19bbcad9bf1">MSR_NEHALEM_C1_PMON_EVNT_SEL5</a>&#160;&#160;&#160;0x00000D9A</td></tr>
<tr class="separator:adfa8a558a1c8f7569cbcd19bbcad9bf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01912f9e5789528fec0a3cec2f340447"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a01912f9e5789528fec0a3cec2f340447">MSR_NEHALEM_C1_PMON_CTR5</a>&#160;&#160;&#160;0x00000D9B</td></tr>
<tr class="separator:a01912f9e5789528fec0a3cec2f340447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e6d936bc8194f91fe1bea1e3768d224"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a1e6d936bc8194f91fe1bea1e3768d224">MSR_NEHALEM_C5_PMON_BOX_CTRL</a>&#160;&#160;&#160;0x00000DA0</td></tr>
<tr class="separator:a1e6d936bc8194f91fe1bea1e3768d224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86e7de180ab1a4f4465d02585934d5b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a86e7de180ab1a4f4465d02585934d5b0">MSR_NEHALEM_C5_PMON_BOX_STATUS</a>&#160;&#160;&#160;0x00000DA1</td></tr>
<tr class="separator:a86e7de180ab1a4f4465d02585934d5b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a981e5a955a1104fa44dad257569015df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a981e5a955a1104fa44dad257569015df">MSR_NEHALEM_C5_PMON_BOX_OVF_CTRL</a>&#160;&#160;&#160;0x00000DA2</td></tr>
<tr class="separator:a981e5a955a1104fa44dad257569015df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8efe24628fcef929dae75af4485a6305"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a8efe24628fcef929dae75af4485a6305">MSR_NEHALEM_C5_PMON_EVNT_SEL0</a>&#160;&#160;&#160;0x00000DB0</td></tr>
<tr class="separator:a8efe24628fcef929dae75af4485a6305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5abfe401f8591606361ff1cf7bc08928"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a5abfe401f8591606361ff1cf7bc08928">MSR_NEHALEM_C5_PMON_CTR0</a>&#160;&#160;&#160;0x00000DB1</td></tr>
<tr class="separator:a5abfe401f8591606361ff1cf7bc08928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a038c0645f837a5cf967d3ecd8663bbb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a038c0645f837a5cf967d3ecd8663bbb4">MSR_NEHALEM_C5_PMON_EVNT_SEL1</a>&#160;&#160;&#160;0x00000DB2</td></tr>
<tr class="separator:a038c0645f837a5cf967d3ecd8663bbb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d492837a6b5829ce4eb9c47dd377656"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a8d492837a6b5829ce4eb9c47dd377656">MSR_NEHALEM_C5_PMON_CTR1</a>&#160;&#160;&#160;0x00000DB3</td></tr>
<tr class="separator:a8d492837a6b5829ce4eb9c47dd377656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30aabb4f916148d71dfa77b942fffb17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a30aabb4f916148d71dfa77b942fffb17">MSR_NEHALEM_C5_PMON_EVNT_SEL2</a>&#160;&#160;&#160;0x00000DB4</td></tr>
<tr class="separator:a30aabb4f916148d71dfa77b942fffb17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c7848f69fb383c001a0a3ad235fd302"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a6c7848f69fb383c001a0a3ad235fd302">MSR_NEHALEM_C5_PMON_CTR2</a>&#160;&#160;&#160;0x00000DB5</td></tr>
<tr class="separator:a6c7848f69fb383c001a0a3ad235fd302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad91bd06da170cb72b4693f728c8b7754"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ad91bd06da170cb72b4693f728c8b7754">MSR_NEHALEM_C5_PMON_EVNT_SEL3</a>&#160;&#160;&#160;0x00000DB6</td></tr>
<tr class="separator:ad91bd06da170cb72b4693f728c8b7754"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcc4ec995fd8f0b24788e464fa245c67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#adcc4ec995fd8f0b24788e464fa245c67">MSR_NEHALEM_C5_PMON_CTR3</a>&#160;&#160;&#160;0x00000DB7</td></tr>
<tr class="separator:adcc4ec995fd8f0b24788e464fa245c67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af38e0618a7c7097f66599bd104a2e9d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#af38e0618a7c7097f66599bd104a2e9d0">MSR_NEHALEM_C5_PMON_EVNT_SEL4</a>&#160;&#160;&#160;0x00000DB8</td></tr>
<tr class="separator:af38e0618a7c7097f66599bd104a2e9d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaa2f960bdd599860d906ad665cbf2b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#acaa2f960bdd599860d906ad665cbf2b8">MSR_NEHALEM_C5_PMON_CTR4</a>&#160;&#160;&#160;0x00000DB9</td></tr>
<tr class="separator:acaa2f960bdd599860d906ad665cbf2b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad40db511be2a8d1329f2d921c28abb07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ad40db511be2a8d1329f2d921c28abb07">MSR_NEHALEM_C5_PMON_EVNT_SEL5</a>&#160;&#160;&#160;0x00000DBA</td></tr>
<tr class="separator:ad40db511be2a8d1329f2d921c28abb07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfe311608aafe439fc75f811b8dccb5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#abfe311608aafe439fc75f811b8dccb5e">MSR_NEHALEM_C5_PMON_CTR5</a>&#160;&#160;&#160;0x00000DBB</td></tr>
<tr class="separator:abfe311608aafe439fc75f811b8dccb5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0720e1ec99f78486acdc9ec13dd5be57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a0720e1ec99f78486acdc9ec13dd5be57">MSR_NEHALEM_C3_PMON_BOX_CTRL</a>&#160;&#160;&#160;0x00000DC0</td></tr>
<tr class="separator:a0720e1ec99f78486acdc9ec13dd5be57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad323ee8e714cc81c12f7e22a9174e804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ad323ee8e714cc81c12f7e22a9174e804">MSR_NEHALEM_C3_PMON_BOX_STATUS</a>&#160;&#160;&#160;0x00000DC1</td></tr>
<tr class="separator:ad323ee8e714cc81c12f7e22a9174e804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0914ee5b6d4b822b22aac999a71c58c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a0914ee5b6d4b822b22aac999a71c58c7">MSR_NEHALEM_C3_PMON_BOX_OVF_CTRL</a>&#160;&#160;&#160;0x00000DC2</td></tr>
<tr class="separator:a0914ee5b6d4b822b22aac999a71c58c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa192163ce68d567bef86357fcf91e61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#aaa192163ce68d567bef86357fcf91e61">MSR_NEHALEM_C3_PMON_EVNT_SEL0</a>&#160;&#160;&#160;0x00000DD0</td></tr>
<tr class="separator:aaa192163ce68d567bef86357fcf91e61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf01cb024c5509ed85fa2113e43cd0ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#adf01cb024c5509ed85fa2113e43cd0ed">MSR_NEHALEM_C3_PMON_CTR0</a>&#160;&#160;&#160;0x00000DD1</td></tr>
<tr class="separator:adf01cb024c5509ed85fa2113e43cd0ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b1e5abd4b2b8553f0a085a59822a618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a1b1e5abd4b2b8553f0a085a59822a618">MSR_NEHALEM_C3_PMON_EVNT_SEL1</a>&#160;&#160;&#160;0x00000DD2</td></tr>
<tr class="separator:a1b1e5abd4b2b8553f0a085a59822a618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a638f757aa08322a475c0706de3a70d9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a638f757aa08322a475c0706de3a70d9c">MSR_NEHALEM_C3_PMON_CTR1</a>&#160;&#160;&#160;0x00000DD3</td></tr>
<tr class="separator:a638f757aa08322a475c0706de3a70d9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a60dfddb8e5ac884f9c19afe73a752b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a2a60dfddb8e5ac884f9c19afe73a752b">MSR_NEHALEM_C3_PMON_EVNT_SEL2</a>&#160;&#160;&#160;0x00000DD4</td></tr>
<tr class="separator:a2a60dfddb8e5ac884f9c19afe73a752b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59aff454b171cfafa5ad52f37ba8c0c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a59aff454b171cfafa5ad52f37ba8c0c8">MSR_NEHALEM_C3_PMON_CTR2</a>&#160;&#160;&#160;0x00000DD5</td></tr>
<tr class="separator:a59aff454b171cfafa5ad52f37ba8c0c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e94be8a149abfbdfb6f9a2dd44606cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a9e94be8a149abfbdfb6f9a2dd44606cc">MSR_NEHALEM_C3_PMON_EVNT_SEL3</a>&#160;&#160;&#160;0x00000DD6</td></tr>
<tr class="separator:a9e94be8a149abfbdfb6f9a2dd44606cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adff9853e3782a73aab49b03d37297090"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#adff9853e3782a73aab49b03d37297090">MSR_NEHALEM_C3_PMON_CTR3</a>&#160;&#160;&#160;0x00000DD7</td></tr>
<tr class="separator:adff9853e3782a73aab49b03d37297090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41c0783cf816d5db4103c7d0e92222fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a41c0783cf816d5db4103c7d0e92222fc">MSR_NEHALEM_C3_PMON_EVNT_SEL4</a>&#160;&#160;&#160;0x00000DD8</td></tr>
<tr class="separator:a41c0783cf816d5db4103c7d0e92222fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95a61fcd0372330249625a2afab444f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a95a61fcd0372330249625a2afab444f6">MSR_NEHALEM_C3_PMON_CTR4</a>&#160;&#160;&#160;0x00000DD9</td></tr>
<tr class="separator:a95a61fcd0372330249625a2afab444f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa40d87d2f83e0f6022e216694b8e26a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#aa40d87d2f83e0f6022e216694b8e26a2">MSR_NEHALEM_C3_PMON_EVNT_SEL5</a>&#160;&#160;&#160;0x00000DDA</td></tr>
<tr class="separator:aa40d87d2f83e0f6022e216694b8e26a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24dfa0dc01bf7efc92352a669d443cc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a24dfa0dc01bf7efc92352a669d443cc5">MSR_NEHALEM_C3_PMON_CTR5</a>&#160;&#160;&#160;0x00000DDB</td></tr>
<tr class="separator:a24dfa0dc01bf7efc92352a669d443cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a864488698e1e87f4c4bf8d5bc424fe98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a864488698e1e87f4c4bf8d5bc424fe98">MSR_NEHALEM_C7_PMON_BOX_CTRL</a>&#160;&#160;&#160;0x00000DE0</td></tr>
<tr class="separator:a864488698e1e87f4c4bf8d5bc424fe98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acccd5a1b17fbb755a3e223c95ab1ae09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#acccd5a1b17fbb755a3e223c95ab1ae09">MSR_NEHALEM_C7_PMON_BOX_STATUS</a>&#160;&#160;&#160;0x00000DE1</td></tr>
<tr class="separator:acccd5a1b17fbb755a3e223c95ab1ae09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16e2d2ddd8e290af5629dbe44ede3d67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a16e2d2ddd8e290af5629dbe44ede3d67">MSR_NEHALEM_C7_PMON_BOX_OVF_CTRL</a>&#160;&#160;&#160;0x00000DE2</td></tr>
<tr class="separator:a16e2d2ddd8e290af5629dbe44ede3d67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fbe35c0e0134392f5964d56f56b93c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a3fbe35c0e0134392f5964d56f56b93c5">MSR_NEHALEM_C7_PMON_EVNT_SEL0</a>&#160;&#160;&#160;0x00000DF0</td></tr>
<tr class="separator:a3fbe35c0e0134392f5964d56f56b93c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adacbce7f4b21dbfe5f1e5860d0519589"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#adacbce7f4b21dbfe5f1e5860d0519589">MSR_NEHALEM_C7_PMON_CTR0</a>&#160;&#160;&#160;0x00000DF1</td></tr>
<tr class="separator:adacbce7f4b21dbfe5f1e5860d0519589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69d0a1ff5658d029c3f2dc739cc27344"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a69d0a1ff5658d029c3f2dc739cc27344">MSR_NEHALEM_C7_PMON_EVNT_SEL1</a>&#160;&#160;&#160;0x00000DF2</td></tr>
<tr class="separator:a69d0a1ff5658d029c3f2dc739cc27344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5f8bc8de3f982f0d235edebc5a7a7c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ae5f8bc8de3f982f0d235edebc5a7a7c3">MSR_NEHALEM_C7_PMON_CTR1</a>&#160;&#160;&#160;0x00000DF3</td></tr>
<tr class="separator:ae5f8bc8de3f982f0d235edebc5a7a7c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b1ce12cbbce1466ee2d2fde3abbcba5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a5b1ce12cbbce1466ee2d2fde3abbcba5">MSR_NEHALEM_C7_PMON_EVNT_SEL2</a>&#160;&#160;&#160;0x00000DF4</td></tr>
<tr class="separator:a5b1ce12cbbce1466ee2d2fde3abbcba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a939e4076302893e10770e1aabe0d02c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a939e4076302893e10770e1aabe0d02c6">MSR_NEHALEM_C7_PMON_CTR2</a>&#160;&#160;&#160;0x00000DF5</td></tr>
<tr class="separator:a939e4076302893e10770e1aabe0d02c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61ae119c76a49791e1d95f4fc337aae5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a61ae119c76a49791e1d95f4fc337aae5">MSR_NEHALEM_C7_PMON_EVNT_SEL3</a>&#160;&#160;&#160;0x00000DF6</td></tr>
<tr class="separator:a61ae119c76a49791e1d95f4fc337aae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a890c831edb1352d3d413b2255b136516"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a890c831edb1352d3d413b2255b136516">MSR_NEHALEM_C7_PMON_CTR3</a>&#160;&#160;&#160;0x00000DF7</td></tr>
<tr class="separator:a890c831edb1352d3d413b2255b136516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae420f382ab2a286ec02bac9575664eea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ae420f382ab2a286ec02bac9575664eea">MSR_NEHALEM_C7_PMON_EVNT_SEL4</a>&#160;&#160;&#160;0x00000DF8</td></tr>
<tr class="separator:ae420f382ab2a286ec02bac9575664eea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4259e81d1881ef307ebe4f9332ca9035"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a4259e81d1881ef307ebe4f9332ca9035">MSR_NEHALEM_C7_PMON_CTR4</a>&#160;&#160;&#160;0x00000DF9</td></tr>
<tr class="separator:a4259e81d1881ef307ebe4f9332ca9035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade14899eb1c1d30dda2502c3a2e589e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ade14899eb1c1d30dda2502c3a2e589e0">MSR_NEHALEM_C7_PMON_EVNT_SEL5</a>&#160;&#160;&#160;0x00000DFA</td></tr>
<tr class="separator:ade14899eb1c1d30dda2502c3a2e589e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7aa916497a7407928962b18964329aaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a7aa916497a7407928962b18964329aaa">MSR_NEHALEM_C7_PMON_CTR5</a>&#160;&#160;&#160;0x00000DFB</td></tr>
<tr class="separator:a7aa916497a7407928962b18964329aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c03a460f675fab16332a1d1ae8a641c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a6c03a460f675fab16332a1d1ae8a641c">MSR_NEHALEM_R0_PMON_BOX_CTRL</a>&#160;&#160;&#160;0x00000E00</td></tr>
<tr class="separator:a6c03a460f675fab16332a1d1ae8a641c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aead96e1a490fc4e5a0a7a053a633edfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#aead96e1a490fc4e5a0a7a053a633edfd">MSR_NEHALEM_R0_PMON_BOX_STATUS</a>&#160;&#160;&#160;0x00000E01</td></tr>
<tr class="separator:aead96e1a490fc4e5a0a7a053a633edfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4976e6b06c6d79c7a0a7602342a645fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a4976e6b06c6d79c7a0a7602342a645fa">MSR_NEHALEM_R0_PMON_BOX_OVF_CTRL</a>&#160;&#160;&#160;0x00000E02</td></tr>
<tr class="separator:a4976e6b06c6d79c7a0a7602342a645fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a597e2e14e777fc6f34cd3508ec28911a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a597e2e14e777fc6f34cd3508ec28911a">MSR_NEHALEM_R0_PMON_IPERF0_P0</a>&#160;&#160;&#160;0x00000E04</td></tr>
<tr class="separator:a597e2e14e777fc6f34cd3508ec28911a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a3ab24ebeeaa5627f8fa24da10aec33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a3a3ab24ebeeaa5627f8fa24da10aec33">MSR_NEHALEM_R0_PMON_IPERF0_P1</a>&#160;&#160;&#160;0x00000E05</td></tr>
<tr class="separator:a3a3ab24ebeeaa5627f8fa24da10aec33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5742402d275ee4177e78332a5b44f2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ae5742402d275ee4177e78332a5b44f2c">MSR_NEHALEM_R0_PMON_IPERF0_P2</a>&#160;&#160;&#160;0x00000E06</td></tr>
<tr class="separator:ae5742402d275ee4177e78332a5b44f2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fa3a9b08bf0b7417bce38bf7e1fd8dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a2fa3a9b08bf0b7417bce38bf7e1fd8dd">MSR_NEHALEM_R0_PMON_IPERF0_P3</a>&#160;&#160;&#160;0x00000E07</td></tr>
<tr class="separator:a2fa3a9b08bf0b7417bce38bf7e1fd8dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd73a6e4e96c94b54069eab30877f754"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#abd73a6e4e96c94b54069eab30877f754">MSR_NEHALEM_R0_PMON_IPERF0_P4</a>&#160;&#160;&#160;0x00000E08</td></tr>
<tr class="separator:abd73a6e4e96c94b54069eab30877f754"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bc2fd06745fde82b677258f4be1b22c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a4bc2fd06745fde82b677258f4be1b22c">MSR_NEHALEM_R0_PMON_IPERF0_P5</a>&#160;&#160;&#160;0x00000E09</td></tr>
<tr class="separator:a4bc2fd06745fde82b677258f4be1b22c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40a34611a8bf87e139996c6c08714721"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a40a34611a8bf87e139996c6c08714721">MSR_NEHALEM_R0_PMON_IPERF0_P6</a>&#160;&#160;&#160;0x00000E0A</td></tr>
<tr class="separator:a40a34611a8bf87e139996c6c08714721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82c8104600212d349d9613e936f7843e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a82c8104600212d349d9613e936f7843e">MSR_NEHALEM_R0_PMON_IPERF0_P7</a>&#160;&#160;&#160;0x00000E0B</td></tr>
<tr class="separator:a82c8104600212d349d9613e936f7843e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1a9ae92998cf5f3fb39a2cc87e01292"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ab1a9ae92998cf5f3fb39a2cc87e01292">MSR_NEHALEM_R0_PMON_QLX_P0</a>&#160;&#160;&#160;0x00000E0C</td></tr>
<tr class="separator:ab1a9ae92998cf5f3fb39a2cc87e01292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92a7b9a72f9af4bacbdc9603bdb8901a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a92a7b9a72f9af4bacbdc9603bdb8901a">MSR_NEHALEM_R0_PMON_QLX_P1</a>&#160;&#160;&#160;0x00000E0D</td></tr>
<tr class="separator:a92a7b9a72f9af4bacbdc9603bdb8901a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1e0b860f3d4e60b471237ffeb380f0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ac1e0b860f3d4e60b471237ffeb380f0f">MSR_NEHALEM_R0_PMON_QLX_P2</a>&#160;&#160;&#160;0x00000E0E</td></tr>
<tr class="separator:ac1e0b860f3d4e60b471237ffeb380f0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1d15eae967a198c45fe0486e846e1e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ad1d15eae967a198c45fe0486e846e1e8">MSR_NEHALEM_R0_PMON_QLX_P3</a>&#160;&#160;&#160;0x00000E0F</td></tr>
<tr class="separator:ad1d15eae967a198c45fe0486e846e1e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac72f0ea63b6161003b635154b882657d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ac72f0ea63b6161003b635154b882657d">MSR_NEHALEM_R0_PMON_EVNT_SEL0</a>&#160;&#160;&#160;0x00000E10</td></tr>
<tr class="separator:ac72f0ea63b6161003b635154b882657d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5ae7311d692bcfbdf48a3c43b361190"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#af5ae7311d692bcfbdf48a3c43b361190">MSR_NEHALEM_R0_PMON_CTR0</a>&#160;&#160;&#160;0x00000E11</td></tr>
<tr class="separator:af5ae7311d692bcfbdf48a3c43b361190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4c61a67de0a830c4b714515892836ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#af4c61a67de0a830c4b714515892836ab">MSR_NEHALEM_R0_PMON_EVNT_SEL1</a>&#160;&#160;&#160;0x00000E12</td></tr>
<tr class="separator:af4c61a67de0a830c4b714515892836ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed6fa734fb7ead722885b61b11b36453"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#aed6fa734fb7ead722885b61b11b36453">MSR_NEHALEM_R0_PMON_CTR1</a>&#160;&#160;&#160;0x00000E13</td></tr>
<tr class="separator:aed6fa734fb7ead722885b61b11b36453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cd1602f0e7d88763aa4f12cba5cfeb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a8cd1602f0e7d88763aa4f12cba5cfeb9">MSR_NEHALEM_R0_PMON_EVNT_SEL2</a>&#160;&#160;&#160;0x00000E14</td></tr>
<tr class="separator:a8cd1602f0e7d88763aa4f12cba5cfeb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a662851532f57ce920d07f0ebdeb872d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a662851532f57ce920d07f0ebdeb872d9">MSR_NEHALEM_R0_PMON_CTR2</a>&#160;&#160;&#160;0x00000E15</td></tr>
<tr class="separator:a662851532f57ce920d07f0ebdeb872d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adadb7d9462698503a0967d97eef6db20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#adadb7d9462698503a0967d97eef6db20">MSR_NEHALEM_R0_PMON_EVNT_SEL3</a>&#160;&#160;&#160;0x00000E16</td></tr>
<tr class="separator:adadb7d9462698503a0967d97eef6db20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5356ce8b76528bee177d31304640150"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ac5356ce8b76528bee177d31304640150">MSR_NEHALEM_R0_PMON_CTR3</a>&#160;&#160;&#160;0x00000E17</td></tr>
<tr class="separator:ac5356ce8b76528bee177d31304640150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91505f7d941809d4726b53a46a303d77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a91505f7d941809d4726b53a46a303d77">MSR_NEHALEM_R0_PMON_EVNT_SEL4</a>&#160;&#160;&#160;0x00000E18</td></tr>
<tr class="separator:a91505f7d941809d4726b53a46a303d77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac07b506185e8163ba204dc3fe74dbbcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ac07b506185e8163ba204dc3fe74dbbcf">MSR_NEHALEM_R0_PMON_CTR4</a>&#160;&#160;&#160;0x00000E19</td></tr>
<tr class="separator:ac07b506185e8163ba204dc3fe74dbbcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fcd76ca3c4372ef4c76bbb03e605693"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a2fcd76ca3c4372ef4c76bbb03e605693">MSR_NEHALEM_R0_PMON_EVNT_SEL5</a>&#160;&#160;&#160;0x00000E1A</td></tr>
<tr class="separator:a2fcd76ca3c4372ef4c76bbb03e605693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf04df0f54605ee0dd2ac6b0db3c4a6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#adf04df0f54605ee0dd2ac6b0db3c4a6f">MSR_NEHALEM_R0_PMON_CTR5</a>&#160;&#160;&#160;0x00000E1B</td></tr>
<tr class="separator:adf04df0f54605ee0dd2ac6b0db3c4a6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa771276e5e36a980c603998e08231646"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#aa771276e5e36a980c603998e08231646">MSR_NEHALEM_R0_PMON_EVNT_SEL6</a>&#160;&#160;&#160;0x00000E1C</td></tr>
<tr class="separator:aa771276e5e36a980c603998e08231646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a575c8e4180bde24f2a84f966afb7f823"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a575c8e4180bde24f2a84f966afb7f823">MSR_NEHALEM_R0_PMON_CTR6</a>&#160;&#160;&#160;0x00000E1D</td></tr>
<tr class="separator:a575c8e4180bde24f2a84f966afb7f823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae98b2cf48795535e4b3b6d22982e36c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ae98b2cf48795535e4b3b6d22982e36c2">MSR_NEHALEM_R0_PMON_EVNT_SEL7</a>&#160;&#160;&#160;0x00000E1E</td></tr>
<tr class="separator:ae98b2cf48795535e4b3b6d22982e36c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ea294dc0eb8adbadf5384affe06c096"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a2ea294dc0eb8adbadf5384affe06c096">MSR_NEHALEM_R0_PMON_CTR7</a>&#160;&#160;&#160;0x00000E1F</td></tr>
<tr class="separator:a2ea294dc0eb8adbadf5384affe06c096"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76d0a4214ec9fff6a179161754f0c613"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a76d0a4214ec9fff6a179161754f0c613">MSR_NEHALEM_R1_PMON_BOX_CTRL</a>&#160;&#160;&#160;0x00000E20</td></tr>
<tr class="separator:a76d0a4214ec9fff6a179161754f0c613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb7bfeb1cc5591e074a8b21015804faf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#abb7bfeb1cc5591e074a8b21015804faf">MSR_NEHALEM_R1_PMON_BOX_STATUS</a>&#160;&#160;&#160;0x00000E21</td></tr>
<tr class="separator:abb7bfeb1cc5591e074a8b21015804faf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c7472d57c18f70ca7b4590131933e98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a1c7472d57c18f70ca7b4590131933e98">MSR_NEHALEM_R1_PMON_BOX_OVF_CTRL</a>&#160;&#160;&#160;0x00000E22</td></tr>
<tr class="separator:a1c7472d57c18f70ca7b4590131933e98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49c3dc55ea6ce82f28a3a0b3d50cb221"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a49c3dc55ea6ce82f28a3a0b3d50cb221">MSR_NEHALEM_R1_PMON_IPERF1_P8</a>&#160;&#160;&#160;0x00000E24</td></tr>
<tr class="separator:a49c3dc55ea6ce82f28a3a0b3d50cb221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc1839a5ff8b6af7fdfe2f6f1105ab7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#acc1839a5ff8b6af7fdfe2f6f1105ab7d">MSR_NEHALEM_R1_PMON_IPERF1_P9</a>&#160;&#160;&#160;0x00000E25</td></tr>
<tr class="separator:acc1839a5ff8b6af7fdfe2f6f1105ab7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a713a267d1d82eb47885e20717e6cb082"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a713a267d1d82eb47885e20717e6cb082">MSR_NEHALEM_R1_PMON_IPERF1_P10</a>&#160;&#160;&#160;0x00000E26</td></tr>
<tr class="separator:a713a267d1d82eb47885e20717e6cb082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74d84ad429d0287cdd060391900b3c84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a74d84ad429d0287cdd060391900b3c84">MSR_NEHALEM_R1_PMON_IPERF1_P11</a>&#160;&#160;&#160;0x00000E27</td></tr>
<tr class="separator:a74d84ad429d0287cdd060391900b3c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b17ae199774d494ed5eff58c6cc102e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a1b17ae199774d494ed5eff58c6cc102e">MSR_NEHALEM_R1_PMON_IPERF1_P12</a>&#160;&#160;&#160;0x00000E28</td></tr>
<tr class="separator:a1b17ae199774d494ed5eff58c6cc102e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9702585400e23f3bf984bd73b4ad8156"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a9702585400e23f3bf984bd73b4ad8156">MSR_NEHALEM_R1_PMON_IPERF1_P13</a>&#160;&#160;&#160;0x00000E29</td></tr>
<tr class="separator:a9702585400e23f3bf984bd73b4ad8156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dbe012d0e5fd4832c86d00d63e3ad91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a4dbe012d0e5fd4832c86d00d63e3ad91">MSR_NEHALEM_R1_PMON_IPERF1_P14</a>&#160;&#160;&#160;0x00000E2A</td></tr>
<tr class="separator:a4dbe012d0e5fd4832c86d00d63e3ad91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af12a86855a6d363887eef397bf37c51e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#af12a86855a6d363887eef397bf37c51e">MSR_NEHALEM_R1_PMON_IPERF1_P15</a>&#160;&#160;&#160;0x00000E2B</td></tr>
<tr class="separator:af12a86855a6d363887eef397bf37c51e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abce753f78190d170f4a3c12544eb104b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#abce753f78190d170f4a3c12544eb104b">MSR_NEHALEM_R1_PMON_QLX_P4</a>&#160;&#160;&#160;0x00000E2C</td></tr>
<tr class="separator:abce753f78190d170f4a3c12544eb104b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ee6a136249b9dad3a5033bb62f26c3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a1ee6a136249b9dad3a5033bb62f26c3d">MSR_NEHALEM_R1_PMON_QLX_P5</a>&#160;&#160;&#160;0x00000E2D</td></tr>
<tr class="separator:a1ee6a136249b9dad3a5033bb62f26c3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f2c129536108f7ea9ff112ba2a72c4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a5f2c129536108f7ea9ff112ba2a72c4d">MSR_NEHALEM_R1_PMON_QLX_P6</a>&#160;&#160;&#160;0x00000E2E</td></tr>
<tr class="separator:a5f2c129536108f7ea9ff112ba2a72c4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36fbce0f89edc9e1c1434f273f2ed6af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a36fbce0f89edc9e1c1434f273f2ed6af">MSR_NEHALEM_R1_PMON_QLX_P7</a>&#160;&#160;&#160;0x00000E2F</td></tr>
<tr class="separator:a36fbce0f89edc9e1c1434f273f2ed6af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa127d3044d684699e1a4f6768edb07be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#aa127d3044d684699e1a4f6768edb07be">MSR_NEHALEM_R1_PMON_EVNT_SEL8</a>&#160;&#160;&#160;0x00000E30</td></tr>
<tr class="separator:aa127d3044d684699e1a4f6768edb07be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2875d80faedcc5e535f3e64e6ae81c11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a2875d80faedcc5e535f3e64e6ae81c11">MSR_NEHALEM_R1_PMON_CTR8</a>&#160;&#160;&#160;0x00000E31</td></tr>
<tr class="separator:a2875d80faedcc5e535f3e64e6ae81c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ce72b29b8397e1f98ccae8df625ebc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a3ce72b29b8397e1f98ccae8df625ebc5">MSR_NEHALEM_R1_PMON_EVNT_SEL9</a>&#160;&#160;&#160;0x00000E32</td></tr>
<tr class="separator:a3ce72b29b8397e1f98ccae8df625ebc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8214db502b3014404754f922fd4735a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a8214db502b3014404754f922fd4735a0">MSR_NEHALEM_R1_PMON_CTR9</a>&#160;&#160;&#160;0x00000E33</td></tr>
<tr class="separator:a8214db502b3014404754f922fd4735a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a281e00a9037a527b4d2206c17fce7744"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a281e00a9037a527b4d2206c17fce7744">MSR_NEHALEM_R1_PMON_EVNT_SEL10</a>&#160;&#160;&#160;0x00000E34</td></tr>
<tr class="separator:a281e00a9037a527b4d2206c17fce7744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2acb09e8e939ee52ee84c8b0473c41a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ad2acb09e8e939ee52ee84c8b0473c41a">MSR_NEHALEM_R1_PMON_CTR10</a>&#160;&#160;&#160;0x00000E35</td></tr>
<tr class="separator:ad2acb09e8e939ee52ee84c8b0473c41a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab3995a8ecee1d2649de1db514d82278"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#aab3995a8ecee1d2649de1db514d82278">MSR_NEHALEM_R1_PMON_EVNT_SEL11</a>&#160;&#160;&#160;0x00000E36</td></tr>
<tr class="separator:aab3995a8ecee1d2649de1db514d82278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdd6845a8fb2cec0d2923f046abf8ff5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#afdd6845a8fb2cec0d2923f046abf8ff5">MSR_NEHALEM_R1_PMON_CTR11</a>&#160;&#160;&#160;0x00000E37</td></tr>
<tr class="separator:afdd6845a8fb2cec0d2923f046abf8ff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44ed492ee9be03bba8966b151ca0f842"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a44ed492ee9be03bba8966b151ca0f842">MSR_NEHALEM_R1_PMON_EVNT_SEL12</a>&#160;&#160;&#160;0x00000E38</td></tr>
<tr class="separator:a44ed492ee9be03bba8966b151ca0f842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78f600b4a12a7b1c2b1260cc0888a64c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a78f600b4a12a7b1c2b1260cc0888a64c">MSR_NEHALEM_R1_PMON_CTR12</a>&#160;&#160;&#160;0x00000E39</td></tr>
<tr class="separator:a78f600b4a12a7b1c2b1260cc0888a64c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0d0b91ad5f52f6ede62fb7bcdec93a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ac0d0b91ad5f52f6ede62fb7bcdec93a1">MSR_NEHALEM_R1_PMON_EVNT_SEL13</a>&#160;&#160;&#160;0x00000E3A</td></tr>
<tr class="separator:ac0d0b91ad5f52f6ede62fb7bcdec93a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68f7fd3a2f7394c33d2f77516cab9c59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a68f7fd3a2f7394c33d2f77516cab9c59">MSR_NEHALEM_R1_PMON_CTR13</a>&#160;&#160;&#160;0x00000E3B</td></tr>
<tr class="separator:a68f7fd3a2f7394c33d2f77516cab9c59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ecc61992ecae422d9194e99850a4dcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a0ecc61992ecae422d9194e99850a4dcf">MSR_NEHALEM_R1_PMON_EVNT_SEL14</a>&#160;&#160;&#160;0x00000E3C</td></tr>
<tr class="separator:a0ecc61992ecae422d9194e99850a4dcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34d9a87188097c64dc0db7e81c0cd76d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a34d9a87188097c64dc0db7e81c0cd76d">MSR_NEHALEM_R1_PMON_CTR14</a>&#160;&#160;&#160;0x00000E3D</td></tr>
<tr class="separator:a34d9a87188097c64dc0db7e81c0cd76d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad858d924faa10333bb0ad1e7ef05eac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ad858d924faa10333bb0ad1e7ef05eac4">MSR_NEHALEM_R1_PMON_EVNT_SEL15</a>&#160;&#160;&#160;0x00000E3E</td></tr>
<tr class="separator:ad858d924faa10333bb0ad1e7ef05eac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e780d2f9d9ed6a56ffe0718efd77d41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a8e780d2f9d9ed6a56ffe0718efd77d41">MSR_NEHALEM_R1_PMON_CTR15</a>&#160;&#160;&#160;0x00000E3F</td></tr>
<tr class="separator:a8e780d2f9d9ed6a56ffe0718efd77d41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a357c21b5265f206ac751d317a32983d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a357c21b5265f206ac751d317a32983d9">MSR_NEHALEM_B0_PMON_MATCH</a>&#160;&#160;&#160;0x00000E45</td></tr>
<tr class="separator:a357c21b5265f206ac751d317a32983d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74906e58cf53f62cc32f6faf089622ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a74906e58cf53f62cc32f6faf089622ec">MSR_NEHALEM_B0_PMON_MASK</a>&#160;&#160;&#160;0x00000E46</td></tr>
<tr class="separator:a74906e58cf53f62cc32f6faf089622ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09d06ffe04b5b3ba3c6eb7b2a834bf2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a09d06ffe04b5b3ba3c6eb7b2a834bf2c">MSR_NEHALEM_S0_PMON_MATCH</a>&#160;&#160;&#160;0x00000E49</td></tr>
<tr class="separator:a09d06ffe04b5b3ba3c6eb7b2a834bf2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2dffbbb211bfdef0d5dac339573748f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#af2dffbbb211bfdef0d5dac339573748f">MSR_NEHALEM_S0_PMON_MASK</a>&#160;&#160;&#160;0x00000E4A</td></tr>
<tr class="separator:af2dffbbb211bfdef0d5dac339573748f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34ea0bd98e69f776c98f1637a415a7af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a34ea0bd98e69f776c98f1637a415a7af">MSR_NEHALEM_B1_PMON_MATCH</a>&#160;&#160;&#160;0x00000E4D</td></tr>
<tr class="separator:a34ea0bd98e69f776c98f1637a415a7af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ba4ca0c10d70de72f81ec318c7b51ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a1ba4ca0c10d70de72f81ec318c7b51ab">MSR_NEHALEM_B1_PMON_MASK</a>&#160;&#160;&#160;0x00000E4E</td></tr>
<tr class="separator:a1ba4ca0c10d70de72f81ec318c7b51ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0a0171b7e18abf5a8bfc69d53f7f778"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ac0a0171b7e18abf5a8bfc69d53f7f778">MSR_NEHALEM_M0_PMON_MM_CONFIG</a>&#160;&#160;&#160;0x00000E54</td></tr>
<tr class="separator:ac0a0171b7e18abf5a8bfc69d53f7f778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fd95ba164b9feaa86ff2bdf9e6b6a29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a2fd95ba164b9feaa86ff2bdf9e6b6a29">MSR_NEHALEM_M0_PMON_ADDR_MATCH</a>&#160;&#160;&#160;0x00000E55</td></tr>
<tr class="separator:a2fd95ba164b9feaa86ff2bdf9e6b6a29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa76f2b6b96abd91a1d594f6ce6e88f8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#aa76f2b6b96abd91a1d594f6ce6e88f8e">MSR_NEHALEM_M0_PMON_ADDR_MASK</a>&#160;&#160;&#160;0x00000E56</td></tr>
<tr class="separator:aa76f2b6b96abd91a1d594f6ce6e88f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26016e93387e7b5d9a00a5352615f62a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a26016e93387e7b5d9a00a5352615f62a">MSR_NEHALEM_S1_PMON_MATCH</a>&#160;&#160;&#160;0x00000E59</td></tr>
<tr class="separator:a26016e93387e7b5d9a00a5352615f62a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80a0f8217ad9b93d525137aed629047b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a80a0f8217ad9b93d525137aed629047b">MSR_NEHALEM_S1_PMON_MASK</a>&#160;&#160;&#160;0x00000E5A</td></tr>
<tr class="separator:a80a0f8217ad9b93d525137aed629047b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0b26bf9ae4e2d2f7ba303ee39bf2d9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ac0b26bf9ae4e2d2f7ba303ee39bf2d9c">MSR_NEHALEM_M1_PMON_MM_CONFIG</a>&#160;&#160;&#160;0x00000E5C</td></tr>
<tr class="separator:ac0b26bf9ae4e2d2f7ba303ee39bf2d9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af913cf0d3e77391de3b6bc552186ff37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#af913cf0d3e77391de3b6bc552186ff37">MSR_NEHALEM_M1_PMON_ADDR_MATCH</a>&#160;&#160;&#160;0x00000E5D</td></tr>
<tr class="separator:af913cf0d3e77391de3b6bc552186ff37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4661a64b100e17ade16a92951b5cdf30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a4661a64b100e17ade16a92951b5cdf30">MSR_NEHALEM_M1_PMON_ADDR_MASK</a>&#160;&#160;&#160;0x00000E5E</td></tr>
<tr class="separator:a4661a64b100e17ade16a92951b5cdf30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a753d986b6e9961d71dc4d20a169fe12e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a753d986b6e9961d71dc4d20a169fe12e">MSR_NEHALEM_LASTBRANCH_0_FROM_IP</a>&#160;&#160;&#160;0x00000680</td></tr>
<tr class="separator:a753d986b6e9961d71dc4d20a169fe12e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad868c32856e6022715db6bacb53f8611"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ad868c32856e6022715db6bacb53f8611">MSR_NEHALEM_LASTBRANCH_1_FROM_IP</a>&#160;&#160;&#160;0x00000681</td></tr>
<tr class="separator:ad868c32856e6022715db6bacb53f8611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbb3bf65234cfded666f78a633e76fd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#adbb3bf65234cfded666f78a633e76fd1">MSR_NEHALEM_LASTBRANCH_2_FROM_IP</a>&#160;&#160;&#160;0x00000682</td></tr>
<tr class="separator:adbb3bf65234cfded666f78a633e76fd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa41d7d8423a658b30f2d5a16c2b70304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#aa41d7d8423a658b30f2d5a16c2b70304">MSR_NEHALEM_LASTBRANCH_3_FROM_IP</a>&#160;&#160;&#160;0x00000683</td></tr>
<tr class="separator:aa41d7d8423a658b30f2d5a16c2b70304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4dcb6625a21214dbaf5f8e51fce8bbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ae4dcb6625a21214dbaf5f8e51fce8bbb">MSR_NEHALEM_LASTBRANCH_4_FROM_IP</a>&#160;&#160;&#160;0x00000684</td></tr>
<tr class="separator:ae4dcb6625a21214dbaf5f8e51fce8bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a795f1b447476c678a1200d0533f1677c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a795f1b447476c678a1200d0533f1677c">MSR_NEHALEM_LASTBRANCH_5_FROM_IP</a>&#160;&#160;&#160;0x00000685</td></tr>
<tr class="separator:a795f1b447476c678a1200d0533f1677c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94c8a82223e8efb7039bdea24b6b1449"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a94c8a82223e8efb7039bdea24b6b1449">MSR_NEHALEM_LASTBRANCH_6_FROM_IP</a>&#160;&#160;&#160;0x00000686</td></tr>
<tr class="separator:a94c8a82223e8efb7039bdea24b6b1449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23c53011d4d0cf475a7f97f5e35df7a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a23c53011d4d0cf475a7f97f5e35df7a8">MSR_NEHALEM_LASTBRANCH_7_FROM_IP</a>&#160;&#160;&#160;0x00000687</td></tr>
<tr class="separator:a23c53011d4d0cf475a7f97f5e35df7a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52fb2b6ec90094f4c50757037c08ab59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a52fb2b6ec90094f4c50757037c08ab59">MSR_NEHALEM_LASTBRANCH_8_FROM_IP</a>&#160;&#160;&#160;0x00000688</td></tr>
<tr class="separator:a52fb2b6ec90094f4c50757037c08ab59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5724dc59e9cc7c84224e4778c08cf98d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a5724dc59e9cc7c84224e4778c08cf98d">MSR_NEHALEM_LASTBRANCH_9_FROM_IP</a>&#160;&#160;&#160;0x00000689</td></tr>
<tr class="separator:a5724dc59e9cc7c84224e4778c08cf98d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab52099981b629f3014aa03698ebef0d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ab52099981b629f3014aa03698ebef0d7">MSR_NEHALEM_LASTBRANCH_10_FROM_IP</a>&#160;&#160;&#160;0x0000068A</td></tr>
<tr class="separator:ab52099981b629f3014aa03698ebef0d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2539b267b853a9ba2c56e7d45e63ba94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a2539b267b853a9ba2c56e7d45e63ba94">MSR_NEHALEM_LASTBRANCH_11_FROM_IP</a>&#160;&#160;&#160;0x0000068B</td></tr>
<tr class="separator:a2539b267b853a9ba2c56e7d45e63ba94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b039fc83aa3bfe128b2d7dd3e907530"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a0b039fc83aa3bfe128b2d7dd3e907530">MSR_NEHALEM_LASTBRANCH_12_FROM_IP</a>&#160;&#160;&#160;0x0000068C</td></tr>
<tr class="separator:a0b039fc83aa3bfe128b2d7dd3e907530"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acec05aa11639ed25d447ec1b4a3b3671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#acec05aa11639ed25d447ec1b4a3b3671">MSR_NEHALEM_LASTBRANCH_13_FROM_IP</a>&#160;&#160;&#160;0x0000068D</td></tr>
<tr class="separator:acec05aa11639ed25d447ec1b4a3b3671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c5b3900b4c0147c48e2a06b53a6f9d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a6c5b3900b4c0147c48e2a06b53a6f9d9">MSR_NEHALEM_LASTBRANCH_14_FROM_IP</a>&#160;&#160;&#160;0x0000068E</td></tr>
<tr class="separator:a6c5b3900b4c0147c48e2a06b53a6f9d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68fe99481d286f3b695d0db78e73da1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a68fe99481d286f3b695d0db78e73da1b">MSR_NEHALEM_LASTBRANCH_15_FROM_IP</a>&#160;&#160;&#160;0x0000068F</td></tr>
<tr class="separator:a68fe99481d286f3b695d0db78e73da1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a1cb450a89e351192fb25f89fb428c72c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a1cb450a89e351192fb25f89fb428c72c">MSR_NEHALEM_LASTBRANCH_0_TO_IP</a>&#160;&#160;&#160;0x000006C0</td></tr>
<tr class="separator:a1cb450a89e351192fb25f89fb428c72c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c6722c73647c5d39c1b5d7525fdf378"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a0c6722c73647c5d39c1b5d7525fdf378">MSR_NEHALEM_LASTBRANCH_1_TO_IP</a>&#160;&#160;&#160;0x000006C1</td></tr>
<tr class="separator:a0c6722c73647c5d39c1b5d7525fdf378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad652e09aefb8539b37ff79656c74d6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#aad652e09aefb8539b37ff79656c74d6e">MSR_NEHALEM_LASTBRANCH_2_TO_IP</a>&#160;&#160;&#160;0x000006C2</td></tr>
<tr class="separator:aad652e09aefb8539b37ff79656c74d6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5376fc406aed1b054eda206009a01f0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a5376fc406aed1b054eda206009a01f0e">MSR_NEHALEM_LASTBRANCH_3_TO_IP</a>&#160;&#160;&#160;0x000006C3</td></tr>
<tr class="separator:a5376fc406aed1b054eda206009a01f0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40a2e19c2a4ded69f989c9d15c1b73ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a40a2e19c2a4ded69f989c9d15c1b73ed">MSR_NEHALEM_LASTBRANCH_4_TO_IP</a>&#160;&#160;&#160;0x000006C4</td></tr>
<tr class="separator:a40a2e19c2a4ded69f989c9d15c1b73ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a543ab9c39f2c8e9de1907aa4bc0e116a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a543ab9c39f2c8e9de1907aa4bc0e116a">MSR_NEHALEM_LASTBRANCH_5_TO_IP</a>&#160;&#160;&#160;0x000006C5</td></tr>
<tr class="separator:a543ab9c39f2c8e9de1907aa4bc0e116a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4eea128cdfa233111026081aa8381706"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a4eea128cdfa233111026081aa8381706">MSR_NEHALEM_LASTBRANCH_6_TO_IP</a>&#160;&#160;&#160;0x000006C6</td></tr>
<tr class="separator:a4eea128cdfa233111026081aa8381706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace616ee6845e7d6700ac821b8b7fadc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ace616ee6845e7d6700ac821b8b7fadc9">MSR_NEHALEM_LASTBRANCH_7_TO_IP</a>&#160;&#160;&#160;0x000006C7</td></tr>
<tr class="separator:ace616ee6845e7d6700ac821b8b7fadc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a547368958543ae2284aabc3eda55e987"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a547368958543ae2284aabc3eda55e987">MSR_NEHALEM_LASTBRANCH_8_TO_IP</a>&#160;&#160;&#160;0x000006C8</td></tr>
<tr class="separator:a547368958543ae2284aabc3eda55e987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61138ba42866447af54be58a3bc5c776"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a61138ba42866447af54be58a3bc5c776">MSR_NEHALEM_LASTBRANCH_9_TO_IP</a>&#160;&#160;&#160;0x000006C9</td></tr>
<tr class="separator:a61138ba42866447af54be58a3bc5c776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a890babf6fba29298a71a6f97254bc3d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a890babf6fba29298a71a6f97254bc3d0">MSR_NEHALEM_LASTBRANCH_10_TO_IP</a>&#160;&#160;&#160;0x000006CA</td></tr>
<tr class="separator:a890babf6fba29298a71a6f97254bc3d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b998486d861a309e252d12beaeff421"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a2b998486d861a309e252d12beaeff421">MSR_NEHALEM_LASTBRANCH_11_TO_IP</a>&#160;&#160;&#160;0x000006CB</td></tr>
<tr class="separator:a2b998486d861a309e252d12beaeff421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa085417763ae6de6522bc9b121465781"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#aa085417763ae6de6522bc9b121465781">MSR_NEHALEM_LASTBRANCH_12_TO_IP</a>&#160;&#160;&#160;0x000006CC</td></tr>
<tr class="separator:aa085417763ae6de6522bc9b121465781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94ef5796aa8f47c455c0be95c1952208"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a94ef5796aa8f47c455c0be95c1952208">MSR_NEHALEM_LASTBRANCH_13_TO_IP</a>&#160;&#160;&#160;0x000006CD</td></tr>
<tr class="separator:a94ef5796aa8f47c455c0be95c1952208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c4f03f0a36d820f24bb1934bef0c6a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a4c4f03f0a36d820f24bb1934bef0c6a6">MSR_NEHALEM_LASTBRANCH_14_TO_IP</a>&#160;&#160;&#160;0x000006CE</td></tr>
<tr class="separator:a4c4f03f0a36d820f24bb1934bef0c6a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a021ed45684f6dbdfd5d274cd8bc0938b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a021ed45684f6dbdfd5d274cd8bc0938b">MSR_NEHALEM_LASTBRANCH_15_TO_IP</a>&#160;&#160;&#160;0x000006CF</td></tr>
<tr class="separator:a021ed45684f6dbdfd5d274cd8bc0938b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:abcd5ef0d46d1e4d622564b2394a0144e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#abcd5ef0d46d1e4d622564b2394a0144e">MSR_NEHALEM_UNCORE_PMC0</a>&#160;&#160;&#160;0x000003B0</td></tr>
<tr class="separator:abcd5ef0d46d1e4d622564b2394a0144e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95fc212d62f0b6c904211283ffaebe94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a95fc212d62f0b6c904211283ffaebe94">MSR_NEHALEM_UNCORE_PMC1</a>&#160;&#160;&#160;0x000003B1</td></tr>
<tr class="separator:a95fc212d62f0b6c904211283ffaebe94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae15b2b36d010d44e53de15fb7ade9ca1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ae15b2b36d010d44e53de15fb7ade9ca1">MSR_NEHALEM_UNCORE_PMC2</a>&#160;&#160;&#160;0x000003B2</td></tr>
<tr class="separator:ae15b2b36d010d44e53de15fb7ade9ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c98f9e02577c26fd9a1c6cbd654ea36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a0c98f9e02577c26fd9a1c6cbd654ea36">MSR_NEHALEM_UNCORE_PMC3</a>&#160;&#160;&#160;0x000003B3</td></tr>
<tr class="separator:a0c98f9e02577c26fd9a1c6cbd654ea36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f505e2c7676ec96c3eda17a3fe0832d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a0f505e2c7676ec96c3eda17a3fe0832d">MSR_NEHALEM_UNCORE_PMC4</a>&#160;&#160;&#160;0x000003B4</td></tr>
<tr class="separator:a0f505e2c7676ec96c3eda17a3fe0832d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1968f0cb4efa557b927a399a29e62584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a1968f0cb4efa557b927a399a29e62584">MSR_NEHALEM_UNCORE_PMC5</a>&#160;&#160;&#160;0x000003B5</td></tr>
<tr class="separator:a1968f0cb4efa557b927a399a29e62584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f3928e7220e38f0ec69df13b30b093f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a5f3928e7220e38f0ec69df13b30b093f">MSR_NEHALEM_UNCORE_PMC6</a>&#160;&#160;&#160;0x000003B6</td></tr>
<tr class="separator:a5f3928e7220e38f0ec69df13b30b093f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a968385cde8bb351692ac7153cc40c024"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a968385cde8bb351692ac7153cc40c024">MSR_NEHALEM_UNCORE_PMC7</a>&#160;&#160;&#160;0x000003B7</td></tr>
<tr class="separator:a968385cde8bb351692ac7153cc40c024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a913394b11d92526f20cceb6ae272f8e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a913394b11d92526f20cceb6ae272f8e6">MSR_NEHALEM_UNCORE_PERFEVTSEL0</a>&#160;&#160;&#160;0x000003C0</td></tr>
<tr class="separator:a913394b11d92526f20cceb6ae272f8e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d3fb20192ffa8a6c190573a95c87cfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a6d3fb20192ffa8a6c190573a95c87cfb">MSR_NEHALEM_UNCORE_PERFEVTSEL1</a>&#160;&#160;&#160;0x000003C1</td></tr>
<tr class="separator:a6d3fb20192ffa8a6c190573a95c87cfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0482e4ceb6069de57273e21c12cdbc76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a0482e4ceb6069de57273e21c12cdbc76">MSR_NEHALEM_UNCORE_PERFEVTSEL2</a>&#160;&#160;&#160;0x000003C2</td></tr>
<tr class="separator:a0482e4ceb6069de57273e21c12cdbc76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae13d32b8cc287366e8fcb56f29e0672d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ae13d32b8cc287366e8fcb56f29e0672d">MSR_NEHALEM_UNCORE_PERFEVTSEL3</a>&#160;&#160;&#160;0x000003C3</td></tr>
<tr class="separator:ae13d32b8cc287366e8fcb56f29e0672d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a674ae7fab07a889be95f81635ade60ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a674ae7fab07a889be95f81635ade60ac">MSR_NEHALEM_UNCORE_PERFEVTSEL4</a>&#160;&#160;&#160;0x000003C4</td></tr>
<tr class="separator:a674ae7fab07a889be95f81635ade60ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0001daedbc293cd9f6c580499b664687"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a0001daedbc293cd9f6c580499b664687">MSR_NEHALEM_UNCORE_PERFEVTSEL5</a>&#160;&#160;&#160;0x000003C5</td></tr>
<tr class="separator:a0001daedbc293cd9f6c580499b664687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a718f345569c46772d4579aac1b807825"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#a718f345569c46772d4579aac1b807825">MSR_NEHALEM_UNCORE_PERFEVTSEL6</a>&#160;&#160;&#160;0x000003C6</td></tr>
<tr class="separator:a718f345569c46772d4579aac1b807825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7418aa11b2547011cef1b98313bde8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_nehalem_msr_8h.html#ab7418aa11b2547011cef1b98313bde8c">MSR_NEHALEM_UNCORE_PERFEVTSEL7</a>&#160;&#160;&#160;0x000003C7</td></tr>
<tr class="separator:ab7418aa11b2547011cef1b98313bde8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>MSR Definitions for Intel processors based on the Nehalem microarchitecture.</p>
<p>Provides defines for Machine Specific Registers(MSR) indexes. Data structures are provided for MSRs that contain one or more bit fields. If the MSR value returned is a single 32-bit or 64-bit value, then a data structure is not provided for that MSR.</p>
<p>Copyright (c) 2016 - 2019, Intel Corporation. All rights reserved.<br/>
 SPDX-License-Identifier: BSD-2-Clause-Patent</p>
<dl class="section user"><dt>Specification Reference:</dt><dd>Intel(R) 64 and IA-32 Architectures Software Developer's Manual, Volume 4, May 2018, Volume 4: Model-Specific-Registers (MSR) </dd></dl>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="a04fce21c6d300d0c43709bd4057f0746"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IS_NEHALEM_PROCESSOR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">DisplayFamily, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">DisplayModel&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(DisplayFamily == 0x06 &amp;&amp; \</div>
<div class="line">   (                        \</div>
<div class="line">    DisplayModel == 0x1A || \</div>
<div class="line">    DisplayModel == 0x1E || \</div>
<div class="line">    DisplayModel == 0x1F || \</div>
<div class="line">    DisplayModel == 0x2E    \</div>
<div class="line">    )                       \</div>
<div class="line">   )</div>
</div><!-- fragment --><p>Is Intel processors based on the Nehalem microarchitecture?</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DisplayFamily</td><td>Display Family ID </td></tr>
    <tr><td class="paramname">DisplayModel</td><td>Display Model ID</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">TRUE</td><td>Yes, it is. </td></tr>
    <tr><td class="paramname">FALSE</td><td>No, it isn't. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a797e8d73c65ccaae869e0b8274cc70d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_B0_PMON_BOX_CTRL&#160;&#160;&#160;0x00000C20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore B-box 0 perfmon local box control MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_B0_PMON_BOX_CTRL (0x00000C20) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a797e8d73c65ccaae869e0b8274cc70d5">MSR_NEHALEM_B0_PMON_BOX_CTRL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a797e8d73c65ccaae869e0b8274cc70d5">MSR_NEHALEM_B0_PMON_BOX_CTRL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_B0_PMON_BOX_CTRL is defined as MSR_B0_PMON_BOX_CTRL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a867e3c329f8ef2a4a55093d121dd1b81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_B0_PMON_BOX_OVF_CTRL&#160;&#160;&#160;0x00000C22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore B-box 0 perfmon local box overflow control MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_B0_PMON_BOX_OVF_CTRL (0x00000C22) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a867e3c329f8ef2a4a55093d121dd1b81">MSR_NEHALEM_B0_PMON_BOX_OVF_CTRL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a867e3c329f8ef2a4a55093d121dd1b81">MSR_NEHALEM_B0_PMON_BOX_OVF_CTRL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_B0_PMON_BOX_OVF_CTRL is defined as MSR_B0_PMON_BOX_OVF_CTRL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aaf82380343ff730dc301cc25aab06c32"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_B0_PMON_BOX_STATUS&#160;&#160;&#160;0x00000C21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore B-box 0 perfmon local box status MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_B0_PMON_BOX_STATUS (0x00000C21) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aaf82380343ff730dc301cc25aab06c32">MSR_NEHALEM_B0_PMON_BOX_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aaf82380343ff730dc301cc25aab06c32">MSR_NEHALEM_B0_PMON_BOX_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_B0_PMON_BOX_STATUS is defined as MSR_B0_PMON_BOX_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa845bda522ff48bcce69e5b01d279e8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_B0_PMON_CTR0&#160;&#160;&#160;0x00000C31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore B-box 0 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_B0_PMON_CTR0 (0x00000C31) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aa845bda522ff48bcce69e5b01d279e8e">MSR_NEHALEM_B0_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aa845bda522ff48bcce69e5b01d279e8e">MSR_NEHALEM_B0_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_B0_PMON_CTR0 is defined as MSR_B0_PMON_CTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab0bfbf236a21b36a95a57a27b11d0e2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_B0_PMON_CTR1&#160;&#160;&#160;0x00000C33</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore B-box 0 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_B0_PMON_CTR1 (0x00000C33) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ab0bfbf236a21b36a95a57a27b11d0e2e">MSR_NEHALEM_B0_PMON_CTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ab0bfbf236a21b36a95a57a27b11d0e2e">MSR_NEHALEM_B0_PMON_CTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_B0_PMON_CTR1 is defined as MSR_B0_PMON_CTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac246a32e780017434ec61c663bd86d3b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_B0_PMON_CTR2&#160;&#160;&#160;0x00000C35</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore B-box 0 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_B0_PMON_CTR2 (0x00000C35) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ac246a32e780017434ec61c663bd86d3b">MSR_NEHALEM_B0_PMON_CTR2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ac246a32e780017434ec61c663bd86d3b">MSR_NEHALEM_B0_PMON_CTR2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_B0_PMON_CTR2 is defined as MSR_B0_PMON_CTR2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae5dd24c0aacfbb998b054b80d428a61d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_B0_PMON_CTR3&#160;&#160;&#160;0x00000C37</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore B-box 0 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_B0_PMON_CTR3 (0x00000C37) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ae5dd24c0aacfbb998b054b80d428a61d">MSR_NEHALEM_B0_PMON_CTR3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ae5dd24c0aacfbb998b054b80d428a61d">MSR_NEHALEM_B0_PMON_CTR3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_B0_PMON_CTR3 is defined as MSR_B0_PMON_CTR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8ad7e0a8bd98c6315b3fa7bce2db4f19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_B0_PMON_EVNT_SEL0&#160;&#160;&#160;0x00000C30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore B-box 0 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_B0_PMON_EVNT_SEL0 (0x00000C30) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a8ad7e0a8bd98c6315b3fa7bce2db4f19">MSR_NEHALEM_B0_PMON_EVNT_SEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a8ad7e0a8bd98c6315b3fa7bce2db4f19">MSR_NEHALEM_B0_PMON_EVNT_SEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_B0_PMON_EVNT_SEL0 is defined as MSR_B0_PMON_EVNT_SEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="adb93c9099dbdf892efba00ba261f391f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_B0_PMON_EVNT_SEL1&#160;&#160;&#160;0x00000C32</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore B-box 0 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_B0_PMON_EVNT_SEL1 (0x00000C32) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#adb93c9099dbdf892efba00ba261f391f">MSR_NEHALEM_B0_PMON_EVNT_SEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#adb93c9099dbdf892efba00ba261f391f">MSR_NEHALEM_B0_PMON_EVNT_SEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_B0_PMON_EVNT_SEL1 is defined as MSR_B0_PMON_EVNT_SEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8e4b90ae0940de7055b470961bc06432"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_B0_PMON_EVNT_SEL2&#160;&#160;&#160;0x00000C34</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore B-box 0 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_B0_PMON_EVNT_SEL2 (0x00000C34) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a8e4b90ae0940de7055b470961bc06432">MSR_NEHALEM_B0_PMON_EVNT_SEL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a8e4b90ae0940de7055b470961bc06432">MSR_NEHALEM_B0_PMON_EVNT_SEL2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_B0_PMON_EVNT_SEL2 is defined as MSR_B0_PMON_EVNT_SEL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a3f706d36db9826a1a91a33065965624a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_B0_PMON_EVNT_SEL3&#160;&#160;&#160;0x00000C36</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore B-box 0 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_B0_PMON_EVNT_SEL3 (0x00000C36) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a3f706d36db9826a1a91a33065965624a">MSR_NEHALEM_B0_PMON_EVNT_SEL3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a3f706d36db9826a1a91a33065965624a">MSR_NEHALEM_B0_PMON_EVNT_SEL3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_B0_PMON_EVNT_SEL3 is defined as MSR_B0_PMON_EVNT_SEL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a74906e58cf53f62cc32f6faf089622ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_B0_PMON_MASK&#160;&#160;&#160;0x00000E46</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore B-box 0 perfmon local box mask MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_B0_PMON_MASK (0x00000E46) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a74906e58cf53f62cc32f6faf089622ec">MSR_NEHALEM_B0_PMON_MASK</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a74906e58cf53f62cc32f6faf089622ec">MSR_NEHALEM_B0_PMON_MASK</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_B0_PMON_MASK is defined as MSR_B0_PMON_MASK in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a357c21b5265f206ac751d317a32983d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_B0_PMON_MATCH&#160;&#160;&#160;0x00000E45</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore B-box 0 perfmon local box match MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_B0_PMON_MATCH (0x00000E45) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a357c21b5265f206ac751d317a32983d9">MSR_NEHALEM_B0_PMON_MATCH</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a357c21b5265f206ac751d317a32983d9">MSR_NEHALEM_B0_PMON_MATCH</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_B0_PMON_MATCH is defined as MSR_B0_PMON_MATCH in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa8657eb03c9a13f98d24c3e51ee10771"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_B1_PMON_BOX_CTRL&#160;&#160;&#160;0x00000C60</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore B-box 1 perfmon local box control MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_B1_PMON_BOX_CTRL (0x00000C60) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aa8657eb03c9a13f98d24c3e51ee10771">MSR_NEHALEM_B1_PMON_BOX_CTRL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aa8657eb03c9a13f98d24c3e51ee10771">MSR_NEHALEM_B1_PMON_BOX_CTRL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_B1_PMON_BOX_CTRL is defined as MSR_B1_PMON_BOX_CTRL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a170c32811c689396599484f985a990d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_B1_PMON_BOX_OVF_CTRL&#160;&#160;&#160;0x00000C62</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore B-box 1 perfmon local box overflow control MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_B1_PMON_BOX_OVF_CTRL (0x00000C62) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a170c32811c689396599484f985a990d2">MSR_NEHALEM_B1_PMON_BOX_OVF_CTRL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a170c32811c689396599484f985a990d2">MSR_NEHALEM_B1_PMON_BOX_OVF_CTRL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_B1_PMON_BOX_OVF_CTRL is defined as MSR_B1_PMON_BOX_OVF_CTRL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a156bf09400a23510633916cb7c387cf4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_B1_PMON_BOX_STATUS&#160;&#160;&#160;0x00000C61</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore B-box 1 perfmon local box status MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_B1_PMON_BOX_STATUS (0x00000C61) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a156bf09400a23510633916cb7c387cf4">MSR_NEHALEM_B1_PMON_BOX_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a156bf09400a23510633916cb7c387cf4">MSR_NEHALEM_B1_PMON_BOX_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_B1_PMON_BOX_STATUS is defined as MSR_B1_PMON_BOX_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a02cd04f2cc301e60cc29ab9379271d9a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_B1_PMON_CTR0&#160;&#160;&#160;0x00000C71</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore B-box 1 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_B1_PMON_CTR0 (0x00000C71) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a02cd04f2cc301e60cc29ab9379271d9a">MSR_NEHALEM_B1_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a02cd04f2cc301e60cc29ab9379271d9a">MSR_NEHALEM_B1_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_B1_PMON_CTR0 is defined as MSR_B1_PMON_CTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac89ce09f6979f268793e458e404dd53c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_B1_PMON_CTR1&#160;&#160;&#160;0x00000C73</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore B-box 1 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_B1_PMON_CTR1 (0x00000C73) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ac89ce09f6979f268793e458e404dd53c">MSR_NEHALEM_B1_PMON_CTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ac89ce09f6979f268793e458e404dd53c">MSR_NEHALEM_B1_PMON_CTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_B1_PMON_CTR1 is defined as MSR_B1_PMON_CTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6e70a64caa94fd4989565afd54297ddb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_B1_PMON_CTR2&#160;&#160;&#160;0x00000C75</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore B-box 1 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_B1_PMON_CTR2 (0x00000C75) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a6e70a64caa94fd4989565afd54297ddb">MSR_NEHALEM_B1_PMON_CTR2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a6e70a64caa94fd4989565afd54297ddb">MSR_NEHALEM_B1_PMON_CTR2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_B1_PMON_CTR2 is defined as MSR_B1_PMON_CTR2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae053c53169f3051c412bd61d399e2a9c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_B1_PMON_CTR3&#160;&#160;&#160;0x00000C77</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore B-box 1 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_B1_PMON_CTR3 (0x00000C77) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ae053c53169f3051c412bd61d399e2a9c">MSR_NEHALEM_B1_PMON_CTR3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ae053c53169f3051c412bd61d399e2a9c">MSR_NEHALEM_B1_PMON_CTR3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_B1_PMON_CTR3 is defined as MSR_B1_PMON_CTR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5a03a1fa024aec55cbf040b5fe45a243"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_B1_PMON_EVNT_SEL0&#160;&#160;&#160;0x00000C70</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore B-box 1 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_B1_PMON_EVNT_SEL0 (0x00000C70) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a5a03a1fa024aec55cbf040b5fe45a243">MSR_NEHALEM_B1_PMON_EVNT_SEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a5a03a1fa024aec55cbf040b5fe45a243">MSR_NEHALEM_B1_PMON_EVNT_SEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_B1_PMON_EVNT_SEL0 is defined as MSR_B1_PMON_EVNT_SEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a411d462cbcc56a363efaf6c742da3ec6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_B1_PMON_EVNT_SEL1&#160;&#160;&#160;0x00000C72</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore B-box 1 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_B1_PMON_EVNT_SEL1 (0x00000C72) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a411d462cbcc56a363efaf6c742da3ec6">MSR_NEHALEM_B1_PMON_EVNT_SEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a411d462cbcc56a363efaf6c742da3ec6">MSR_NEHALEM_B1_PMON_EVNT_SEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_B1_PMON_EVNT_SEL1 is defined as MSR_B1_PMON_EVNT_SEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a43d40761cfd52a5d6a6e67db05fac1ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_B1_PMON_EVNT_SEL2&#160;&#160;&#160;0x00000C74</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore B-box 1 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_B1_PMON_EVNT_SEL2 (0x00000C74) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a43d40761cfd52a5d6a6e67db05fac1ce">MSR_NEHALEM_B1_PMON_EVNT_SEL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a43d40761cfd52a5d6a6e67db05fac1ce">MSR_NEHALEM_B1_PMON_EVNT_SEL2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_B1_PMON_EVNT_SEL2 is defined as MSR_B1_PMON_EVNT_SEL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a63168031828378b0ef359b49c0889ff7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_B1_PMON_EVNT_SEL3&#160;&#160;&#160;0x00000C76</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore B-box 1vperfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_B1_PMON_EVNT_SEL3 (0x00000C76) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a63168031828378b0ef359b49c0889ff7">MSR_NEHALEM_B1_PMON_EVNT_SEL3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a63168031828378b0ef359b49c0889ff7">MSR_NEHALEM_B1_PMON_EVNT_SEL3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_B1_PMON_EVNT_SEL3 is defined as MSR_B1_PMON_EVNT_SEL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a1ba4ca0c10d70de72f81ec318c7b51ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_B1_PMON_MASK&#160;&#160;&#160;0x00000E4E</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore B-box 1 perfmon local box mask MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_B1_PMON_MASK (0x00000E4E) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a1ba4ca0c10d70de72f81ec318c7b51ab">MSR_NEHALEM_B1_PMON_MASK</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a1ba4ca0c10d70de72f81ec318c7b51ab">MSR_NEHALEM_B1_PMON_MASK</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_B1_PMON_MASK is defined as MSR_B1_PMON_MASK in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a34ea0bd98e69f776c98f1637a415a7af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_B1_PMON_MATCH&#160;&#160;&#160;0x00000E4D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore B-box 1 perfmon local box match MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_B1_PMON_MATCH (0x00000E4D) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a34ea0bd98e69f776c98f1637a415a7af">MSR_NEHALEM_B1_PMON_MATCH</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a34ea0bd98e69f776c98f1637a415a7af">MSR_NEHALEM_B1_PMON_MATCH</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_B1_PMON_MATCH is defined as MSR_B1_PMON_MATCH in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a598aacdb7045fde62ffd08604bd27850"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C0_PMON_BOX_CTRL&#160;&#160;&#160;0x00000D00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 0 perfmon local box control MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C0_PMON_BOX_CTRL (0x00000D00) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a598aacdb7045fde62ffd08604bd27850">MSR_NEHALEM_C0_PMON_BOX_CTRL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a598aacdb7045fde62ffd08604bd27850">MSR_NEHALEM_C0_PMON_BOX_CTRL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C0_PMON_BOX_CTRL is defined as MSR_C0_PMON_BOX_CTRL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa45fbbf31e70ec8e0f31ad7026b4f837"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C0_PMON_BOX_OVF_CTRL&#160;&#160;&#160;0x00000D02</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 0 perfmon local box overflow control MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C0_PMON_BOX_OVF_CTRL (0x00000D02) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aa45fbbf31e70ec8e0f31ad7026b4f837">MSR_NEHALEM_C0_PMON_BOX_OVF_CTRL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aa45fbbf31e70ec8e0f31ad7026b4f837">MSR_NEHALEM_C0_PMON_BOX_OVF_CTRL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C0_PMON_BOX_OVF_CTRL is defined as MSR_C0_PMON_BOX_OVF_CTRL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2b0b8a62b3371c2d085a64e05bfd0b5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C0_PMON_BOX_STATUS&#160;&#160;&#160;0x00000D01</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 0 perfmon local box status MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C0_PMON_BOX_STATUS (0x00000D01) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a2b0b8a62b3371c2d085a64e05bfd0b5d">MSR_NEHALEM_C0_PMON_BOX_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a2b0b8a62b3371c2d085a64e05bfd0b5d">MSR_NEHALEM_C0_PMON_BOX_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C0_PMON_BOX_STATUS is defined as MSR_C0_PMON_BOX_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a4288e54d7b605b21389cd9e14773d868"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C0_PMON_CTR0&#160;&#160;&#160;0x00000D11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 0 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C0_PMON_CTR0 (0x00000D11) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a4288e54d7b605b21389cd9e14773d868">MSR_NEHALEM_C0_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a4288e54d7b605b21389cd9e14773d868">MSR_NEHALEM_C0_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C0_PMON_CTR0 is defined as MSR_C0_PMON_CTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aca009263c9cdf58568cd5a922c965d6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C0_PMON_CTR1&#160;&#160;&#160;0x00000D13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 0 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C0_PMON_CTR1 (0x00000D13) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aca009263c9cdf58568cd5a922c965d6c">MSR_NEHALEM_C0_PMON_CTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aca009263c9cdf58568cd5a922c965d6c">MSR_NEHALEM_C0_PMON_CTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C0_PMON_CTR1 is defined as MSR_C0_PMON_CTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="afac409c0ed8aab3de7a20cbb61ffb27c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C0_PMON_CTR2&#160;&#160;&#160;0x00000D15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 0 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C0_PMON_CTR2 (0x00000D15) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#afac409c0ed8aab3de7a20cbb61ffb27c">MSR_NEHALEM_C0_PMON_CTR2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#afac409c0ed8aab3de7a20cbb61ffb27c">MSR_NEHALEM_C0_PMON_CTR2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C0_PMON_CTR2 is defined as MSR_C0_PMON_CTR2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2c535288bdffb65e699fa99cf42a13ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C0_PMON_CTR3&#160;&#160;&#160;0x00000D17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 0 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C0_PMON_CTR3 (0x00000D17) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a2c535288bdffb65e699fa99cf42a13ef">MSR_NEHALEM_C0_PMON_CTR3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a2c535288bdffb65e699fa99cf42a13ef">MSR_NEHALEM_C0_PMON_CTR3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C0_PMON_CTR3 is defined as MSR_C0_PMON_CTR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab40b3dbbb4e018e47d7f6b44e7543ab7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C0_PMON_CTR4&#160;&#160;&#160;0x00000D19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 0 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C0_PMON_CTR4 (0x00000D19) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ab40b3dbbb4e018e47d7f6b44e7543ab7">MSR_NEHALEM_C0_PMON_CTR4</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ab40b3dbbb4e018e47d7f6b44e7543ab7">MSR_NEHALEM_C0_PMON_CTR4</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C0_PMON_CTR4 is defined as MSR_C0_PMON_CTR4 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac672997daa1773f632daf6611d6521d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C0_PMON_CTR5&#160;&#160;&#160;0x00000D1B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 0 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C0_PMON_CTR5 (0x00000D1B) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ac672997daa1773f632daf6611d6521d2">MSR_NEHALEM_C0_PMON_CTR5</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ac672997daa1773f632daf6611d6521d2">MSR_NEHALEM_C0_PMON_CTR5</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C0_PMON_CTR5 is defined as MSR_C0_PMON_CTR5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5e8c3fcf313c8ddd84e469be1f275df6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C0_PMON_EVNT_SEL0&#160;&#160;&#160;0x00000D10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 0 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C0_PMON_EVNT_SEL0 (0x00000D10) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a5e8c3fcf313c8ddd84e469be1f275df6">MSR_NEHALEM_C0_PMON_EVNT_SEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a5e8c3fcf313c8ddd84e469be1f275df6">MSR_NEHALEM_C0_PMON_EVNT_SEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C0_PMON_EVNT_SEL0 is defined as MSR_C0_PMON_EVNT_SEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="acbcd7993e51b56cbb0adaf3b66bbab0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C0_PMON_EVNT_SEL1&#160;&#160;&#160;0x00000D12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 0 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C0_PMON_EVNT_SEL1 (0x00000D12) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#acbcd7993e51b56cbb0adaf3b66bbab0f">MSR_NEHALEM_C0_PMON_EVNT_SEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#acbcd7993e51b56cbb0adaf3b66bbab0f">MSR_NEHALEM_C0_PMON_EVNT_SEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C0_PMON_EVNT_SEL1 is defined as MSR_C0_PMON_EVNT_SEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa3a93a4fde9db441bc75208308ab85db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C0_PMON_EVNT_SEL2&#160;&#160;&#160;0x00000D14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 0 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C0_PMON_EVNT_SEL2 (0x00000D14) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aa3a93a4fde9db441bc75208308ab85db">MSR_NEHALEM_C0_PMON_EVNT_SEL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aa3a93a4fde9db441bc75208308ab85db">MSR_NEHALEM_C0_PMON_EVNT_SEL2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C0_PMON_EVNT_SEL2 is defined as MSR_C0_PMON_EVNT_SEL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a36e90f7f44c00d737ebaf27192210f99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C0_PMON_EVNT_SEL3&#160;&#160;&#160;0x00000D16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 0 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C0_PMON_EVNT_SEL3 (0x00000D16) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a36e90f7f44c00d737ebaf27192210f99">MSR_NEHALEM_C0_PMON_EVNT_SEL3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a36e90f7f44c00d737ebaf27192210f99">MSR_NEHALEM_C0_PMON_EVNT_SEL3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C0_PMON_EVNT_SEL3 is defined as MSR_C0_PMON_EVNT_SEL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae2ed358c9eb5ed085f3b531b840cfff0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C0_PMON_EVNT_SEL4&#160;&#160;&#160;0x00000D18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 0 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C0_PMON_EVNT_SEL4 (0x00000D18) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ae2ed358c9eb5ed085f3b531b840cfff0">MSR_NEHALEM_C0_PMON_EVNT_SEL4</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ae2ed358c9eb5ed085f3b531b840cfff0">MSR_NEHALEM_C0_PMON_EVNT_SEL4</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C0_PMON_EVNT_SEL4 is defined as MSR_C0_PMON_EVNT_SEL4 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a3990999f5d9c3bd4ff3ea5e69e5d6720"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C0_PMON_EVNT_SEL5&#160;&#160;&#160;0x00000D1A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 0 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C0_PMON_EVNT_SEL5 (0x00000D1A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a3990999f5d9c3bd4ff3ea5e69e5d6720">MSR_NEHALEM_C0_PMON_EVNT_SEL5</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a3990999f5d9c3bd4ff3ea5e69e5d6720">MSR_NEHALEM_C0_PMON_EVNT_SEL5</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C0_PMON_EVNT_SEL5 is defined as MSR_C0_PMON_EVNT_SEL5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae35d3e26e2857e8c088fd5d5648b7c14"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C1_PMON_BOX_CTRL&#160;&#160;&#160;0x00000D80</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 1 perfmon local box control MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C1_PMON_BOX_CTRL (0x00000D80) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ae35d3e26e2857e8c088fd5d5648b7c14">MSR_NEHALEM_C1_PMON_BOX_CTRL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ae35d3e26e2857e8c088fd5d5648b7c14">MSR_NEHALEM_C1_PMON_BOX_CTRL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C1_PMON_BOX_CTRL is defined as MSR_C1_PMON_BOX_CTRL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa28c29cd32c0a3a8733eb90b594394f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C1_PMON_BOX_OVF_CTRL&#160;&#160;&#160;0x00000D82</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 1 perfmon local box overflow control MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C1_PMON_BOX_OVF_CTRL (0x00000D82) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aa28c29cd32c0a3a8733eb90b594394f8">MSR_NEHALEM_C1_PMON_BOX_OVF_CTRL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aa28c29cd32c0a3a8733eb90b594394f8">MSR_NEHALEM_C1_PMON_BOX_OVF_CTRL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C1_PMON_BOX_OVF_CTRL is defined as MSR_C1_PMON_BOX_OVF_CTRL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac2cd924f2bfc70ccac3bbe3ca39077bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C1_PMON_BOX_STATUS&#160;&#160;&#160;0x00000D81</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 1 perfmon local box status MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C1_PMON_BOX_STATUS (0x00000D81) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ac2cd924f2bfc70ccac3bbe3ca39077bb">MSR_NEHALEM_C1_PMON_BOX_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ac2cd924f2bfc70ccac3bbe3ca39077bb">MSR_NEHALEM_C1_PMON_BOX_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C1_PMON_BOX_STATUS is defined as MSR_C1_PMON_BOX_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7bccfa26e1dcf25a5b088b619d8c88f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C1_PMON_CTR0&#160;&#160;&#160;0x00000D91</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 1 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C1_PMON_CTR0 (0x00000D91) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a7bccfa26e1dcf25a5b088b619d8c88f4">MSR_NEHALEM_C1_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a7bccfa26e1dcf25a5b088b619d8c88f4">MSR_NEHALEM_C1_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C1_PMON_CTR0 is defined as MSR_C1_PMON_CTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ada6fd84ae7a46c26329b02651f3717be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C1_PMON_CTR1&#160;&#160;&#160;0x00000D93</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 1 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C1_PMON_CTR1 (0x00000D93) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ada6fd84ae7a46c26329b02651f3717be">MSR_NEHALEM_C1_PMON_CTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ada6fd84ae7a46c26329b02651f3717be">MSR_NEHALEM_C1_PMON_CTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C1_PMON_CTR1 is defined as MSR_C1_PMON_CTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7f37f207676aa696bf3e124ad2a398a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C1_PMON_CTR2&#160;&#160;&#160;0x00000D95</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 1 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C1_PMON_CTR2 (0x00000D95) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a7f37f207676aa696bf3e124ad2a398a8">MSR_NEHALEM_C1_PMON_CTR2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a7f37f207676aa696bf3e124ad2a398a8">MSR_NEHALEM_C1_PMON_CTR2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C1_PMON_CTR2 is defined as MSR_C1_PMON_CTR2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="abe54fa2d6b936a46dd65d32aaefb370a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C1_PMON_CTR3&#160;&#160;&#160;0x00000D97</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 1 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C1_PMON_CTR3 (0x00000D97) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#abe54fa2d6b936a46dd65d32aaefb370a">MSR_NEHALEM_C1_PMON_CTR3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#abe54fa2d6b936a46dd65d32aaefb370a">MSR_NEHALEM_C1_PMON_CTR3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C1_PMON_CTR3 is defined as MSR_C1_PMON_CTR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac8db135b84e0802f5efa448f1def8180"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C1_PMON_CTR4&#160;&#160;&#160;0x00000D99</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 1 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C1_PMON_CTR4 (0x00000D99) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ac8db135b84e0802f5efa448f1def8180">MSR_NEHALEM_C1_PMON_CTR4</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ac8db135b84e0802f5efa448f1def8180">MSR_NEHALEM_C1_PMON_CTR4</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C1_PMON_CTR4 is defined as MSR_C1_PMON_CTR4 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a01912f9e5789528fec0a3cec2f340447"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C1_PMON_CTR5&#160;&#160;&#160;0x00000D9B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 1 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C1_PMON_CTR5 (0x00000D9B) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a01912f9e5789528fec0a3cec2f340447">MSR_NEHALEM_C1_PMON_CTR5</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a01912f9e5789528fec0a3cec2f340447">MSR_NEHALEM_C1_PMON_CTR5</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C1_PMON_CTR5 is defined as MSR_C1_PMON_CTR5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2d303ba7ea79d6a308122a88219e6a2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C1_PMON_EVNT_SEL0&#160;&#160;&#160;0x00000D90</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 1 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C1_PMON_EVNT_SEL0 (0x00000D90) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a2d303ba7ea79d6a308122a88219e6a2c">MSR_NEHALEM_C1_PMON_EVNT_SEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a2d303ba7ea79d6a308122a88219e6a2c">MSR_NEHALEM_C1_PMON_EVNT_SEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C1_PMON_EVNT_SEL0 is defined as MSR_C1_PMON_EVNT_SEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a298348365f89daac8294b5826d5de4fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C1_PMON_EVNT_SEL1&#160;&#160;&#160;0x00000D92</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 1 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C1_PMON_EVNT_SEL1 (0x00000D92) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a298348365f89daac8294b5826d5de4fb">MSR_NEHALEM_C1_PMON_EVNT_SEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a298348365f89daac8294b5826d5de4fb">MSR_NEHALEM_C1_PMON_EVNT_SEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C1_PMON_EVNT_SEL1 is defined as MSR_C1_PMON_EVNT_SEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa67cd76d9e766374200c24d8eb647492"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C1_PMON_EVNT_SEL2&#160;&#160;&#160;0x00000D94</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 1 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C1_PMON_EVNT_SEL2 (0x00000D94) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aa67cd76d9e766374200c24d8eb647492">MSR_NEHALEM_C1_PMON_EVNT_SEL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aa67cd76d9e766374200c24d8eb647492">MSR_NEHALEM_C1_PMON_EVNT_SEL2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C1_PMON_EVNT_SEL2 is defined as MSR_C1_PMON_EVNT_SEL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac59d0cbbe4ad2b8cea1f5f2a82878413"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C1_PMON_EVNT_SEL3&#160;&#160;&#160;0x00000D96</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 1 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C1_PMON_EVNT_SEL3 (0x00000D96) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ac59d0cbbe4ad2b8cea1f5f2a82878413">MSR_NEHALEM_C1_PMON_EVNT_SEL3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ac59d0cbbe4ad2b8cea1f5f2a82878413">MSR_NEHALEM_C1_PMON_EVNT_SEL3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C1_PMON_EVNT_SEL3 is defined as MSR_C1_PMON_EVNT_SEL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="afd6e284b5c7cbeee6359d135140eaf88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C1_PMON_EVNT_SEL4&#160;&#160;&#160;0x00000D98</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 1 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C1_PMON_EVNT_SEL4 (0x00000D98) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#afd6e284b5c7cbeee6359d135140eaf88">MSR_NEHALEM_C1_PMON_EVNT_SEL4</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#afd6e284b5c7cbeee6359d135140eaf88">MSR_NEHALEM_C1_PMON_EVNT_SEL4</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C1_PMON_EVNT_SEL4 is defined as MSR_C1_PMON_EVNT_SEL4 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="adfa8a558a1c8f7569cbcd19bbcad9bf1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C1_PMON_EVNT_SEL5&#160;&#160;&#160;0x00000D9A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 1 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C1_PMON_EVNT_SEL5 (0x00000D9A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#adfa8a558a1c8f7569cbcd19bbcad9bf1">MSR_NEHALEM_C1_PMON_EVNT_SEL5</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#adfa8a558a1c8f7569cbcd19bbcad9bf1">MSR_NEHALEM_C1_PMON_EVNT_SEL5</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C1_PMON_EVNT_SEL5 is defined as MSR_C1_PMON_EVNT_SEL5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad2c24b2e9c1d143acc83433dcb212453"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C2_PMON_BOX_CTRL&#160;&#160;&#160;0x00000D40</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 2 perfmon local box control MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C2_PMON_BOX_CTRL (0x00000D40) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ad2c24b2e9c1d143acc83433dcb212453">MSR_NEHALEM_C2_PMON_BOX_CTRL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ad2c24b2e9c1d143acc83433dcb212453">MSR_NEHALEM_C2_PMON_BOX_CTRL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C2_PMON_BOX_CTRL is defined as MSR_C2_PMON_BOX_CTRL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7033077df3345d9c48d3866de951ca11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C2_PMON_BOX_OVF_CTRL&#160;&#160;&#160;0x00000D42</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 2 perfmon local box overflow control MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C2_PMON_BOX_OVF_CTRL (0x00000D42) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a7033077df3345d9c48d3866de951ca11">MSR_NEHALEM_C2_PMON_BOX_OVF_CTRL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a7033077df3345d9c48d3866de951ca11">MSR_NEHALEM_C2_PMON_BOX_OVF_CTRL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C2_PMON_BOX_OVF_CTRL is defined as MSR_C2_PMON_BOX_OVF_CTRL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aaace96b015eaac01ea3ed8cdd0dbb8df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C2_PMON_BOX_STATUS&#160;&#160;&#160;0x00000D41</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 2 perfmon local box status MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C2_PMON_BOX_STATUS (0x00000D41) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aaace96b015eaac01ea3ed8cdd0dbb8df">MSR_NEHALEM_C2_PMON_BOX_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aaace96b015eaac01ea3ed8cdd0dbb8df">MSR_NEHALEM_C2_PMON_BOX_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C2_PMON_BOX_STATUS is defined as MSR_C2_PMON_BOX_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a23c5a12e1f5026951ef7d61f1f7b1c46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C2_PMON_CTR0&#160;&#160;&#160;0x00000D51</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 2 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C2_PMON_CTR0 (0x00000D51) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a23c5a12e1f5026951ef7d61f1f7b1c46">MSR_NEHALEM_C2_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a23c5a12e1f5026951ef7d61f1f7b1c46">MSR_NEHALEM_C2_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C2_PMON_CTR0 is defined as MSR_C2_PMON_CTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac6c9f840e6a365f1f79194a1dcaf21f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C2_PMON_CTR1&#160;&#160;&#160;0x00000D53</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 2 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C2_PMON_CTR1 (0x00000D53) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ac6c9f840e6a365f1f79194a1dcaf21f0">MSR_NEHALEM_C2_PMON_CTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ac6c9f840e6a365f1f79194a1dcaf21f0">MSR_NEHALEM_C2_PMON_CTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C2_PMON_CTR1 is defined as MSR_C2_PMON_CTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac08ac189d3c266cf4b1e4cf5c8e31ede"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C2_PMON_CTR2&#160;&#160;&#160;0x00000D55</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 2 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C2_PMON_CTR2 (0x00000D55) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ac08ac189d3c266cf4b1e4cf5c8e31ede">MSR_NEHALEM_C2_PMON_CTR2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ac08ac189d3c266cf4b1e4cf5c8e31ede">MSR_NEHALEM_C2_PMON_CTR2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C2_PMON_CTR2 is defined as MSR_C2_PMON_CTR2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab465db02c892efca69f5465c9053a0b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C2_PMON_CTR3&#160;&#160;&#160;0x00000D57</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 2 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C2_PMON_CTR3 (0x00000D57) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ab465db02c892efca69f5465c9053a0b2">MSR_NEHALEM_C2_PMON_CTR3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ab465db02c892efca69f5465c9053a0b2">MSR_NEHALEM_C2_PMON_CTR3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C2_PMON_CTR3 is defined as MSR_C2_PMON_CTR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aaf6c2c754dc3d3bd46eaa8ddf629839a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C2_PMON_CTR4&#160;&#160;&#160;0x00000D59</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 2 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C2_PMON_CTR4 (0x00000D59) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aaf6c2c754dc3d3bd46eaa8ddf629839a">MSR_NEHALEM_C2_PMON_CTR4</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aaf6c2c754dc3d3bd46eaa8ddf629839a">MSR_NEHALEM_C2_PMON_CTR4</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C2_PMON_CTR4 is defined as MSR_C2_PMON_CTR4 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aed3b9a0d423235414b3662c4c3dd5f43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C2_PMON_CTR5&#160;&#160;&#160;0x00000D5B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 2 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C2_PMON_CTR5 (0x00000D5B) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aed3b9a0d423235414b3662c4c3dd5f43">MSR_NEHALEM_C2_PMON_CTR5</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aed3b9a0d423235414b3662c4c3dd5f43">MSR_NEHALEM_C2_PMON_CTR5</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C2_PMON_CTR5 is defined as MSR_C2_PMON_CTR5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a1e5155968741a74f2b799b4d0dee00fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C2_PMON_EVNT_SEL0&#160;&#160;&#160;0x00000D50</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 2 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C2_PMON_EVNT_SEL0 (0x00000D50) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a1e5155968741a74f2b799b4d0dee00fc">MSR_NEHALEM_C2_PMON_EVNT_SEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a1e5155968741a74f2b799b4d0dee00fc">MSR_NEHALEM_C2_PMON_EVNT_SEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C2_PMON_EVNT_SEL0 is defined as MSR_C2_PMON_EVNT_SEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab0d6d4316745a94fdd5654b216aceda8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C2_PMON_EVNT_SEL1&#160;&#160;&#160;0x00000D52</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 2 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C2_PMON_EVNT_SEL1 (0x00000D52) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ab0d6d4316745a94fdd5654b216aceda8">MSR_NEHALEM_C2_PMON_EVNT_SEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ab0d6d4316745a94fdd5654b216aceda8">MSR_NEHALEM_C2_PMON_EVNT_SEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C2_PMON_EVNT_SEL1 is defined as MSR_C2_PMON_EVNT_SEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af456c0bfaae1abbfc786581ef430dc5e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C2_PMON_EVNT_SEL2&#160;&#160;&#160;0x00000D54</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 2 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C2_PMON_EVNT_SEL2 (0x00000D54) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#af456c0bfaae1abbfc786581ef430dc5e">MSR_NEHALEM_C2_PMON_EVNT_SEL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#af456c0bfaae1abbfc786581ef430dc5e">MSR_NEHALEM_C2_PMON_EVNT_SEL2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C2_PMON_EVNT_SEL2 is defined as MSR_C2_PMON_EVNT_SEL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad425273dece68080e211b288e6f9eeeb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C2_PMON_EVNT_SEL3&#160;&#160;&#160;0x00000D56</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 2 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C2_PMON_EVNT_SEL3 (0x00000D56) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ad425273dece68080e211b288e6f9eeeb">MSR_NEHALEM_C2_PMON_EVNT_SEL3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ad425273dece68080e211b288e6f9eeeb">MSR_NEHALEM_C2_PMON_EVNT_SEL3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C2_PMON_EVNT_SEL3 is defined as MSR_C2_PMON_EVNT_SEL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a367df0cd41252d201b341e856d7e0c89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C2_PMON_EVNT_SEL4&#160;&#160;&#160;0x00000D58</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 2 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C2_PMON_EVNT_SEL4 (0x00000D58) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a367df0cd41252d201b341e856d7e0c89">MSR_NEHALEM_C2_PMON_EVNT_SEL4</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a367df0cd41252d201b341e856d7e0c89">MSR_NEHALEM_C2_PMON_EVNT_SEL4</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C2_PMON_EVNT_SEL4 is defined as MSR_C2_PMON_EVNT_SEL4 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a1544479949282ecc0f68c39a576714b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C2_PMON_EVNT_SEL5&#160;&#160;&#160;0x00000D5A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 2 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C2_PMON_EVNT_SEL5 (0x00000D5A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a1544479949282ecc0f68c39a576714b4">MSR_NEHALEM_C2_PMON_EVNT_SEL5</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a1544479949282ecc0f68c39a576714b4">MSR_NEHALEM_C2_PMON_EVNT_SEL5</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C2_PMON_EVNT_SEL5 is defined as MSR_C2_PMON_EVNT_SEL5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a0720e1ec99f78486acdc9ec13dd5be57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C3_PMON_BOX_CTRL&#160;&#160;&#160;0x00000DC0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 3 perfmon local box control MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C3_PMON_BOX_CTRL (0x00000DC0) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a0720e1ec99f78486acdc9ec13dd5be57">MSR_NEHALEM_C3_PMON_BOX_CTRL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a0720e1ec99f78486acdc9ec13dd5be57">MSR_NEHALEM_C3_PMON_BOX_CTRL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C3_PMON_BOX_CTRL is defined as MSR_C3_PMON_BOX_CTRL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a0914ee5b6d4b822b22aac999a71c58c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C3_PMON_BOX_OVF_CTRL&#160;&#160;&#160;0x00000DC2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 3 perfmon local box overflow control MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C3_PMON_BOX_OVF_CTRL (0x00000DC2) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a0914ee5b6d4b822b22aac999a71c58c7">MSR_NEHALEM_C3_PMON_BOX_OVF_CTRL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a0914ee5b6d4b822b22aac999a71c58c7">MSR_NEHALEM_C3_PMON_BOX_OVF_CTRL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C3_PMON_BOX_OVF_CTRL is defined as MSR_C3_PMON_BOX_OVF_CTRL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad323ee8e714cc81c12f7e22a9174e804"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C3_PMON_BOX_STATUS&#160;&#160;&#160;0x00000DC1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 3 perfmon local box status MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C3_PMON_BOX_STATUS (0x00000DC1) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ad323ee8e714cc81c12f7e22a9174e804">MSR_NEHALEM_C3_PMON_BOX_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ad323ee8e714cc81c12f7e22a9174e804">MSR_NEHALEM_C3_PMON_BOX_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C3_PMON_BOX_STATUS is defined as MSR_C3_PMON_BOX_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="adf01cb024c5509ed85fa2113e43cd0ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C3_PMON_CTR0&#160;&#160;&#160;0x00000DD1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 3 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C3_PMON_CTR0 (0x00000DD1) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#adf01cb024c5509ed85fa2113e43cd0ed">MSR_NEHALEM_C3_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#adf01cb024c5509ed85fa2113e43cd0ed">MSR_NEHALEM_C3_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C3_PMON_CTR0 is defined as MSR_C3_PMON_CTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a638f757aa08322a475c0706de3a70d9c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C3_PMON_CTR1&#160;&#160;&#160;0x00000DD3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 3 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C3_PMON_CTR1 (0x00000DD3) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a638f757aa08322a475c0706de3a70d9c">MSR_NEHALEM_C3_PMON_CTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a638f757aa08322a475c0706de3a70d9c">MSR_NEHALEM_C3_PMON_CTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C3_PMON_CTR1 is defined as MSR_C3_PMON_CTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a59aff454b171cfafa5ad52f37ba8c0c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C3_PMON_CTR2&#160;&#160;&#160;0x00000DD5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 3 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C3_PMON_CTR2 (0x00000DD5) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a59aff454b171cfafa5ad52f37ba8c0c8">MSR_NEHALEM_C3_PMON_CTR2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a59aff454b171cfafa5ad52f37ba8c0c8">MSR_NEHALEM_C3_PMON_CTR2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C3_PMON_CTR2 is defined as MSR_C3_PMON_CTR2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="adff9853e3782a73aab49b03d37297090"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C3_PMON_CTR3&#160;&#160;&#160;0x00000DD7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 3 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C3_PMON_CTR3 (0x00000DD7) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#adff9853e3782a73aab49b03d37297090">MSR_NEHALEM_C3_PMON_CTR3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#adff9853e3782a73aab49b03d37297090">MSR_NEHALEM_C3_PMON_CTR3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C3_PMON_CTR3 is defined as MSR_C3_PMON_CTR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a95a61fcd0372330249625a2afab444f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C3_PMON_CTR4&#160;&#160;&#160;0x00000DD9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 3 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C3_PMON_CTR4 (0x00000DD9) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a95a61fcd0372330249625a2afab444f6">MSR_NEHALEM_C3_PMON_CTR4</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a95a61fcd0372330249625a2afab444f6">MSR_NEHALEM_C3_PMON_CTR4</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C3_PMON_CTR4 is defined as MSR_C3_PMON_CTR4 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a24dfa0dc01bf7efc92352a669d443cc5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C3_PMON_CTR5&#160;&#160;&#160;0x00000DDB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 3 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C3_PMON_CTR5 (0x00000DDB) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a24dfa0dc01bf7efc92352a669d443cc5">MSR_NEHALEM_C3_PMON_CTR5</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a24dfa0dc01bf7efc92352a669d443cc5">MSR_NEHALEM_C3_PMON_CTR5</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C3_PMON_CTR5 is defined as MSR_C3_PMON_CTR5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aaa192163ce68d567bef86357fcf91e61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C3_PMON_EVNT_SEL0&#160;&#160;&#160;0x00000DD0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 3 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C3_PMON_EVNT_SEL0 (0x00000DD0) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aaa192163ce68d567bef86357fcf91e61">MSR_NEHALEM_C3_PMON_EVNT_SEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aaa192163ce68d567bef86357fcf91e61">MSR_NEHALEM_C3_PMON_EVNT_SEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C3_PMON_EVNT_SEL0 is defined as MSR_C3_PMON_EVNT_SEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a1b1e5abd4b2b8553f0a085a59822a618"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C3_PMON_EVNT_SEL1&#160;&#160;&#160;0x00000DD2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 3 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C3_PMON_EVNT_SEL1 (0x00000DD2) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a1b1e5abd4b2b8553f0a085a59822a618">MSR_NEHALEM_C3_PMON_EVNT_SEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a1b1e5abd4b2b8553f0a085a59822a618">MSR_NEHALEM_C3_PMON_EVNT_SEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C3_PMON_EVNT_SEL1 is defined as MSR_C3_PMON_EVNT_SEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2a60dfddb8e5ac884f9c19afe73a752b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C3_PMON_EVNT_SEL2&#160;&#160;&#160;0x00000DD4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 3 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C3_PMON_EVNT_SEL2 (0x00000DD4) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a2a60dfddb8e5ac884f9c19afe73a752b">MSR_NEHALEM_C3_PMON_EVNT_SEL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a2a60dfddb8e5ac884f9c19afe73a752b">MSR_NEHALEM_C3_PMON_EVNT_SEL2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C3_PMON_EVNT_SEL2 is defined as MSR_C3_PMON_EVNT_SEL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a9e94be8a149abfbdfb6f9a2dd44606cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C3_PMON_EVNT_SEL3&#160;&#160;&#160;0x00000DD6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 3 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C3_PMON_EVNT_SEL3 (0x00000DD6) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a9e94be8a149abfbdfb6f9a2dd44606cc">MSR_NEHALEM_C3_PMON_EVNT_SEL3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a9e94be8a149abfbdfb6f9a2dd44606cc">MSR_NEHALEM_C3_PMON_EVNT_SEL3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C3_PMON_EVNT_SEL3 is defined as MSR_C3_PMON_EVNT_SEL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a41c0783cf816d5db4103c7d0e92222fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C3_PMON_EVNT_SEL4&#160;&#160;&#160;0x00000DD8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 3 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C3_PMON_EVNT_SEL4 (0x00000DD8) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a41c0783cf816d5db4103c7d0e92222fc">MSR_NEHALEM_C3_PMON_EVNT_SEL4</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a41c0783cf816d5db4103c7d0e92222fc">MSR_NEHALEM_C3_PMON_EVNT_SEL4</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C3_PMON_EVNT_SEL4 is defined as MSR_C3_PMON_EVNT_SEL4 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa40d87d2f83e0f6022e216694b8e26a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C3_PMON_EVNT_SEL5&#160;&#160;&#160;0x00000DDA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 3 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C3_PMON_EVNT_SEL5 (0x00000DDA) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aa40d87d2f83e0f6022e216694b8e26a2">MSR_NEHALEM_C3_PMON_EVNT_SEL5</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aa40d87d2f83e0f6022e216694b8e26a2">MSR_NEHALEM_C3_PMON_EVNT_SEL5</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C3_PMON_EVNT_SEL5 is defined as MSR_C3_PMON_EVNT_SEL5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad6e66e7a8296a739cb1fca42eac887d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C4_PMON_BOX_CTRL&#160;&#160;&#160;0x00000D20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 4 perfmon local box control MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C4_PMON_BOX_CTRL (0x00000D20) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ad6e66e7a8296a739cb1fca42eac887d6">MSR_NEHALEM_C4_PMON_BOX_CTRL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ad6e66e7a8296a739cb1fca42eac887d6">MSR_NEHALEM_C4_PMON_BOX_CTRL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C4_PMON_BOX_CTRL is defined as MSR_C4_PMON_BOX_CTRL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7b1e6ba5b99270906b459fd5b8a725fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C4_PMON_BOX_OVF_CTRL&#160;&#160;&#160;0x00000D22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 4 perfmon local box overflow control MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C4_PMON_BOX_OVF_CTRL (0x00000D22) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a7b1e6ba5b99270906b459fd5b8a725fe">MSR_NEHALEM_C4_PMON_BOX_OVF_CTRL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a7b1e6ba5b99270906b459fd5b8a725fe">MSR_NEHALEM_C4_PMON_BOX_OVF_CTRL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C4_PMON_BOX_OVF_CTRL is defined as MSR_C4_PMON_BOX_OVF_CTRL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a40f644c1abd93fb00b2993023c2151c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C4_PMON_BOX_STATUS&#160;&#160;&#160;0x00000D21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 4 perfmon local box status MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C4_PMON_BOX_STATUS (0x00000D21) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a40f644c1abd93fb00b2993023c2151c2">MSR_NEHALEM_C4_PMON_BOX_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a40f644c1abd93fb00b2993023c2151c2">MSR_NEHALEM_C4_PMON_BOX_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C4_PMON_BOX_STATUS is defined as MSR_C4_PMON_BOX_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a509ffe4e5b36c01eb951e79745355dec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C4_PMON_CTR0&#160;&#160;&#160;0x00000D31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 4 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C4_PMON_CTR0 (0x00000D31) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a509ffe4e5b36c01eb951e79745355dec">MSR_NEHALEM_C4_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a509ffe4e5b36c01eb951e79745355dec">MSR_NEHALEM_C4_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C4_PMON_CTR0 is defined as MSR_C4_PMON_CTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a52b113f109b94df4dad5087e9b8bd5f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C4_PMON_CTR1&#160;&#160;&#160;0x00000D33</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 4 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C4_PMON_CTR1 (0x00000D33) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a52b113f109b94df4dad5087e9b8bd5f1">MSR_NEHALEM_C4_PMON_CTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a52b113f109b94df4dad5087e9b8bd5f1">MSR_NEHALEM_C4_PMON_CTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C4_PMON_CTR1 is defined as MSR_C4_PMON_CTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad68a948d16800f8fcb0a72733adb3da8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C4_PMON_CTR2&#160;&#160;&#160;0x00000D35</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 4 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C4_PMON_CTR2 (0x00000D35) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ad68a948d16800f8fcb0a72733adb3da8">MSR_NEHALEM_C4_PMON_CTR2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ad68a948d16800f8fcb0a72733adb3da8">MSR_NEHALEM_C4_PMON_CTR2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C4_PMON_CTR2 is defined as MSR_C4_PMON_CTR2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a62270ed9ddeff6d8c6807902ee8eb878"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C4_PMON_CTR3&#160;&#160;&#160;0x00000D37</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 4 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C4_PMON_CTR3 (0x00000D37) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a62270ed9ddeff6d8c6807902ee8eb878">MSR_NEHALEM_C4_PMON_CTR3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a62270ed9ddeff6d8c6807902ee8eb878">MSR_NEHALEM_C4_PMON_CTR3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C4_PMON_CTR3 is defined as MSR_C4_PMON_CTR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a08fdcc37ae297b465b11400c72141d69"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C4_PMON_CTR4&#160;&#160;&#160;0x00000D39</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 4 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C4_PMON_CTR4 (0x00000D39) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a08fdcc37ae297b465b11400c72141d69">MSR_NEHALEM_C4_PMON_CTR4</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a08fdcc37ae297b465b11400c72141d69">MSR_NEHALEM_C4_PMON_CTR4</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C4_PMON_CTR4 is defined as MSR_C4_PMON_CTR4 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a86f74087b9de55406e655eb2d7ccadc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C4_PMON_CTR5&#160;&#160;&#160;0x00000D3B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 4 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C4_PMON_CTR5 (0x00000D3B) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a86f74087b9de55406e655eb2d7ccadc9">MSR_NEHALEM_C4_PMON_CTR5</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a86f74087b9de55406e655eb2d7ccadc9">MSR_NEHALEM_C4_PMON_CTR5</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C4_PMON_CTR5 is defined as MSR_C4_PMON_CTR5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac42c8afc2c4b0da73b074009850dfc9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C4_PMON_EVNT_SEL0&#160;&#160;&#160;0x00000D30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 4 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C4_PMON_EVNT_SEL0 (0x00000D30) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ac42c8afc2c4b0da73b074009850dfc9e">MSR_NEHALEM_C4_PMON_EVNT_SEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ac42c8afc2c4b0da73b074009850dfc9e">MSR_NEHALEM_C4_PMON_EVNT_SEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C4_PMON_EVNT_SEL0 is defined as MSR_C4_PMON_EVNT_SEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af5f9da6ea4917624a000da16472ae175"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C4_PMON_EVNT_SEL1&#160;&#160;&#160;0x00000D32</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 4 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C4_PMON_EVNT_SEL1 (0x00000D32) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#af5f9da6ea4917624a000da16472ae175">MSR_NEHALEM_C4_PMON_EVNT_SEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#af5f9da6ea4917624a000da16472ae175">MSR_NEHALEM_C4_PMON_EVNT_SEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C4_PMON_EVNT_SEL1 is defined as MSR_C4_PMON_EVNT_SEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab0c1a25dc301cb18d48c5dcaff7b5e70"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C4_PMON_EVNT_SEL2&#160;&#160;&#160;0x00000D34</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 4 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C4_PMON_EVNT_SEL2 (0x00000D34) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ab0c1a25dc301cb18d48c5dcaff7b5e70">MSR_NEHALEM_C4_PMON_EVNT_SEL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ab0c1a25dc301cb18d48c5dcaff7b5e70">MSR_NEHALEM_C4_PMON_EVNT_SEL2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C4_PMON_EVNT_SEL2 is defined as MSR_C4_PMON_EVNT_SEL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a55f1d934530133794435c14fb02c5e5f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C4_PMON_EVNT_SEL3&#160;&#160;&#160;0x00000D36</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 4 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C4_PMON_EVNT_SEL3 (0x00000D36) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a55f1d934530133794435c14fb02c5e5f">MSR_NEHALEM_C4_PMON_EVNT_SEL3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a55f1d934530133794435c14fb02c5e5f">MSR_NEHALEM_C4_PMON_EVNT_SEL3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C4_PMON_EVNT_SEL3 is defined as MSR_C4_PMON_EVNT_SEL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad248a43028f230df701aa151b7dc5dad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C4_PMON_EVNT_SEL4&#160;&#160;&#160;0x00000D38</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 4 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C4_PMON_EVNT_SEL4 (0x00000D38) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ad248a43028f230df701aa151b7dc5dad">MSR_NEHALEM_C4_PMON_EVNT_SEL4</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ad248a43028f230df701aa151b7dc5dad">MSR_NEHALEM_C4_PMON_EVNT_SEL4</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C4_PMON_EVNT_SEL4 is defined as MSR_C4_PMON_EVNT_SEL4 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a36a0e9d206ea5e568cfc3f353d5b0a64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C4_PMON_EVNT_SEL5&#160;&#160;&#160;0x00000D3A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 4 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C4_PMON_EVNT_SEL5 (0x00000D3A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a36a0e9d206ea5e568cfc3f353d5b0a64">MSR_NEHALEM_C4_PMON_EVNT_SEL5</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a36a0e9d206ea5e568cfc3f353d5b0a64">MSR_NEHALEM_C4_PMON_EVNT_SEL5</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C4_PMON_EVNT_SEL5 is defined as MSR_C4_PMON_EVNT_SEL5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a1e6d936bc8194f91fe1bea1e3768d224"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C5_PMON_BOX_CTRL&#160;&#160;&#160;0x00000DA0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 5 perfmon local box control MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C5_PMON_BOX_CTRL (0x00000DA0) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a1e6d936bc8194f91fe1bea1e3768d224">MSR_NEHALEM_C5_PMON_BOX_CTRL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a1e6d936bc8194f91fe1bea1e3768d224">MSR_NEHALEM_C5_PMON_BOX_CTRL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C5_PMON_BOX_CTRL is defined as MSR_C5_PMON_BOX_CTRL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a981e5a955a1104fa44dad257569015df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C5_PMON_BOX_OVF_CTRL&#160;&#160;&#160;0x00000DA2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 5 perfmon local box overflow control MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C5_PMON_BOX_OVF_CTRL (0x00000DA2) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a981e5a955a1104fa44dad257569015df">MSR_NEHALEM_C5_PMON_BOX_OVF_CTRL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a981e5a955a1104fa44dad257569015df">MSR_NEHALEM_C5_PMON_BOX_OVF_CTRL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C5_PMON_BOX_OVF_CTRL is defined as MSR_C5_PMON_BOX_OVF_CTRL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a86e7de180ab1a4f4465d02585934d5b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C5_PMON_BOX_STATUS&#160;&#160;&#160;0x00000DA1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 5 perfmon local box status MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C5_PMON_BOX_STATUS (0x00000DA1) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a86e7de180ab1a4f4465d02585934d5b0">MSR_NEHALEM_C5_PMON_BOX_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a86e7de180ab1a4f4465d02585934d5b0">MSR_NEHALEM_C5_PMON_BOX_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C5_PMON_BOX_STATUS is defined as MSR_C5_PMON_BOX_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5abfe401f8591606361ff1cf7bc08928"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C5_PMON_CTR0&#160;&#160;&#160;0x00000DB1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 5 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C5_PMON_CTR0 (0x00000DB1) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a5abfe401f8591606361ff1cf7bc08928">MSR_NEHALEM_C5_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a5abfe401f8591606361ff1cf7bc08928">MSR_NEHALEM_C5_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C5_PMON_CTR0 is defined as MSR_C5_PMON_CTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8d492837a6b5829ce4eb9c47dd377656"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C5_PMON_CTR1&#160;&#160;&#160;0x00000DB3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 5 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C5_PMON_CTR1 (0x00000DB3) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a8d492837a6b5829ce4eb9c47dd377656">MSR_NEHALEM_C5_PMON_CTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a8d492837a6b5829ce4eb9c47dd377656">MSR_NEHALEM_C5_PMON_CTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C5_PMON_CTR1 is defined as MSR_C5_PMON_CTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6c7848f69fb383c001a0a3ad235fd302"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C5_PMON_CTR2&#160;&#160;&#160;0x00000DB5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 5 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C5_PMON_CTR2 (0x00000DB5) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a6c7848f69fb383c001a0a3ad235fd302">MSR_NEHALEM_C5_PMON_CTR2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a6c7848f69fb383c001a0a3ad235fd302">MSR_NEHALEM_C5_PMON_CTR2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C5_PMON_CTR2 is defined as MSR_C5_PMON_CTR2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="adcc4ec995fd8f0b24788e464fa245c67"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C5_PMON_CTR3&#160;&#160;&#160;0x00000DB7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 5 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C5_PMON_CTR3 (0x00000DB7) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#adcc4ec995fd8f0b24788e464fa245c67">MSR_NEHALEM_C5_PMON_CTR3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#adcc4ec995fd8f0b24788e464fa245c67">MSR_NEHALEM_C5_PMON_CTR3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C5_PMON_CTR3 is defined as MSR_C5_PMON_CTR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="acaa2f960bdd599860d906ad665cbf2b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C5_PMON_CTR4&#160;&#160;&#160;0x00000DB9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 5 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C5_PMON_CTR4 (0x00000DB9) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#acaa2f960bdd599860d906ad665cbf2b8">MSR_NEHALEM_C5_PMON_CTR4</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#acaa2f960bdd599860d906ad665cbf2b8">MSR_NEHALEM_C5_PMON_CTR4</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C5_PMON_CTR4 is defined as MSR_C5_PMON_CTR4 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="abfe311608aafe439fc75f811b8dccb5e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C5_PMON_CTR5&#160;&#160;&#160;0x00000DBB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 5 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C5_PMON_CTR5 (0x00000DBB) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#abfe311608aafe439fc75f811b8dccb5e">MSR_NEHALEM_C5_PMON_CTR5</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#abfe311608aafe439fc75f811b8dccb5e">MSR_NEHALEM_C5_PMON_CTR5</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C5_PMON_CTR5 is defined as MSR_C5_PMON_CTR5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8efe24628fcef929dae75af4485a6305"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C5_PMON_EVNT_SEL0&#160;&#160;&#160;0x00000DB0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 5 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C5_PMON_EVNT_SEL0 (0x00000DB0) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a8efe24628fcef929dae75af4485a6305">MSR_NEHALEM_C5_PMON_EVNT_SEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a8efe24628fcef929dae75af4485a6305">MSR_NEHALEM_C5_PMON_EVNT_SEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C5_PMON_EVNT_SEL0 is defined as MSR_C5_PMON_EVNT_SEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a038c0645f837a5cf967d3ecd8663bbb4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C5_PMON_EVNT_SEL1&#160;&#160;&#160;0x00000DB2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 5 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C5_PMON_EVNT_SEL1 (0x00000DB2) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a038c0645f837a5cf967d3ecd8663bbb4">MSR_NEHALEM_C5_PMON_EVNT_SEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a038c0645f837a5cf967d3ecd8663bbb4">MSR_NEHALEM_C5_PMON_EVNT_SEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C5_PMON_EVNT_SEL1 is defined as MSR_C5_PMON_EVNT_SEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a30aabb4f916148d71dfa77b942fffb17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C5_PMON_EVNT_SEL2&#160;&#160;&#160;0x00000DB4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 5 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C5_PMON_EVNT_SEL2 (0x00000DB4) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a30aabb4f916148d71dfa77b942fffb17">MSR_NEHALEM_C5_PMON_EVNT_SEL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a30aabb4f916148d71dfa77b942fffb17">MSR_NEHALEM_C5_PMON_EVNT_SEL2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C5_PMON_EVNT_SEL2 is defined as MSR_C5_PMON_EVNT_SEL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad91bd06da170cb72b4693f728c8b7754"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C5_PMON_EVNT_SEL3&#160;&#160;&#160;0x00000DB6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 5 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C5_PMON_EVNT_SEL3 (0x00000DB6) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ad91bd06da170cb72b4693f728c8b7754">MSR_NEHALEM_C5_PMON_EVNT_SEL3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ad91bd06da170cb72b4693f728c8b7754">MSR_NEHALEM_C5_PMON_EVNT_SEL3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C5_PMON_EVNT_SEL3 is defined as MSR_C5_PMON_EVNT_SEL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af38e0618a7c7097f66599bd104a2e9d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C5_PMON_EVNT_SEL4&#160;&#160;&#160;0x00000DB8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 5 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C5_PMON_EVNT_SEL4 (0x00000DB8) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#af38e0618a7c7097f66599bd104a2e9d0">MSR_NEHALEM_C5_PMON_EVNT_SEL4</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#af38e0618a7c7097f66599bd104a2e9d0">MSR_NEHALEM_C5_PMON_EVNT_SEL4</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C5_PMON_EVNT_SEL4 is defined as MSR_C5_PMON_EVNT_SEL4 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad40db511be2a8d1329f2d921c28abb07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C5_PMON_EVNT_SEL5&#160;&#160;&#160;0x00000DBA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 5 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C5_PMON_EVNT_SEL5 (0x00000DBA) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ad40db511be2a8d1329f2d921c28abb07">MSR_NEHALEM_C5_PMON_EVNT_SEL5</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ad40db511be2a8d1329f2d921c28abb07">MSR_NEHALEM_C5_PMON_EVNT_SEL5</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C5_PMON_EVNT_SEL5 is defined as MSR_C5_PMON_EVNT_SEL5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8cf2fab576be4091e9f5a8e86c5086a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C6_PMON_BOX_CTRL&#160;&#160;&#160;0x00000D60</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 6 perfmon local box control MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C6_PMON_BOX_CTRL (0x00000D60) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a8cf2fab576be4091e9f5a8e86c5086a7">MSR_NEHALEM_C6_PMON_BOX_CTRL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a8cf2fab576be4091e9f5a8e86c5086a7">MSR_NEHALEM_C6_PMON_BOX_CTRL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C6_PMON_BOX_CTRL is defined as MSR_C6_PMON_BOX_CTRL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a0f5bea30ce1b3768fc528c980e225ac5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C6_PMON_BOX_OVF_CTRL&#160;&#160;&#160;0x00000D62</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 6 perfmon local box overflow control MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C6_PMON_BOX_OVF_CTRL (0x00000D62) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a0f5bea30ce1b3768fc528c980e225ac5">MSR_NEHALEM_C6_PMON_BOX_OVF_CTRL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a0f5bea30ce1b3768fc528c980e225ac5">MSR_NEHALEM_C6_PMON_BOX_OVF_CTRL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C6_PMON_BOX_OVF_CTRL is defined as MSR_C6_PMON_BOX_OVF_CTRL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a97e871259bc7705a01e6fe534b76f637"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C6_PMON_BOX_STATUS&#160;&#160;&#160;0x00000D61</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 6 perfmon local box status MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C6_PMON_BOX_STATUS (0x00000D61) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a97e871259bc7705a01e6fe534b76f637">MSR_NEHALEM_C6_PMON_BOX_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a97e871259bc7705a01e6fe534b76f637">MSR_NEHALEM_C6_PMON_BOX_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C6_PMON_BOX_STATUS is defined as MSR_C6_PMON_BOX_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae45d56a99a409b444c0f02c612cdddc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C6_PMON_CTR0&#160;&#160;&#160;0x00000D71</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 6 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C6_PMON_CTR0 (0x00000D71) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ae45d56a99a409b444c0f02c612cdddc9">MSR_NEHALEM_C6_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ae45d56a99a409b444c0f02c612cdddc9">MSR_NEHALEM_C6_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C6_PMON_CTR0 is defined as MSR_C6_PMON_CTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a63fd0a24b868998f387b75f83d1124d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C6_PMON_CTR1&#160;&#160;&#160;0x00000D73</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 6 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C6_PMON_CTR1 (0x00000D73) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a63fd0a24b868998f387b75f83d1124d2">MSR_NEHALEM_C6_PMON_CTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a63fd0a24b868998f387b75f83d1124d2">MSR_NEHALEM_C6_PMON_CTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C6_PMON_CTR1 is defined as MSR_C6_PMON_CTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a420fe8d08f79acf754cea732b38bce73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C6_PMON_CTR2&#160;&#160;&#160;0x00000D75</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 6 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C6_PMON_CTR2 (0x00000D75) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a420fe8d08f79acf754cea732b38bce73">MSR_NEHALEM_C6_PMON_CTR2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a420fe8d08f79acf754cea732b38bce73">MSR_NEHALEM_C6_PMON_CTR2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C6_PMON_CTR2 is defined as MSR_C6_PMON_CTR2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7bcc4be2c0b9ffde6f167bbc8f34e0bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C6_PMON_CTR3&#160;&#160;&#160;0x00000D77</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 6 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C6_PMON_CTR3 (0x00000D77) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a7bcc4be2c0b9ffde6f167bbc8f34e0bd">MSR_NEHALEM_C6_PMON_CTR3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a7bcc4be2c0b9ffde6f167bbc8f34e0bd">MSR_NEHALEM_C6_PMON_CTR3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C6_PMON_CTR3 is defined as MSR_C6_PMON_CTR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a04b8205a4cb152ecd19f4c2fa84643a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C6_PMON_CTR4&#160;&#160;&#160;0x00000D79</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 6 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C6_PMON_CTR4 (0x00000D79) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a04b8205a4cb152ecd19f4c2fa84643a0">MSR_NEHALEM_C6_PMON_CTR4</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a04b8205a4cb152ecd19f4c2fa84643a0">MSR_NEHALEM_C6_PMON_CTR4</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C6_PMON_CTR4 is defined as MSR_C6_PMON_CTR4 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aba41cbedbde62f64407956f681ac9a02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C6_PMON_CTR5&#160;&#160;&#160;0x00000D7B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 6 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C6_PMON_CTR5 (0x00000D7B) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aba41cbedbde62f64407956f681ac9a02">MSR_NEHALEM_C6_PMON_CTR5</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aba41cbedbde62f64407956f681ac9a02">MSR_NEHALEM_C6_PMON_CTR5</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C6_PMON_CTR5 is defined as MSR_C6_PMON_CTR5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aec7e7b2ac74cfbf9201c05f18b1c4bbb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C6_PMON_EVNT_SEL0&#160;&#160;&#160;0x00000D70</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 6 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C6_PMON_EVNT_SEL0 (0x00000D70) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aec7e7b2ac74cfbf9201c05f18b1c4bbb">MSR_NEHALEM_C6_PMON_EVNT_SEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aec7e7b2ac74cfbf9201c05f18b1c4bbb">MSR_NEHALEM_C6_PMON_EVNT_SEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C6_PMON_EVNT_SEL0 is defined as MSR_C6_PMON_EVNT_SEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a56a631ccc1266e08bfdd5c24d524a64b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C6_PMON_EVNT_SEL1&#160;&#160;&#160;0x00000D72</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 6 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C6_PMON_EVNT_SEL1 (0x00000D72) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a56a631ccc1266e08bfdd5c24d524a64b">MSR_NEHALEM_C6_PMON_EVNT_SEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a56a631ccc1266e08bfdd5c24d524a64b">MSR_NEHALEM_C6_PMON_EVNT_SEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C6_PMON_EVNT_SEL1 is defined as MSR_C6_PMON_EVNT_SEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab6480b4daa175032e3ab3f12808aaad1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C6_PMON_EVNT_SEL2&#160;&#160;&#160;0x00000D74</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 6 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C6_PMON_EVNT_SEL2 (0x00000D74) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ab6480b4daa175032e3ab3f12808aaad1">MSR_NEHALEM_C6_PMON_EVNT_SEL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ab6480b4daa175032e3ab3f12808aaad1">MSR_NEHALEM_C6_PMON_EVNT_SEL2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C6_PMON_EVNT_SEL2 is defined as MSR_C6_PMON_EVNT_SEL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a50a0a8502bd0cd44121fc8ef614bcfd1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C6_PMON_EVNT_SEL3&#160;&#160;&#160;0x00000D76</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 6 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C6_PMON_EVNT_SEL3 (0x00000D76) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a50a0a8502bd0cd44121fc8ef614bcfd1">MSR_NEHALEM_C6_PMON_EVNT_SEL3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a50a0a8502bd0cd44121fc8ef614bcfd1">MSR_NEHALEM_C6_PMON_EVNT_SEL3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C6_PMON_EVNT_SEL3 is defined as MSR_C6_PMON_EVNT_SEL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a44fa9106b0d980ee9aaab825ccd7af05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C6_PMON_EVNT_SEL4&#160;&#160;&#160;0x00000D78</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 6 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C6_PMON_EVNT_SEL4 (0x00000D78) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a44fa9106b0d980ee9aaab825ccd7af05">MSR_NEHALEM_C6_PMON_EVNT_SEL4</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a44fa9106b0d980ee9aaab825ccd7af05">MSR_NEHALEM_C6_PMON_EVNT_SEL4</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C6_PMON_EVNT_SEL4 is defined as MSR_C6_PMON_EVNT_SEL4 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8785053a49e07626e75274279149a77b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C6_PMON_EVNT_SEL5&#160;&#160;&#160;0x00000D7A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 6 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C6_PMON_EVNT_SEL5 (0x00000D7A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a8785053a49e07626e75274279149a77b">MSR_NEHALEM_C6_PMON_EVNT_SEL5</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a8785053a49e07626e75274279149a77b">MSR_NEHALEM_C6_PMON_EVNT_SEL5</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C6_PMON_EVNT_SEL5 is defined as MSR_C6_PMON_EVNT_SEL5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a864488698e1e87f4c4bf8d5bc424fe98"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C7_PMON_BOX_CTRL&#160;&#160;&#160;0x00000DE0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 7 perfmon local box control MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C7_PMON_BOX_CTRL (0x00000DE0) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a864488698e1e87f4c4bf8d5bc424fe98">MSR_NEHALEM_C7_PMON_BOX_CTRL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a864488698e1e87f4c4bf8d5bc424fe98">MSR_NEHALEM_C7_PMON_BOX_CTRL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C7_PMON_BOX_CTRL is defined as MSR_C7_PMON_BOX_CTRL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a16e2d2ddd8e290af5629dbe44ede3d67"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C7_PMON_BOX_OVF_CTRL&#160;&#160;&#160;0x00000DE2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 7 perfmon local box overflow control MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C7_PMON_BOX_OVF_CTRL (0x00000DE2) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a16e2d2ddd8e290af5629dbe44ede3d67">MSR_NEHALEM_C7_PMON_BOX_OVF_CTRL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a16e2d2ddd8e290af5629dbe44ede3d67">MSR_NEHALEM_C7_PMON_BOX_OVF_CTRL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C7_PMON_BOX_OVF_CTRL is defined as MSR_C7_PMON_BOX_OVF_CTRL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="acccd5a1b17fbb755a3e223c95ab1ae09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C7_PMON_BOX_STATUS&#160;&#160;&#160;0x00000DE1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 7 perfmon local box status MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C7_PMON_BOX_STATUS (0x00000DE1) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#acccd5a1b17fbb755a3e223c95ab1ae09">MSR_NEHALEM_C7_PMON_BOX_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#acccd5a1b17fbb755a3e223c95ab1ae09">MSR_NEHALEM_C7_PMON_BOX_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C7_PMON_BOX_STATUS is defined as MSR_C7_PMON_BOX_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="adacbce7f4b21dbfe5f1e5860d0519589"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C7_PMON_CTR0&#160;&#160;&#160;0x00000DF1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 7 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C7_PMON_CTR0 (0x00000DF1) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#adacbce7f4b21dbfe5f1e5860d0519589">MSR_NEHALEM_C7_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#adacbce7f4b21dbfe5f1e5860d0519589">MSR_NEHALEM_C7_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C7_PMON_CTR0 is defined as MSR_C7_PMON_CTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae5f8bc8de3f982f0d235edebc5a7a7c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C7_PMON_CTR1&#160;&#160;&#160;0x00000DF3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 7 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C7_PMON_CTR1 (0x00000DF3) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ae5f8bc8de3f982f0d235edebc5a7a7c3">MSR_NEHALEM_C7_PMON_CTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ae5f8bc8de3f982f0d235edebc5a7a7c3">MSR_NEHALEM_C7_PMON_CTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C7_PMON_CTR1 is defined as MSR_C7_PMON_CTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a939e4076302893e10770e1aabe0d02c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C7_PMON_CTR2&#160;&#160;&#160;0x00000DF5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 7 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C7_PMON_CTR2 (0x00000DF5) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a939e4076302893e10770e1aabe0d02c6">MSR_NEHALEM_C7_PMON_CTR2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a939e4076302893e10770e1aabe0d02c6">MSR_NEHALEM_C7_PMON_CTR2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C7_PMON_CTR2 is defined as MSR_C7_PMON_CTR2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a890c831edb1352d3d413b2255b136516"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C7_PMON_CTR3&#160;&#160;&#160;0x00000DF7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 7 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C7_PMON_CTR3 (0x00000DF7) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a890c831edb1352d3d413b2255b136516">MSR_NEHALEM_C7_PMON_CTR3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a890c831edb1352d3d413b2255b136516">MSR_NEHALEM_C7_PMON_CTR3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C7_PMON_CTR3 is defined as MSR_C7_PMON_CTR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a4259e81d1881ef307ebe4f9332ca9035"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C7_PMON_CTR4&#160;&#160;&#160;0x00000DF9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 7 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C7_PMON_CTR4 (0x00000DF9) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a4259e81d1881ef307ebe4f9332ca9035">MSR_NEHALEM_C7_PMON_CTR4</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a4259e81d1881ef307ebe4f9332ca9035">MSR_NEHALEM_C7_PMON_CTR4</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C7_PMON_CTR4 is defined as MSR_C7_PMON_CTR4 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7aa916497a7407928962b18964329aaa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C7_PMON_CTR5&#160;&#160;&#160;0x00000DFB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 7 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C7_PMON_CTR5 (0x00000DFB) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a7aa916497a7407928962b18964329aaa">MSR_NEHALEM_C7_PMON_CTR5</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a7aa916497a7407928962b18964329aaa">MSR_NEHALEM_C7_PMON_CTR5</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C7_PMON_CTR5 is defined as MSR_C7_PMON_CTR5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a3fbe35c0e0134392f5964d56f56b93c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C7_PMON_EVNT_SEL0&#160;&#160;&#160;0x00000DF0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 7 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C7_PMON_EVNT_SEL0 (0x00000DF0) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a3fbe35c0e0134392f5964d56f56b93c5">MSR_NEHALEM_C7_PMON_EVNT_SEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a3fbe35c0e0134392f5964d56f56b93c5">MSR_NEHALEM_C7_PMON_EVNT_SEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C7_PMON_EVNT_SEL0 is defined as MSR_C7_PMON_EVNT_SEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a69d0a1ff5658d029c3f2dc739cc27344"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C7_PMON_EVNT_SEL1&#160;&#160;&#160;0x00000DF2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 7 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C7_PMON_EVNT_SEL1 (0x00000DF2) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a69d0a1ff5658d029c3f2dc739cc27344">MSR_NEHALEM_C7_PMON_EVNT_SEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a69d0a1ff5658d029c3f2dc739cc27344">MSR_NEHALEM_C7_PMON_EVNT_SEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C7_PMON_EVNT_SEL1 is defined as MSR_C7_PMON_EVNT_SEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5b1ce12cbbce1466ee2d2fde3abbcba5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C7_PMON_EVNT_SEL2&#160;&#160;&#160;0x00000DF4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 7 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C7_PMON_EVNT_SEL2 (0x00000DF4) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a5b1ce12cbbce1466ee2d2fde3abbcba5">MSR_NEHALEM_C7_PMON_EVNT_SEL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a5b1ce12cbbce1466ee2d2fde3abbcba5">MSR_NEHALEM_C7_PMON_EVNT_SEL2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C7_PMON_EVNT_SEL2 is defined as MSR_C7_PMON_EVNT_SEL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a61ae119c76a49791e1d95f4fc337aae5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C7_PMON_EVNT_SEL3&#160;&#160;&#160;0x00000DF6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 7 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C7_PMON_EVNT_SEL3 (0x00000DF6) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a61ae119c76a49791e1d95f4fc337aae5">MSR_NEHALEM_C7_PMON_EVNT_SEL3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a61ae119c76a49791e1d95f4fc337aae5">MSR_NEHALEM_C7_PMON_EVNT_SEL3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C7_PMON_EVNT_SEL3 is defined as MSR_C7_PMON_EVNT_SEL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae420f382ab2a286ec02bac9575664eea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C7_PMON_EVNT_SEL4&#160;&#160;&#160;0x00000DF8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 7 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C7_PMON_EVNT_SEL4 (0x00000DF8) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ae420f382ab2a286ec02bac9575664eea">MSR_NEHALEM_C7_PMON_EVNT_SEL4</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ae420f382ab2a286ec02bac9575664eea">MSR_NEHALEM_C7_PMON_EVNT_SEL4</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C7_PMON_EVNT_SEL4 is defined as MSR_C7_PMON_EVNT_SEL4 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ade14899eb1c1d30dda2502c3a2e589e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_C7_PMON_EVNT_SEL5&#160;&#160;&#160;0x00000DFA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore C-box 7 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_C7_PMON_EVNT_SEL5 (0x00000DFA) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ade14899eb1c1d30dda2502c3a2e589e0">MSR_NEHALEM_C7_PMON_EVNT_SEL5</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ade14899eb1c1d30dda2502c3a2e589e0">MSR_NEHALEM_C7_PMON_EVNT_SEL5</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_C7_PMON_EVNT_SEL5 is defined as MSR_C7_PMON_EVNT_SEL5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a012396950f69682207b66a270debfc3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_CORE_C3_RESIDENCY&#160;&#160;&#160;0x000003FC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core. Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI CStates. CORE C3 Residency Counter. (R/O) Value since last reset that this core is in processor-specific C3 states. Count at the same frequency as the TSC.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_CORE_C3_RESIDENCY (0x000003FC) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a012396950f69682207b66a270debfc3e">MSR_NEHALEM_CORE_C3_RESIDENCY</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a012396950f69682207b66a270debfc3e">MSR_NEHALEM_CORE_C3_RESIDENCY</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_CORE_C3_RESIDENCY is defined as MSR_CORE_C3_RESIDENCY in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae20a21b1f83e8069900fb0239b40a74a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_CORE_C6_RESIDENCY&#160;&#160;&#160;0x000003FD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core. Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI CStates. CORE C6 Residency Counter. (R/O) Value since last reset that this core is in processor-specific C6 states. Count at the same frequency as the TSC.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_CORE_C6_RESIDENCY (0x000003FD) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ae20a21b1f83e8069900fb0239b40a74a">MSR_NEHALEM_CORE_C6_RESIDENCY</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ae20a21b1f83e8069900fb0239b40a74a">MSR_NEHALEM_CORE_C6_RESIDENCY</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_CORE_C6_RESIDENCY is defined as MSR_CORE_C6_RESIDENCY in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af44d8d69e62a83fd560614fd847bef57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_GQ_SNOOP_MESF&#160;&#160;&#160;0x00000301</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_GQ_SNOOP_MESF (0x00000301) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___n_e_h_a_l_e_m___g_q___s_n_o_o_p___m_e_s_f___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_GQ_SNOOP_MESF_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___n_e_h_a_l_e_m___g_q___s_n_o_o_p___m_e_s_f___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_GQ_SNOOP_MESF_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___n_e_h_a_l_e_m___g_q___s_n_o_o_p___m_e_s_f___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_GQ_SNOOP_MESF_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___n_e_h_a_l_e_m___g_q___s_n_o_o_p___m_e_s_f___r_e_g_i_s_t_e_r.html#ab5a524636e4f1652dcaf70f641e7b4c5">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#af44d8d69e62a83fd560614fd847bef57">MSR_NEHALEM_GQ_SNOOP_MESF</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#af44d8d69e62a83fd560614fd847bef57">MSR_NEHALEM_GQ_SNOOP_MESF</a>, Msr.<a class="code" href="union_m_s_r___n_e_h_a_l_e_m___g_q___s_n_o_o_p___m_e_s_f___r_e_g_i_s_t_e_r.html#ab5a524636e4f1652dcaf70f641e7b4c5">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_GQ_SNOOP_MESF is defined as MSR_GQ_SNOOP_MESF in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a16d02f145ee15ac3d25010abe2a422a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_IA32_MISC_ENABLE&#160;&#160;&#160;0x000001A0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable Misc. Processor Features (R/W) Allows a variety of processor functions to be enabled and disabled.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_IA32_MISC_ENABLE (0x000001A0) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___n_e_h_a_l_e_m___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_IA32_MISC_ENABLE_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___n_e_h_a_l_e_m___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_IA32_MISC_ENABLE_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___n_e_h_a_l_e_m___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_IA32_MISC_ENABLE_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___n_e_h_a_l_e_m___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#aabb86ef96ea307f385670523ee610f44">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a16d02f145ee15ac3d25010abe2a422a1">MSR_NEHALEM_IA32_MISC_ENABLE</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a16d02f145ee15ac3d25010abe2a422a1">MSR_NEHALEM_IA32_MISC_ENABLE</a>, Msr.<a class="code" href="union_m_s_r___n_e_h_a_l_e_m___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#aabb86ef96ea307f385670523ee610f44">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_IA32_MISC_ENABLE is defined as IA32_MISC_ENABLE in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a753d986b6e9961d71dc4d20a169fe12e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_LASTBRANCH_0_FROM_IP&#160;&#160;&#160;0x00000680</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n From IP (R/W) One of sixteen pairs of last branch record registers on the last branch record stack. The From_IP part of the stack contains pointers to the source instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.7.1 and record format in Section 17.4.8.1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a753d986b6e9961d71dc4d20a169fe12e">MSR_NEHALEM_LASTBRANCH_0_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a753d986b6e9961d71dc4d20a169fe12e">MSR_NEHALEM_LASTBRANCH_0_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_LASTBRANCH_0_FROM_IP is defined as MSR_LASTBRANCH_0_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_1_FROM_IP is defined as MSR_LASTBRANCH_1_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_2_FROM_IP is defined as MSR_LASTBRANCH_2_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_3_FROM_IP is defined as MSR_LASTBRANCH_3_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_4_FROM_IP is defined as MSR_LASTBRANCH_4_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_5_FROM_IP is defined as MSR_LASTBRANCH_5_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_6_FROM_IP is defined as MSR_LASTBRANCH_6_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_7_FROM_IP is defined as MSR_LASTBRANCH_7_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_8_FROM_IP is defined as MSR_LASTBRANCH_8_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_9_FROM_IP is defined as MSR_LASTBRANCH_9_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_10_FROM_IP is defined as MSR_LASTBRANCH_10_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_11_FROM_IP is defined as MSR_LASTBRANCH_11_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_12_FROM_IP is defined as MSR_LASTBRANCH_12_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_13_FROM_IP is defined as MSR_LASTBRANCH_13_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_14_FROM_IP is defined as MSR_LASTBRANCH_14_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_15_FROM_IP is defined as MSR_LASTBRANCH_15_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a1cb450a89e351192fb25f89fb428c72c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_LASTBRANCH_0_TO_IP&#160;&#160;&#160;0x000006C0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n To IP (R/W) One of sixteen pairs of last branch record registers on the last branch record stack. This part of the stack contains pointers to the destination instruction.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a1cb450a89e351192fb25f89fb428c72c">MSR_NEHALEM_LASTBRANCH_0_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a1cb450a89e351192fb25f89fb428c72c">MSR_NEHALEM_LASTBRANCH_0_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_LASTBRANCH_0_TO_IP is defined as MSR_LASTBRANCH_0_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_1_TO_IP is defined as MSR_LASTBRANCH_1_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_2_TO_IP is defined as MSR_LASTBRANCH_2_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_3_TO_IP is defined as MSR_LASTBRANCH_3_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_4_TO_IP is defined as MSR_LASTBRANCH_4_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_5_TO_IP is defined as MSR_LASTBRANCH_5_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_6_TO_IP is defined as MSR_LASTBRANCH_6_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_7_TO_IP is defined as MSR_LASTBRANCH_7_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_8_TO_IP is defined as MSR_LASTBRANCH_8_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_9_TO_IP is defined as MSR_LASTBRANCH_9_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_10_TO_IP is defined as MSR_LASTBRANCH_10_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_11_TO_IP is defined as MSR_LASTBRANCH_11_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_12_TO_IP is defined as MSR_LASTBRANCH_12_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_13_TO_IP is defined as MSR_LASTBRANCH_13_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_14_TO_IP is defined as MSR_LASTBRANCH_14_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_15_TO_IP is defined as MSR_LASTBRANCH_15_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab52099981b629f3014aa03698ebef0d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_LASTBRANCH_10_FROM_IP&#160;&#160;&#160;0x0000068A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n From IP (R/W) One of sixteen pairs of last branch record registers on the last branch record stack. The From_IP part of the stack contains pointers to the source instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.7.1 and record format in Section 17.4.8.1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a753d986b6e9961d71dc4d20a169fe12e">MSR_NEHALEM_LASTBRANCH_0_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a753d986b6e9961d71dc4d20a169fe12e">MSR_NEHALEM_LASTBRANCH_0_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_LASTBRANCH_0_FROM_IP is defined as MSR_LASTBRANCH_0_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_1_FROM_IP is defined as MSR_LASTBRANCH_1_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_2_FROM_IP is defined as MSR_LASTBRANCH_2_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_3_FROM_IP is defined as MSR_LASTBRANCH_3_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_4_FROM_IP is defined as MSR_LASTBRANCH_4_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_5_FROM_IP is defined as MSR_LASTBRANCH_5_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_6_FROM_IP is defined as MSR_LASTBRANCH_6_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_7_FROM_IP is defined as MSR_LASTBRANCH_7_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_8_FROM_IP is defined as MSR_LASTBRANCH_8_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_9_FROM_IP is defined as MSR_LASTBRANCH_9_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_10_FROM_IP is defined as MSR_LASTBRANCH_10_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_11_FROM_IP is defined as MSR_LASTBRANCH_11_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_12_FROM_IP is defined as MSR_LASTBRANCH_12_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_13_FROM_IP is defined as MSR_LASTBRANCH_13_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_14_FROM_IP is defined as MSR_LASTBRANCH_14_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_15_FROM_IP is defined as MSR_LASTBRANCH_15_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a890babf6fba29298a71a6f97254bc3d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_LASTBRANCH_10_TO_IP&#160;&#160;&#160;0x000006CA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n To IP (R/W) One of sixteen pairs of last branch record registers on the last branch record stack. This part of the stack contains pointers to the destination instruction.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a1cb450a89e351192fb25f89fb428c72c">MSR_NEHALEM_LASTBRANCH_0_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a1cb450a89e351192fb25f89fb428c72c">MSR_NEHALEM_LASTBRANCH_0_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_LASTBRANCH_0_TO_IP is defined as MSR_LASTBRANCH_0_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_1_TO_IP is defined as MSR_LASTBRANCH_1_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_2_TO_IP is defined as MSR_LASTBRANCH_2_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_3_TO_IP is defined as MSR_LASTBRANCH_3_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_4_TO_IP is defined as MSR_LASTBRANCH_4_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_5_TO_IP is defined as MSR_LASTBRANCH_5_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_6_TO_IP is defined as MSR_LASTBRANCH_6_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_7_TO_IP is defined as MSR_LASTBRANCH_7_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_8_TO_IP is defined as MSR_LASTBRANCH_8_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_9_TO_IP is defined as MSR_LASTBRANCH_9_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_10_TO_IP is defined as MSR_LASTBRANCH_10_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_11_TO_IP is defined as MSR_LASTBRANCH_11_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_12_TO_IP is defined as MSR_LASTBRANCH_12_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_13_TO_IP is defined as MSR_LASTBRANCH_13_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_14_TO_IP is defined as MSR_LASTBRANCH_14_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_15_TO_IP is defined as MSR_LASTBRANCH_15_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2539b267b853a9ba2c56e7d45e63ba94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_LASTBRANCH_11_FROM_IP&#160;&#160;&#160;0x0000068B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n From IP (R/W) One of sixteen pairs of last branch record registers on the last branch record stack. The From_IP part of the stack contains pointers to the source instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.7.1 and record format in Section 17.4.8.1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a753d986b6e9961d71dc4d20a169fe12e">MSR_NEHALEM_LASTBRANCH_0_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a753d986b6e9961d71dc4d20a169fe12e">MSR_NEHALEM_LASTBRANCH_0_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_LASTBRANCH_0_FROM_IP is defined as MSR_LASTBRANCH_0_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_1_FROM_IP is defined as MSR_LASTBRANCH_1_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_2_FROM_IP is defined as MSR_LASTBRANCH_2_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_3_FROM_IP is defined as MSR_LASTBRANCH_3_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_4_FROM_IP is defined as MSR_LASTBRANCH_4_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_5_FROM_IP is defined as MSR_LASTBRANCH_5_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_6_FROM_IP is defined as MSR_LASTBRANCH_6_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_7_FROM_IP is defined as MSR_LASTBRANCH_7_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_8_FROM_IP is defined as MSR_LASTBRANCH_8_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_9_FROM_IP is defined as MSR_LASTBRANCH_9_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_10_FROM_IP is defined as MSR_LASTBRANCH_10_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_11_FROM_IP is defined as MSR_LASTBRANCH_11_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_12_FROM_IP is defined as MSR_LASTBRANCH_12_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_13_FROM_IP is defined as MSR_LASTBRANCH_13_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_14_FROM_IP is defined as MSR_LASTBRANCH_14_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_15_FROM_IP is defined as MSR_LASTBRANCH_15_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2b998486d861a309e252d12beaeff421"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_LASTBRANCH_11_TO_IP&#160;&#160;&#160;0x000006CB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n To IP (R/W) One of sixteen pairs of last branch record registers on the last branch record stack. This part of the stack contains pointers to the destination instruction.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a1cb450a89e351192fb25f89fb428c72c">MSR_NEHALEM_LASTBRANCH_0_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a1cb450a89e351192fb25f89fb428c72c">MSR_NEHALEM_LASTBRANCH_0_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_LASTBRANCH_0_TO_IP is defined as MSR_LASTBRANCH_0_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_1_TO_IP is defined as MSR_LASTBRANCH_1_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_2_TO_IP is defined as MSR_LASTBRANCH_2_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_3_TO_IP is defined as MSR_LASTBRANCH_3_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_4_TO_IP is defined as MSR_LASTBRANCH_4_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_5_TO_IP is defined as MSR_LASTBRANCH_5_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_6_TO_IP is defined as MSR_LASTBRANCH_6_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_7_TO_IP is defined as MSR_LASTBRANCH_7_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_8_TO_IP is defined as MSR_LASTBRANCH_8_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_9_TO_IP is defined as MSR_LASTBRANCH_9_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_10_TO_IP is defined as MSR_LASTBRANCH_10_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_11_TO_IP is defined as MSR_LASTBRANCH_11_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_12_TO_IP is defined as MSR_LASTBRANCH_12_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_13_TO_IP is defined as MSR_LASTBRANCH_13_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_14_TO_IP is defined as MSR_LASTBRANCH_14_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_15_TO_IP is defined as MSR_LASTBRANCH_15_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a0b039fc83aa3bfe128b2d7dd3e907530"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_LASTBRANCH_12_FROM_IP&#160;&#160;&#160;0x0000068C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n From IP (R/W) One of sixteen pairs of last branch record registers on the last branch record stack. The From_IP part of the stack contains pointers to the source instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.7.1 and record format in Section 17.4.8.1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a753d986b6e9961d71dc4d20a169fe12e">MSR_NEHALEM_LASTBRANCH_0_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a753d986b6e9961d71dc4d20a169fe12e">MSR_NEHALEM_LASTBRANCH_0_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_LASTBRANCH_0_FROM_IP is defined as MSR_LASTBRANCH_0_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_1_FROM_IP is defined as MSR_LASTBRANCH_1_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_2_FROM_IP is defined as MSR_LASTBRANCH_2_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_3_FROM_IP is defined as MSR_LASTBRANCH_3_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_4_FROM_IP is defined as MSR_LASTBRANCH_4_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_5_FROM_IP is defined as MSR_LASTBRANCH_5_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_6_FROM_IP is defined as MSR_LASTBRANCH_6_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_7_FROM_IP is defined as MSR_LASTBRANCH_7_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_8_FROM_IP is defined as MSR_LASTBRANCH_8_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_9_FROM_IP is defined as MSR_LASTBRANCH_9_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_10_FROM_IP is defined as MSR_LASTBRANCH_10_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_11_FROM_IP is defined as MSR_LASTBRANCH_11_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_12_FROM_IP is defined as MSR_LASTBRANCH_12_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_13_FROM_IP is defined as MSR_LASTBRANCH_13_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_14_FROM_IP is defined as MSR_LASTBRANCH_14_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_15_FROM_IP is defined as MSR_LASTBRANCH_15_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa085417763ae6de6522bc9b121465781"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_LASTBRANCH_12_TO_IP&#160;&#160;&#160;0x000006CC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n To IP (R/W) One of sixteen pairs of last branch record registers on the last branch record stack. This part of the stack contains pointers to the destination instruction.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a1cb450a89e351192fb25f89fb428c72c">MSR_NEHALEM_LASTBRANCH_0_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a1cb450a89e351192fb25f89fb428c72c">MSR_NEHALEM_LASTBRANCH_0_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_LASTBRANCH_0_TO_IP is defined as MSR_LASTBRANCH_0_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_1_TO_IP is defined as MSR_LASTBRANCH_1_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_2_TO_IP is defined as MSR_LASTBRANCH_2_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_3_TO_IP is defined as MSR_LASTBRANCH_3_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_4_TO_IP is defined as MSR_LASTBRANCH_4_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_5_TO_IP is defined as MSR_LASTBRANCH_5_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_6_TO_IP is defined as MSR_LASTBRANCH_6_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_7_TO_IP is defined as MSR_LASTBRANCH_7_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_8_TO_IP is defined as MSR_LASTBRANCH_8_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_9_TO_IP is defined as MSR_LASTBRANCH_9_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_10_TO_IP is defined as MSR_LASTBRANCH_10_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_11_TO_IP is defined as MSR_LASTBRANCH_11_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_12_TO_IP is defined as MSR_LASTBRANCH_12_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_13_TO_IP is defined as MSR_LASTBRANCH_13_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_14_TO_IP is defined as MSR_LASTBRANCH_14_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_15_TO_IP is defined as MSR_LASTBRANCH_15_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="acec05aa11639ed25d447ec1b4a3b3671"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_LASTBRANCH_13_FROM_IP&#160;&#160;&#160;0x0000068D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n From IP (R/W) One of sixteen pairs of last branch record registers on the last branch record stack. The From_IP part of the stack contains pointers to the source instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.7.1 and record format in Section 17.4.8.1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a753d986b6e9961d71dc4d20a169fe12e">MSR_NEHALEM_LASTBRANCH_0_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a753d986b6e9961d71dc4d20a169fe12e">MSR_NEHALEM_LASTBRANCH_0_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_LASTBRANCH_0_FROM_IP is defined as MSR_LASTBRANCH_0_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_1_FROM_IP is defined as MSR_LASTBRANCH_1_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_2_FROM_IP is defined as MSR_LASTBRANCH_2_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_3_FROM_IP is defined as MSR_LASTBRANCH_3_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_4_FROM_IP is defined as MSR_LASTBRANCH_4_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_5_FROM_IP is defined as MSR_LASTBRANCH_5_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_6_FROM_IP is defined as MSR_LASTBRANCH_6_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_7_FROM_IP is defined as MSR_LASTBRANCH_7_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_8_FROM_IP is defined as MSR_LASTBRANCH_8_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_9_FROM_IP is defined as MSR_LASTBRANCH_9_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_10_FROM_IP is defined as MSR_LASTBRANCH_10_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_11_FROM_IP is defined as MSR_LASTBRANCH_11_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_12_FROM_IP is defined as MSR_LASTBRANCH_12_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_13_FROM_IP is defined as MSR_LASTBRANCH_13_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_14_FROM_IP is defined as MSR_LASTBRANCH_14_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_15_FROM_IP is defined as MSR_LASTBRANCH_15_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a94ef5796aa8f47c455c0be95c1952208"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_LASTBRANCH_13_TO_IP&#160;&#160;&#160;0x000006CD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n To IP (R/W) One of sixteen pairs of last branch record registers on the last branch record stack. This part of the stack contains pointers to the destination instruction.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a1cb450a89e351192fb25f89fb428c72c">MSR_NEHALEM_LASTBRANCH_0_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a1cb450a89e351192fb25f89fb428c72c">MSR_NEHALEM_LASTBRANCH_0_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_LASTBRANCH_0_TO_IP is defined as MSR_LASTBRANCH_0_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_1_TO_IP is defined as MSR_LASTBRANCH_1_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_2_TO_IP is defined as MSR_LASTBRANCH_2_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_3_TO_IP is defined as MSR_LASTBRANCH_3_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_4_TO_IP is defined as MSR_LASTBRANCH_4_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_5_TO_IP is defined as MSR_LASTBRANCH_5_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_6_TO_IP is defined as MSR_LASTBRANCH_6_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_7_TO_IP is defined as MSR_LASTBRANCH_7_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_8_TO_IP is defined as MSR_LASTBRANCH_8_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_9_TO_IP is defined as MSR_LASTBRANCH_9_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_10_TO_IP is defined as MSR_LASTBRANCH_10_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_11_TO_IP is defined as MSR_LASTBRANCH_11_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_12_TO_IP is defined as MSR_LASTBRANCH_12_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_13_TO_IP is defined as MSR_LASTBRANCH_13_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_14_TO_IP is defined as MSR_LASTBRANCH_14_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_15_TO_IP is defined as MSR_LASTBRANCH_15_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6c5b3900b4c0147c48e2a06b53a6f9d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_LASTBRANCH_14_FROM_IP&#160;&#160;&#160;0x0000068E</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n From IP (R/W) One of sixteen pairs of last branch record registers on the last branch record stack. The From_IP part of the stack contains pointers to the source instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.7.1 and record format in Section 17.4.8.1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a753d986b6e9961d71dc4d20a169fe12e">MSR_NEHALEM_LASTBRANCH_0_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a753d986b6e9961d71dc4d20a169fe12e">MSR_NEHALEM_LASTBRANCH_0_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_LASTBRANCH_0_FROM_IP is defined as MSR_LASTBRANCH_0_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_1_FROM_IP is defined as MSR_LASTBRANCH_1_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_2_FROM_IP is defined as MSR_LASTBRANCH_2_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_3_FROM_IP is defined as MSR_LASTBRANCH_3_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_4_FROM_IP is defined as MSR_LASTBRANCH_4_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_5_FROM_IP is defined as MSR_LASTBRANCH_5_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_6_FROM_IP is defined as MSR_LASTBRANCH_6_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_7_FROM_IP is defined as MSR_LASTBRANCH_7_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_8_FROM_IP is defined as MSR_LASTBRANCH_8_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_9_FROM_IP is defined as MSR_LASTBRANCH_9_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_10_FROM_IP is defined as MSR_LASTBRANCH_10_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_11_FROM_IP is defined as MSR_LASTBRANCH_11_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_12_FROM_IP is defined as MSR_LASTBRANCH_12_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_13_FROM_IP is defined as MSR_LASTBRANCH_13_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_14_FROM_IP is defined as MSR_LASTBRANCH_14_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_15_FROM_IP is defined as MSR_LASTBRANCH_15_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a4c4f03f0a36d820f24bb1934bef0c6a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_LASTBRANCH_14_TO_IP&#160;&#160;&#160;0x000006CE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n To IP (R/W) One of sixteen pairs of last branch record registers on the last branch record stack. This part of the stack contains pointers to the destination instruction.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a1cb450a89e351192fb25f89fb428c72c">MSR_NEHALEM_LASTBRANCH_0_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a1cb450a89e351192fb25f89fb428c72c">MSR_NEHALEM_LASTBRANCH_0_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_LASTBRANCH_0_TO_IP is defined as MSR_LASTBRANCH_0_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_1_TO_IP is defined as MSR_LASTBRANCH_1_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_2_TO_IP is defined as MSR_LASTBRANCH_2_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_3_TO_IP is defined as MSR_LASTBRANCH_3_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_4_TO_IP is defined as MSR_LASTBRANCH_4_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_5_TO_IP is defined as MSR_LASTBRANCH_5_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_6_TO_IP is defined as MSR_LASTBRANCH_6_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_7_TO_IP is defined as MSR_LASTBRANCH_7_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_8_TO_IP is defined as MSR_LASTBRANCH_8_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_9_TO_IP is defined as MSR_LASTBRANCH_9_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_10_TO_IP is defined as MSR_LASTBRANCH_10_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_11_TO_IP is defined as MSR_LASTBRANCH_11_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_12_TO_IP is defined as MSR_LASTBRANCH_12_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_13_TO_IP is defined as MSR_LASTBRANCH_13_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_14_TO_IP is defined as MSR_LASTBRANCH_14_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_15_TO_IP is defined as MSR_LASTBRANCH_15_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a68fe99481d286f3b695d0db78e73da1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_LASTBRANCH_15_FROM_IP&#160;&#160;&#160;0x0000068F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n From IP (R/W) One of sixteen pairs of last branch record registers on the last branch record stack. The From_IP part of the stack contains pointers to the source instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.7.1 and record format in Section 17.4.8.1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a753d986b6e9961d71dc4d20a169fe12e">MSR_NEHALEM_LASTBRANCH_0_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a753d986b6e9961d71dc4d20a169fe12e">MSR_NEHALEM_LASTBRANCH_0_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_LASTBRANCH_0_FROM_IP is defined as MSR_LASTBRANCH_0_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_1_FROM_IP is defined as MSR_LASTBRANCH_1_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_2_FROM_IP is defined as MSR_LASTBRANCH_2_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_3_FROM_IP is defined as MSR_LASTBRANCH_3_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_4_FROM_IP is defined as MSR_LASTBRANCH_4_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_5_FROM_IP is defined as MSR_LASTBRANCH_5_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_6_FROM_IP is defined as MSR_LASTBRANCH_6_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_7_FROM_IP is defined as MSR_LASTBRANCH_7_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_8_FROM_IP is defined as MSR_LASTBRANCH_8_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_9_FROM_IP is defined as MSR_LASTBRANCH_9_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_10_FROM_IP is defined as MSR_LASTBRANCH_10_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_11_FROM_IP is defined as MSR_LASTBRANCH_11_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_12_FROM_IP is defined as MSR_LASTBRANCH_12_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_13_FROM_IP is defined as MSR_LASTBRANCH_13_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_14_FROM_IP is defined as MSR_LASTBRANCH_14_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_15_FROM_IP is defined as MSR_LASTBRANCH_15_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a021ed45684f6dbdfd5d274cd8bc0938b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_LASTBRANCH_15_TO_IP&#160;&#160;&#160;0x000006CF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n To IP (R/W) One of sixteen pairs of last branch record registers on the last branch record stack. This part of the stack contains pointers to the destination instruction.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a1cb450a89e351192fb25f89fb428c72c">MSR_NEHALEM_LASTBRANCH_0_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a1cb450a89e351192fb25f89fb428c72c">MSR_NEHALEM_LASTBRANCH_0_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_LASTBRANCH_0_TO_IP is defined as MSR_LASTBRANCH_0_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_1_TO_IP is defined as MSR_LASTBRANCH_1_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_2_TO_IP is defined as MSR_LASTBRANCH_2_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_3_TO_IP is defined as MSR_LASTBRANCH_3_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_4_TO_IP is defined as MSR_LASTBRANCH_4_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_5_TO_IP is defined as MSR_LASTBRANCH_5_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_6_TO_IP is defined as MSR_LASTBRANCH_6_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_7_TO_IP is defined as MSR_LASTBRANCH_7_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_8_TO_IP is defined as MSR_LASTBRANCH_8_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_9_TO_IP is defined as MSR_LASTBRANCH_9_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_10_TO_IP is defined as MSR_LASTBRANCH_10_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_11_TO_IP is defined as MSR_LASTBRANCH_11_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_12_TO_IP is defined as MSR_LASTBRANCH_12_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_13_TO_IP is defined as MSR_LASTBRANCH_13_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_14_TO_IP is defined as MSR_LASTBRANCH_14_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_15_TO_IP is defined as MSR_LASTBRANCH_15_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad868c32856e6022715db6bacb53f8611"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_LASTBRANCH_1_FROM_IP&#160;&#160;&#160;0x00000681</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n From IP (R/W) One of sixteen pairs of last branch record registers on the last branch record stack. The From_IP part of the stack contains pointers to the source instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.7.1 and record format in Section 17.4.8.1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a753d986b6e9961d71dc4d20a169fe12e">MSR_NEHALEM_LASTBRANCH_0_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a753d986b6e9961d71dc4d20a169fe12e">MSR_NEHALEM_LASTBRANCH_0_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_LASTBRANCH_0_FROM_IP is defined as MSR_LASTBRANCH_0_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_1_FROM_IP is defined as MSR_LASTBRANCH_1_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_2_FROM_IP is defined as MSR_LASTBRANCH_2_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_3_FROM_IP is defined as MSR_LASTBRANCH_3_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_4_FROM_IP is defined as MSR_LASTBRANCH_4_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_5_FROM_IP is defined as MSR_LASTBRANCH_5_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_6_FROM_IP is defined as MSR_LASTBRANCH_6_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_7_FROM_IP is defined as MSR_LASTBRANCH_7_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_8_FROM_IP is defined as MSR_LASTBRANCH_8_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_9_FROM_IP is defined as MSR_LASTBRANCH_9_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_10_FROM_IP is defined as MSR_LASTBRANCH_10_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_11_FROM_IP is defined as MSR_LASTBRANCH_11_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_12_FROM_IP is defined as MSR_LASTBRANCH_12_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_13_FROM_IP is defined as MSR_LASTBRANCH_13_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_14_FROM_IP is defined as MSR_LASTBRANCH_14_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_15_FROM_IP is defined as MSR_LASTBRANCH_15_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a0c6722c73647c5d39c1b5d7525fdf378"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_LASTBRANCH_1_TO_IP&#160;&#160;&#160;0x000006C1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n To IP (R/W) One of sixteen pairs of last branch record registers on the last branch record stack. This part of the stack contains pointers to the destination instruction.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a1cb450a89e351192fb25f89fb428c72c">MSR_NEHALEM_LASTBRANCH_0_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a1cb450a89e351192fb25f89fb428c72c">MSR_NEHALEM_LASTBRANCH_0_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_LASTBRANCH_0_TO_IP is defined as MSR_LASTBRANCH_0_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_1_TO_IP is defined as MSR_LASTBRANCH_1_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_2_TO_IP is defined as MSR_LASTBRANCH_2_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_3_TO_IP is defined as MSR_LASTBRANCH_3_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_4_TO_IP is defined as MSR_LASTBRANCH_4_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_5_TO_IP is defined as MSR_LASTBRANCH_5_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_6_TO_IP is defined as MSR_LASTBRANCH_6_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_7_TO_IP is defined as MSR_LASTBRANCH_7_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_8_TO_IP is defined as MSR_LASTBRANCH_8_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_9_TO_IP is defined as MSR_LASTBRANCH_9_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_10_TO_IP is defined as MSR_LASTBRANCH_10_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_11_TO_IP is defined as MSR_LASTBRANCH_11_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_12_TO_IP is defined as MSR_LASTBRANCH_12_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_13_TO_IP is defined as MSR_LASTBRANCH_13_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_14_TO_IP is defined as MSR_LASTBRANCH_14_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_15_TO_IP is defined as MSR_LASTBRANCH_15_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="adbb3bf65234cfded666f78a633e76fd1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_LASTBRANCH_2_FROM_IP&#160;&#160;&#160;0x00000682</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n From IP (R/W) One of sixteen pairs of last branch record registers on the last branch record stack. The From_IP part of the stack contains pointers to the source instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.7.1 and record format in Section 17.4.8.1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a753d986b6e9961d71dc4d20a169fe12e">MSR_NEHALEM_LASTBRANCH_0_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a753d986b6e9961d71dc4d20a169fe12e">MSR_NEHALEM_LASTBRANCH_0_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_LASTBRANCH_0_FROM_IP is defined as MSR_LASTBRANCH_0_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_1_FROM_IP is defined as MSR_LASTBRANCH_1_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_2_FROM_IP is defined as MSR_LASTBRANCH_2_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_3_FROM_IP is defined as MSR_LASTBRANCH_3_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_4_FROM_IP is defined as MSR_LASTBRANCH_4_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_5_FROM_IP is defined as MSR_LASTBRANCH_5_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_6_FROM_IP is defined as MSR_LASTBRANCH_6_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_7_FROM_IP is defined as MSR_LASTBRANCH_7_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_8_FROM_IP is defined as MSR_LASTBRANCH_8_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_9_FROM_IP is defined as MSR_LASTBRANCH_9_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_10_FROM_IP is defined as MSR_LASTBRANCH_10_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_11_FROM_IP is defined as MSR_LASTBRANCH_11_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_12_FROM_IP is defined as MSR_LASTBRANCH_12_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_13_FROM_IP is defined as MSR_LASTBRANCH_13_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_14_FROM_IP is defined as MSR_LASTBRANCH_14_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_15_FROM_IP is defined as MSR_LASTBRANCH_15_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aad652e09aefb8539b37ff79656c74d6e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_LASTBRANCH_2_TO_IP&#160;&#160;&#160;0x000006C2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n To IP (R/W) One of sixteen pairs of last branch record registers on the last branch record stack. This part of the stack contains pointers to the destination instruction.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a1cb450a89e351192fb25f89fb428c72c">MSR_NEHALEM_LASTBRANCH_0_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a1cb450a89e351192fb25f89fb428c72c">MSR_NEHALEM_LASTBRANCH_0_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_LASTBRANCH_0_TO_IP is defined as MSR_LASTBRANCH_0_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_1_TO_IP is defined as MSR_LASTBRANCH_1_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_2_TO_IP is defined as MSR_LASTBRANCH_2_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_3_TO_IP is defined as MSR_LASTBRANCH_3_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_4_TO_IP is defined as MSR_LASTBRANCH_4_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_5_TO_IP is defined as MSR_LASTBRANCH_5_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_6_TO_IP is defined as MSR_LASTBRANCH_6_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_7_TO_IP is defined as MSR_LASTBRANCH_7_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_8_TO_IP is defined as MSR_LASTBRANCH_8_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_9_TO_IP is defined as MSR_LASTBRANCH_9_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_10_TO_IP is defined as MSR_LASTBRANCH_10_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_11_TO_IP is defined as MSR_LASTBRANCH_11_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_12_TO_IP is defined as MSR_LASTBRANCH_12_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_13_TO_IP is defined as MSR_LASTBRANCH_13_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_14_TO_IP is defined as MSR_LASTBRANCH_14_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_15_TO_IP is defined as MSR_LASTBRANCH_15_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa41d7d8423a658b30f2d5a16c2b70304"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_LASTBRANCH_3_FROM_IP&#160;&#160;&#160;0x00000683</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n From IP (R/W) One of sixteen pairs of last branch record registers on the last branch record stack. The From_IP part of the stack contains pointers to the source instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.7.1 and record format in Section 17.4.8.1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a753d986b6e9961d71dc4d20a169fe12e">MSR_NEHALEM_LASTBRANCH_0_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a753d986b6e9961d71dc4d20a169fe12e">MSR_NEHALEM_LASTBRANCH_0_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_LASTBRANCH_0_FROM_IP is defined as MSR_LASTBRANCH_0_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_1_FROM_IP is defined as MSR_LASTBRANCH_1_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_2_FROM_IP is defined as MSR_LASTBRANCH_2_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_3_FROM_IP is defined as MSR_LASTBRANCH_3_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_4_FROM_IP is defined as MSR_LASTBRANCH_4_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_5_FROM_IP is defined as MSR_LASTBRANCH_5_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_6_FROM_IP is defined as MSR_LASTBRANCH_6_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_7_FROM_IP is defined as MSR_LASTBRANCH_7_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_8_FROM_IP is defined as MSR_LASTBRANCH_8_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_9_FROM_IP is defined as MSR_LASTBRANCH_9_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_10_FROM_IP is defined as MSR_LASTBRANCH_10_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_11_FROM_IP is defined as MSR_LASTBRANCH_11_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_12_FROM_IP is defined as MSR_LASTBRANCH_12_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_13_FROM_IP is defined as MSR_LASTBRANCH_13_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_14_FROM_IP is defined as MSR_LASTBRANCH_14_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_15_FROM_IP is defined as MSR_LASTBRANCH_15_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5376fc406aed1b054eda206009a01f0e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_LASTBRANCH_3_TO_IP&#160;&#160;&#160;0x000006C3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n To IP (R/W) One of sixteen pairs of last branch record registers on the last branch record stack. This part of the stack contains pointers to the destination instruction.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a1cb450a89e351192fb25f89fb428c72c">MSR_NEHALEM_LASTBRANCH_0_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a1cb450a89e351192fb25f89fb428c72c">MSR_NEHALEM_LASTBRANCH_0_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_LASTBRANCH_0_TO_IP is defined as MSR_LASTBRANCH_0_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_1_TO_IP is defined as MSR_LASTBRANCH_1_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_2_TO_IP is defined as MSR_LASTBRANCH_2_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_3_TO_IP is defined as MSR_LASTBRANCH_3_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_4_TO_IP is defined as MSR_LASTBRANCH_4_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_5_TO_IP is defined as MSR_LASTBRANCH_5_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_6_TO_IP is defined as MSR_LASTBRANCH_6_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_7_TO_IP is defined as MSR_LASTBRANCH_7_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_8_TO_IP is defined as MSR_LASTBRANCH_8_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_9_TO_IP is defined as MSR_LASTBRANCH_9_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_10_TO_IP is defined as MSR_LASTBRANCH_10_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_11_TO_IP is defined as MSR_LASTBRANCH_11_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_12_TO_IP is defined as MSR_LASTBRANCH_12_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_13_TO_IP is defined as MSR_LASTBRANCH_13_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_14_TO_IP is defined as MSR_LASTBRANCH_14_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_15_TO_IP is defined as MSR_LASTBRANCH_15_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae4dcb6625a21214dbaf5f8e51fce8bbb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_LASTBRANCH_4_FROM_IP&#160;&#160;&#160;0x00000684</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n From IP (R/W) One of sixteen pairs of last branch record registers on the last branch record stack. The From_IP part of the stack contains pointers to the source instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.7.1 and record format in Section 17.4.8.1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a753d986b6e9961d71dc4d20a169fe12e">MSR_NEHALEM_LASTBRANCH_0_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a753d986b6e9961d71dc4d20a169fe12e">MSR_NEHALEM_LASTBRANCH_0_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_LASTBRANCH_0_FROM_IP is defined as MSR_LASTBRANCH_0_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_1_FROM_IP is defined as MSR_LASTBRANCH_1_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_2_FROM_IP is defined as MSR_LASTBRANCH_2_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_3_FROM_IP is defined as MSR_LASTBRANCH_3_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_4_FROM_IP is defined as MSR_LASTBRANCH_4_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_5_FROM_IP is defined as MSR_LASTBRANCH_5_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_6_FROM_IP is defined as MSR_LASTBRANCH_6_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_7_FROM_IP is defined as MSR_LASTBRANCH_7_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_8_FROM_IP is defined as MSR_LASTBRANCH_8_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_9_FROM_IP is defined as MSR_LASTBRANCH_9_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_10_FROM_IP is defined as MSR_LASTBRANCH_10_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_11_FROM_IP is defined as MSR_LASTBRANCH_11_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_12_FROM_IP is defined as MSR_LASTBRANCH_12_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_13_FROM_IP is defined as MSR_LASTBRANCH_13_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_14_FROM_IP is defined as MSR_LASTBRANCH_14_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_15_FROM_IP is defined as MSR_LASTBRANCH_15_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a40a2e19c2a4ded69f989c9d15c1b73ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_LASTBRANCH_4_TO_IP&#160;&#160;&#160;0x000006C4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n To IP (R/W) One of sixteen pairs of last branch record registers on the last branch record stack. This part of the stack contains pointers to the destination instruction.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a1cb450a89e351192fb25f89fb428c72c">MSR_NEHALEM_LASTBRANCH_0_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a1cb450a89e351192fb25f89fb428c72c">MSR_NEHALEM_LASTBRANCH_0_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_LASTBRANCH_0_TO_IP is defined as MSR_LASTBRANCH_0_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_1_TO_IP is defined as MSR_LASTBRANCH_1_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_2_TO_IP is defined as MSR_LASTBRANCH_2_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_3_TO_IP is defined as MSR_LASTBRANCH_3_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_4_TO_IP is defined as MSR_LASTBRANCH_4_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_5_TO_IP is defined as MSR_LASTBRANCH_5_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_6_TO_IP is defined as MSR_LASTBRANCH_6_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_7_TO_IP is defined as MSR_LASTBRANCH_7_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_8_TO_IP is defined as MSR_LASTBRANCH_8_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_9_TO_IP is defined as MSR_LASTBRANCH_9_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_10_TO_IP is defined as MSR_LASTBRANCH_10_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_11_TO_IP is defined as MSR_LASTBRANCH_11_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_12_TO_IP is defined as MSR_LASTBRANCH_12_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_13_TO_IP is defined as MSR_LASTBRANCH_13_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_14_TO_IP is defined as MSR_LASTBRANCH_14_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_15_TO_IP is defined as MSR_LASTBRANCH_15_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a795f1b447476c678a1200d0533f1677c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_LASTBRANCH_5_FROM_IP&#160;&#160;&#160;0x00000685</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n From IP (R/W) One of sixteen pairs of last branch record registers on the last branch record stack. The From_IP part of the stack contains pointers to the source instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.7.1 and record format in Section 17.4.8.1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a753d986b6e9961d71dc4d20a169fe12e">MSR_NEHALEM_LASTBRANCH_0_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a753d986b6e9961d71dc4d20a169fe12e">MSR_NEHALEM_LASTBRANCH_0_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_LASTBRANCH_0_FROM_IP is defined as MSR_LASTBRANCH_0_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_1_FROM_IP is defined as MSR_LASTBRANCH_1_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_2_FROM_IP is defined as MSR_LASTBRANCH_2_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_3_FROM_IP is defined as MSR_LASTBRANCH_3_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_4_FROM_IP is defined as MSR_LASTBRANCH_4_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_5_FROM_IP is defined as MSR_LASTBRANCH_5_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_6_FROM_IP is defined as MSR_LASTBRANCH_6_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_7_FROM_IP is defined as MSR_LASTBRANCH_7_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_8_FROM_IP is defined as MSR_LASTBRANCH_8_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_9_FROM_IP is defined as MSR_LASTBRANCH_9_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_10_FROM_IP is defined as MSR_LASTBRANCH_10_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_11_FROM_IP is defined as MSR_LASTBRANCH_11_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_12_FROM_IP is defined as MSR_LASTBRANCH_12_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_13_FROM_IP is defined as MSR_LASTBRANCH_13_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_14_FROM_IP is defined as MSR_LASTBRANCH_14_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_15_FROM_IP is defined as MSR_LASTBRANCH_15_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a543ab9c39f2c8e9de1907aa4bc0e116a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_LASTBRANCH_5_TO_IP&#160;&#160;&#160;0x000006C5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n To IP (R/W) One of sixteen pairs of last branch record registers on the last branch record stack. This part of the stack contains pointers to the destination instruction.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a1cb450a89e351192fb25f89fb428c72c">MSR_NEHALEM_LASTBRANCH_0_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a1cb450a89e351192fb25f89fb428c72c">MSR_NEHALEM_LASTBRANCH_0_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_LASTBRANCH_0_TO_IP is defined as MSR_LASTBRANCH_0_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_1_TO_IP is defined as MSR_LASTBRANCH_1_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_2_TO_IP is defined as MSR_LASTBRANCH_2_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_3_TO_IP is defined as MSR_LASTBRANCH_3_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_4_TO_IP is defined as MSR_LASTBRANCH_4_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_5_TO_IP is defined as MSR_LASTBRANCH_5_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_6_TO_IP is defined as MSR_LASTBRANCH_6_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_7_TO_IP is defined as MSR_LASTBRANCH_7_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_8_TO_IP is defined as MSR_LASTBRANCH_8_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_9_TO_IP is defined as MSR_LASTBRANCH_9_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_10_TO_IP is defined as MSR_LASTBRANCH_10_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_11_TO_IP is defined as MSR_LASTBRANCH_11_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_12_TO_IP is defined as MSR_LASTBRANCH_12_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_13_TO_IP is defined as MSR_LASTBRANCH_13_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_14_TO_IP is defined as MSR_LASTBRANCH_14_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_15_TO_IP is defined as MSR_LASTBRANCH_15_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a94c8a82223e8efb7039bdea24b6b1449"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_LASTBRANCH_6_FROM_IP&#160;&#160;&#160;0x00000686</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n From IP (R/W) One of sixteen pairs of last branch record registers on the last branch record stack. The From_IP part of the stack contains pointers to the source instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.7.1 and record format in Section 17.4.8.1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a753d986b6e9961d71dc4d20a169fe12e">MSR_NEHALEM_LASTBRANCH_0_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a753d986b6e9961d71dc4d20a169fe12e">MSR_NEHALEM_LASTBRANCH_0_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_LASTBRANCH_0_FROM_IP is defined as MSR_LASTBRANCH_0_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_1_FROM_IP is defined as MSR_LASTBRANCH_1_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_2_FROM_IP is defined as MSR_LASTBRANCH_2_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_3_FROM_IP is defined as MSR_LASTBRANCH_3_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_4_FROM_IP is defined as MSR_LASTBRANCH_4_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_5_FROM_IP is defined as MSR_LASTBRANCH_5_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_6_FROM_IP is defined as MSR_LASTBRANCH_6_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_7_FROM_IP is defined as MSR_LASTBRANCH_7_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_8_FROM_IP is defined as MSR_LASTBRANCH_8_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_9_FROM_IP is defined as MSR_LASTBRANCH_9_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_10_FROM_IP is defined as MSR_LASTBRANCH_10_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_11_FROM_IP is defined as MSR_LASTBRANCH_11_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_12_FROM_IP is defined as MSR_LASTBRANCH_12_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_13_FROM_IP is defined as MSR_LASTBRANCH_13_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_14_FROM_IP is defined as MSR_LASTBRANCH_14_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_15_FROM_IP is defined as MSR_LASTBRANCH_15_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a4eea128cdfa233111026081aa8381706"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_LASTBRANCH_6_TO_IP&#160;&#160;&#160;0x000006C6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n To IP (R/W) One of sixteen pairs of last branch record registers on the last branch record stack. This part of the stack contains pointers to the destination instruction.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a1cb450a89e351192fb25f89fb428c72c">MSR_NEHALEM_LASTBRANCH_0_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a1cb450a89e351192fb25f89fb428c72c">MSR_NEHALEM_LASTBRANCH_0_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_LASTBRANCH_0_TO_IP is defined as MSR_LASTBRANCH_0_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_1_TO_IP is defined as MSR_LASTBRANCH_1_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_2_TO_IP is defined as MSR_LASTBRANCH_2_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_3_TO_IP is defined as MSR_LASTBRANCH_3_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_4_TO_IP is defined as MSR_LASTBRANCH_4_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_5_TO_IP is defined as MSR_LASTBRANCH_5_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_6_TO_IP is defined as MSR_LASTBRANCH_6_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_7_TO_IP is defined as MSR_LASTBRANCH_7_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_8_TO_IP is defined as MSR_LASTBRANCH_8_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_9_TO_IP is defined as MSR_LASTBRANCH_9_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_10_TO_IP is defined as MSR_LASTBRANCH_10_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_11_TO_IP is defined as MSR_LASTBRANCH_11_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_12_TO_IP is defined as MSR_LASTBRANCH_12_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_13_TO_IP is defined as MSR_LASTBRANCH_13_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_14_TO_IP is defined as MSR_LASTBRANCH_14_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_15_TO_IP is defined as MSR_LASTBRANCH_15_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a23c53011d4d0cf475a7f97f5e35df7a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_LASTBRANCH_7_FROM_IP&#160;&#160;&#160;0x00000687</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n From IP (R/W) One of sixteen pairs of last branch record registers on the last branch record stack. The From_IP part of the stack contains pointers to the source instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.7.1 and record format in Section 17.4.8.1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a753d986b6e9961d71dc4d20a169fe12e">MSR_NEHALEM_LASTBRANCH_0_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a753d986b6e9961d71dc4d20a169fe12e">MSR_NEHALEM_LASTBRANCH_0_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_LASTBRANCH_0_FROM_IP is defined as MSR_LASTBRANCH_0_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_1_FROM_IP is defined as MSR_LASTBRANCH_1_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_2_FROM_IP is defined as MSR_LASTBRANCH_2_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_3_FROM_IP is defined as MSR_LASTBRANCH_3_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_4_FROM_IP is defined as MSR_LASTBRANCH_4_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_5_FROM_IP is defined as MSR_LASTBRANCH_5_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_6_FROM_IP is defined as MSR_LASTBRANCH_6_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_7_FROM_IP is defined as MSR_LASTBRANCH_7_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_8_FROM_IP is defined as MSR_LASTBRANCH_8_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_9_FROM_IP is defined as MSR_LASTBRANCH_9_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_10_FROM_IP is defined as MSR_LASTBRANCH_10_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_11_FROM_IP is defined as MSR_LASTBRANCH_11_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_12_FROM_IP is defined as MSR_LASTBRANCH_12_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_13_FROM_IP is defined as MSR_LASTBRANCH_13_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_14_FROM_IP is defined as MSR_LASTBRANCH_14_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_15_FROM_IP is defined as MSR_LASTBRANCH_15_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ace616ee6845e7d6700ac821b8b7fadc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_LASTBRANCH_7_TO_IP&#160;&#160;&#160;0x000006C7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n To IP (R/W) One of sixteen pairs of last branch record registers on the last branch record stack. This part of the stack contains pointers to the destination instruction.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a1cb450a89e351192fb25f89fb428c72c">MSR_NEHALEM_LASTBRANCH_0_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a1cb450a89e351192fb25f89fb428c72c">MSR_NEHALEM_LASTBRANCH_0_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_LASTBRANCH_0_TO_IP is defined as MSR_LASTBRANCH_0_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_1_TO_IP is defined as MSR_LASTBRANCH_1_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_2_TO_IP is defined as MSR_LASTBRANCH_2_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_3_TO_IP is defined as MSR_LASTBRANCH_3_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_4_TO_IP is defined as MSR_LASTBRANCH_4_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_5_TO_IP is defined as MSR_LASTBRANCH_5_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_6_TO_IP is defined as MSR_LASTBRANCH_6_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_7_TO_IP is defined as MSR_LASTBRANCH_7_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_8_TO_IP is defined as MSR_LASTBRANCH_8_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_9_TO_IP is defined as MSR_LASTBRANCH_9_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_10_TO_IP is defined as MSR_LASTBRANCH_10_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_11_TO_IP is defined as MSR_LASTBRANCH_11_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_12_TO_IP is defined as MSR_LASTBRANCH_12_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_13_TO_IP is defined as MSR_LASTBRANCH_13_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_14_TO_IP is defined as MSR_LASTBRANCH_14_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_15_TO_IP is defined as MSR_LASTBRANCH_15_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a52fb2b6ec90094f4c50757037c08ab59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_LASTBRANCH_8_FROM_IP&#160;&#160;&#160;0x00000688</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n From IP (R/W) One of sixteen pairs of last branch record registers on the last branch record stack. The From_IP part of the stack contains pointers to the source instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.7.1 and record format in Section 17.4.8.1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a753d986b6e9961d71dc4d20a169fe12e">MSR_NEHALEM_LASTBRANCH_0_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a753d986b6e9961d71dc4d20a169fe12e">MSR_NEHALEM_LASTBRANCH_0_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_LASTBRANCH_0_FROM_IP is defined as MSR_LASTBRANCH_0_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_1_FROM_IP is defined as MSR_LASTBRANCH_1_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_2_FROM_IP is defined as MSR_LASTBRANCH_2_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_3_FROM_IP is defined as MSR_LASTBRANCH_3_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_4_FROM_IP is defined as MSR_LASTBRANCH_4_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_5_FROM_IP is defined as MSR_LASTBRANCH_5_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_6_FROM_IP is defined as MSR_LASTBRANCH_6_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_7_FROM_IP is defined as MSR_LASTBRANCH_7_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_8_FROM_IP is defined as MSR_LASTBRANCH_8_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_9_FROM_IP is defined as MSR_LASTBRANCH_9_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_10_FROM_IP is defined as MSR_LASTBRANCH_10_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_11_FROM_IP is defined as MSR_LASTBRANCH_11_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_12_FROM_IP is defined as MSR_LASTBRANCH_12_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_13_FROM_IP is defined as MSR_LASTBRANCH_13_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_14_FROM_IP is defined as MSR_LASTBRANCH_14_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_15_FROM_IP is defined as MSR_LASTBRANCH_15_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a547368958543ae2284aabc3eda55e987"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_LASTBRANCH_8_TO_IP&#160;&#160;&#160;0x000006C8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n To IP (R/W) One of sixteen pairs of last branch record registers on the last branch record stack. This part of the stack contains pointers to the destination instruction.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a1cb450a89e351192fb25f89fb428c72c">MSR_NEHALEM_LASTBRANCH_0_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a1cb450a89e351192fb25f89fb428c72c">MSR_NEHALEM_LASTBRANCH_0_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_LASTBRANCH_0_TO_IP is defined as MSR_LASTBRANCH_0_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_1_TO_IP is defined as MSR_LASTBRANCH_1_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_2_TO_IP is defined as MSR_LASTBRANCH_2_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_3_TO_IP is defined as MSR_LASTBRANCH_3_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_4_TO_IP is defined as MSR_LASTBRANCH_4_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_5_TO_IP is defined as MSR_LASTBRANCH_5_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_6_TO_IP is defined as MSR_LASTBRANCH_6_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_7_TO_IP is defined as MSR_LASTBRANCH_7_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_8_TO_IP is defined as MSR_LASTBRANCH_8_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_9_TO_IP is defined as MSR_LASTBRANCH_9_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_10_TO_IP is defined as MSR_LASTBRANCH_10_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_11_TO_IP is defined as MSR_LASTBRANCH_11_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_12_TO_IP is defined as MSR_LASTBRANCH_12_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_13_TO_IP is defined as MSR_LASTBRANCH_13_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_14_TO_IP is defined as MSR_LASTBRANCH_14_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_15_TO_IP is defined as MSR_LASTBRANCH_15_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5724dc59e9cc7c84224e4778c08cf98d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_LASTBRANCH_9_FROM_IP&#160;&#160;&#160;0x00000689</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n From IP (R/W) One of sixteen pairs of last branch record registers on the last branch record stack. The From_IP part of the stack contains pointers to the source instruction. See also: - Last Branch Record Stack TOS at 1C9H - Section 17.7.1 and record format in Section 17.4.8.1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a753d986b6e9961d71dc4d20a169fe12e">MSR_NEHALEM_LASTBRANCH_0_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a753d986b6e9961d71dc4d20a169fe12e">MSR_NEHALEM_LASTBRANCH_0_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_LASTBRANCH_0_FROM_IP is defined as MSR_LASTBRANCH_0_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_1_FROM_IP is defined as MSR_LASTBRANCH_1_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_2_FROM_IP is defined as MSR_LASTBRANCH_2_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_3_FROM_IP is defined as MSR_LASTBRANCH_3_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_4_FROM_IP is defined as MSR_LASTBRANCH_4_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_5_FROM_IP is defined as MSR_LASTBRANCH_5_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_6_FROM_IP is defined as MSR_LASTBRANCH_6_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_7_FROM_IP is defined as MSR_LASTBRANCH_7_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_8_FROM_IP is defined as MSR_LASTBRANCH_8_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_9_FROM_IP is defined as MSR_LASTBRANCH_9_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_10_FROM_IP is defined as MSR_LASTBRANCH_10_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_11_FROM_IP is defined as MSR_LASTBRANCH_11_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_12_FROM_IP is defined as MSR_LASTBRANCH_12_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_13_FROM_IP is defined as MSR_LASTBRANCH_13_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_14_FROM_IP is defined as MSR_LASTBRANCH_14_FROM_IP in SDM. MSR_NEHALEM_LASTBRANCH_15_FROM_IP is defined as MSR_LASTBRANCH_15_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a61138ba42866447af54be58a3bc5c776"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_LASTBRANCH_9_TO_IP&#160;&#160;&#160;0x000006C9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record n To IP (R/W) One of sixteen pairs of last branch record registers on the last branch record stack. This part of the stack contains pointers to the destination instruction.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a1cb450a89e351192fb25f89fb428c72c">MSR_NEHALEM_LASTBRANCH_0_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a1cb450a89e351192fb25f89fb428c72c">MSR_NEHALEM_LASTBRANCH_0_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_LASTBRANCH_0_TO_IP is defined as MSR_LASTBRANCH_0_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_1_TO_IP is defined as MSR_LASTBRANCH_1_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_2_TO_IP is defined as MSR_LASTBRANCH_2_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_3_TO_IP is defined as MSR_LASTBRANCH_3_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_4_TO_IP is defined as MSR_LASTBRANCH_4_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_5_TO_IP is defined as MSR_LASTBRANCH_5_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_6_TO_IP is defined as MSR_LASTBRANCH_6_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_7_TO_IP is defined as MSR_LASTBRANCH_7_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_8_TO_IP is defined as MSR_LASTBRANCH_8_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_9_TO_IP is defined as MSR_LASTBRANCH_9_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_10_TO_IP is defined as MSR_LASTBRANCH_10_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_11_TO_IP is defined as MSR_LASTBRANCH_11_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_12_TO_IP is defined as MSR_LASTBRANCH_12_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_13_TO_IP is defined as MSR_LASTBRANCH_13_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_14_TO_IP is defined as MSR_LASTBRANCH_14_TO_IP in SDM. MSR_NEHALEM_LASTBRANCH_15_TO_IP is defined as MSR_LASTBRANCH_15_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a1904e7f44d37f023d4282b030f8fb0e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_LASTBRANCH_TOS&#160;&#160;&#160;0x000001C9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Branch Record Stack TOS (R/W) Contains an index (bits 0-3) that points to the MSR containing the most recent branch record. See MSR_LASTBRANCH_0_FROM_IP (at 680H).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_LASTBRANCH_TOS (0x000001C9) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a1904e7f44d37f023d4282b030f8fb0e1">MSR_NEHALEM_LASTBRANCH_TOS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a1904e7f44d37f023d4282b030f8fb0e1">MSR_NEHALEM_LASTBRANCH_TOS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_LASTBRANCH_TOS is defined as MSR_LASTBRANCH_TOS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="abdd364155f0f05f12abafdf9fd94c14d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_LBR_SELECT&#160;&#160;&#160;0x000001C8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core. Last Branch Record Filtering Select Register (R/W) See Section 17.9.2, "Filtering of Last Branch Records.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_LBR_SELECT (0x000001C8) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___n_e_h_a_l_e_m___l_b_r___s_e_l_e_c_t___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_LBR_SELECT_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___n_e_h_a_l_e_m___l_b_r___s_e_l_e_c_t___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_LBR_SELECT_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___n_e_h_a_l_e_m___l_b_r___s_e_l_e_c_t___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_LBR_SELECT_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___n_e_h_a_l_e_m___l_b_r___s_e_l_e_c_t___r_e_g_i_s_t_e_r.html#ac9bcf8319cc64962e9ff45c29672fa2d">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#abdd364155f0f05f12abafdf9fd94c14d">MSR_NEHALEM_LBR_SELECT</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#abdd364155f0f05f12abafdf9fd94c14d">MSR_NEHALEM_LBR_SELECT</a>, Msr.<a class="code" href="union_m_s_r___n_e_h_a_l_e_m___l_b_r___s_e_l_e_c_t___r_e_g_i_s_t_e_r.html#ac9bcf8319cc64962e9ff45c29672fa2d">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_LBR_SELECT is defined as MSR_LBR_SELECT in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad45f5a8e32bc789fd404092d17f80f8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_LER_FROM_LIP&#160;&#160;&#160;0x000001DD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Exception Record From Linear IP (R) Contains a pointer to the last branch instruction that the processor executed prior to the last exception that was generated or the last interrupt that was handled.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_LER_FROM_LIP (0x000001DD) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ad45f5a8e32bc789fd404092d17f80f8e">MSR_NEHALEM_LER_FROM_LIP</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_LER_FROM_LIP is defined as MSR_LER_FROM_LIP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af9ba746aa2f0b3db2fcc67fedf00f25c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_LER_TO_LIP&#160;&#160;&#160;0x000001DE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Last Exception Record To Linear IP (R) This area contains a pointer to the target of the last branch instruction that the processor executed prior to the last exception that was generated or the last interrupt that was handled.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_LER_TO_LIP (0x000001DE) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#af9ba746aa2f0b3db2fcc67fedf00f25c">MSR_NEHALEM_LER_TO_LIP</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_LER_TO_LIP is defined as MSR_LER_TO_LIP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa76f2b6b96abd91a1d594f6ce6e88f8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_M0_PMON_ADDR_MASK&#160;&#160;&#160;0x00000E56</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore M-box 0 perfmon local box address mask MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_M0_PMON_ADDR_MASK (0x00000E56) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aa76f2b6b96abd91a1d594f6ce6e88f8e">MSR_NEHALEM_M0_PMON_ADDR_MASK</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aa76f2b6b96abd91a1d594f6ce6e88f8e">MSR_NEHALEM_M0_PMON_ADDR_MASK</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_M0_PMON_ADDR_MASK is defined as MSR_M0_PMON_ADDR_MASK in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2fd95ba164b9feaa86ff2bdf9e6b6a29"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_M0_PMON_ADDR_MATCH&#160;&#160;&#160;0x00000E55</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore M-box 0 perfmon local box address match MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_M0_PMON_ADDR_MATCH (0x00000E55) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a2fd95ba164b9feaa86ff2bdf9e6b6a29">MSR_NEHALEM_M0_PMON_ADDR_MATCH</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a2fd95ba164b9feaa86ff2bdf9e6b6a29">MSR_NEHALEM_M0_PMON_ADDR_MATCH</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_M0_PMON_ADDR_MATCH is defined as MSR_M0_PMON_ADDR_MATCH in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac9904023acd16e38480ff76744f789bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_M0_PMON_BOX_CTRL&#160;&#160;&#160;0x00000CA0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore M-box 0 perfmon local box control MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_M0_PMON_BOX_CTRL (0x00000CA0) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ac9904023acd16e38480ff76744f789bd">MSR_NEHALEM_M0_PMON_BOX_CTRL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ac9904023acd16e38480ff76744f789bd">MSR_NEHALEM_M0_PMON_BOX_CTRL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_M0_PMON_BOX_CTRL is defined as MSR_M0_PMON_BOX_CTRL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a26d4de77495b5ad8cda7bf3f8cd1955d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_M0_PMON_BOX_OVF_CTRL&#160;&#160;&#160;0x00000CA2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore M-box 0 perfmon local box overflow control MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_M0_PMON_BOX_OVF_CTRL (0x00000CA2) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a26d4de77495b5ad8cda7bf3f8cd1955d">MSR_NEHALEM_M0_PMON_BOX_OVF_CTRL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a26d4de77495b5ad8cda7bf3f8cd1955d">MSR_NEHALEM_M0_PMON_BOX_OVF_CTRL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_M0_PMON_BOX_OVF_CTRL is defined as MSR_M0_PMON_BOX_OVF_CTRL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac8d1fca107e420366eb6208fad51494f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_M0_PMON_BOX_STATUS&#160;&#160;&#160;0x00000CA1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore M-box 0 perfmon local box status MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_M0_PMON_BOX_STATUS (0x00000CA1) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ac8d1fca107e420366eb6208fad51494f">MSR_NEHALEM_M0_PMON_BOX_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ac8d1fca107e420366eb6208fad51494f">MSR_NEHALEM_M0_PMON_BOX_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_M0_PMON_BOX_STATUS is defined as MSR_M0_PMON_BOX_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa926aaa93788854a0db34445580139b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_M0_PMON_CTR0&#160;&#160;&#160;0x00000CB1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore M-box 0 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_M0_PMON_CTR0 (0x00000CB1) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aa926aaa93788854a0db34445580139b6">MSR_NEHALEM_M0_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aa926aaa93788854a0db34445580139b6">MSR_NEHALEM_M0_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_M0_PMON_CTR0 is defined as MSR_M0_PMON_CTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af625d9a8cf9d057741a643d74ddfa92a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_M0_PMON_CTR1&#160;&#160;&#160;0x00000CB3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore M-box 0 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_M0_PMON_CTR1 (0x00000CB3) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#af625d9a8cf9d057741a643d74ddfa92a">MSR_NEHALEM_M0_PMON_CTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#af625d9a8cf9d057741a643d74ddfa92a">MSR_NEHALEM_M0_PMON_CTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_M0_PMON_CTR1 is defined as MSR_M0_PMON_CTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aff0e62febafd499f44b059ca845a54b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_M0_PMON_CTR2&#160;&#160;&#160;0x00000CB5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore M-box 0 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_M0_PMON_CTR2 (0x00000CB5) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aff0e62febafd499f44b059ca845a54b3">MSR_NEHALEM_M0_PMON_CTR2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aff0e62febafd499f44b059ca845a54b3">MSR_NEHALEM_M0_PMON_CTR2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_M0_PMON_CTR2 is defined as MSR_M0_PMON_CTR2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a87f8bad27c3e92d6f09a2c6bf936ff84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_M0_PMON_CTR3&#160;&#160;&#160;0x00000CB7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore M-box 0 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_M0_PMON_CTR3 (0x00000CB7) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a87f8bad27c3e92d6f09a2c6bf936ff84">MSR_NEHALEM_M0_PMON_CTR3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a87f8bad27c3e92d6f09a2c6bf936ff84">MSR_NEHALEM_M0_PMON_CTR3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_M0_PMON_CTR3 is defined as MSR_M0_PMON_CTR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="addab429a140508e7ee4284f12bc5f07d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_M0_PMON_CTR4&#160;&#160;&#160;0x00000CB9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore M-box 0 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_M0_PMON_CTR4 (0x00000CB9) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#addab429a140508e7ee4284f12bc5f07d">MSR_NEHALEM_M0_PMON_CTR4</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#addab429a140508e7ee4284f12bc5f07d">MSR_NEHALEM_M0_PMON_CTR4</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_M0_PMON_CTR4 is defined as MSR_M0_PMON_CTR4 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a39401dda128c484f3825f9692660a425"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_M0_PMON_CTR5&#160;&#160;&#160;0x00000CBB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore M-box 0 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_M0_PMON_CTR5 (0x00000CBB) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a39401dda128c484f3825f9692660a425">MSR_NEHALEM_M0_PMON_CTR5</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a39401dda128c484f3825f9692660a425">MSR_NEHALEM_M0_PMON_CTR5</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_M0_PMON_CTR5 is defined as MSR_M0_PMON_CTR5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a94bcbdf00c53e25235c1f603619bbb8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_M0_PMON_DSP&#160;&#160;&#160;0x00000CA5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore M-box 0 perfmon DSP unit select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_M0_PMON_DSP (0x00000CA5) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a94bcbdf00c53e25235c1f603619bbb8a">MSR_NEHALEM_M0_PMON_DSP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a94bcbdf00c53e25235c1f603619bbb8a">MSR_NEHALEM_M0_PMON_DSP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_M0_PMON_DSP is defined as MSR_M0_PMON_DSP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a9a895a61890545df365656827785a3d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_M0_PMON_EVNT_SEL0&#160;&#160;&#160;0x00000CB0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore M-box 0 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_M0_PMON_EVNT_SEL0 (0x00000CB0) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a9a895a61890545df365656827785a3d8">MSR_NEHALEM_M0_PMON_EVNT_SEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a9a895a61890545df365656827785a3d8">MSR_NEHALEM_M0_PMON_EVNT_SEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_M0_PMON_EVNT_SEL0 is defined as MSR_M0_PMON_EVNT_SEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a39bb83bd350d6425497c3ca4801ed44f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_M0_PMON_EVNT_SEL1&#160;&#160;&#160;0x00000CB2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore M-box 0 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_M0_PMON_EVNT_SEL1 (0x00000CB2) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a39bb83bd350d6425497c3ca4801ed44f">MSR_NEHALEM_M0_PMON_EVNT_SEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a39bb83bd350d6425497c3ca4801ed44f">MSR_NEHALEM_M0_PMON_EVNT_SEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_M0_PMON_EVNT_SEL1 is defined as MSR_M0_PMON_EVNT_SEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a726499831ab1e4c2e0bf477daed1d975"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_M0_PMON_EVNT_SEL2&#160;&#160;&#160;0x00000CB4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore M-box 0 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_M0_PMON_EVNT_SEL2 (0x00000CB4) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a726499831ab1e4c2e0bf477daed1d975">MSR_NEHALEM_M0_PMON_EVNT_SEL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a726499831ab1e4c2e0bf477daed1d975">MSR_NEHALEM_M0_PMON_EVNT_SEL2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_M0_PMON_EVNT_SEL2 is defined as MSR_M0_PMON_EVNT_SEL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a9a28d33860d8773490f196e26d6fca9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_M0_PMON_EVNT_SEL3&#160;&#160;&#160;0x00000CB6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore M-box 0 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_M0_PMON_EVNT_SEL3 (0x00000CB6) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a9a28d33860d8773490f196e26d6fca9d">MSR_NEHALEM_M0_PMON_EVNT_SEL3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a9a28d33860d8773490f196e26d6fca9d">MSR_NEHALEM_M0_PMON_EVNT_SEL3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_M0_PMON_EVNT_SEL3 is defined as MSR_M0_PMON_EVNT_SEL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad1ca9cf11e6f9a3634b9804ea9d671c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_M0_PMON_EVNT_SEL4&#160;&#160;&#160;0x00000CB8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore M-box 0 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_M0_PMON_EVNT_SEL4 (0x00000CB8) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ad1ca9cf11e6f9a3634b9804ea9d671c5">MSR_NEHALEM_M0_PMON_EVNT_SEL4</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ad1ca9cf11e6f9a3634b9804ea9d671c5">MSR_NEHALEM_M0_PMON_EVNT_SEL4</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_M0_PMON_EVNT_SEL4 is defined as MSR_M0_PMON_EVNT_SEL4 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5a62ee2820cfe26d5f8b5a5df736eef9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_M0_PMON_EVNT_SEL5&#160;&#160;&#160;0x00000CBA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore M-box 0 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_M0_PMON_EVNT_SEL5 (0x00000CBA) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a5a62ee2820cfe26d5f8b5a5df736eef9">MSR_NEHALEM_M0_PMON_EVNT_SEL5</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a5a62ee2820cfe26d5f8b5a5df736eef9">MSR_NEHALEM_M0_PMON_EVNT_SEL5</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_M0_PMON_EVNT_SEL5 is defined as MSR_M0_PMON_EVNT_SEL5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab848ed24a86d7653cd92e1dba134e3c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_M0_PMON_ISS&#160;&#160;&#160;0x00000CA6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore M-box 0 perfmon ISS unit select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_M0_PMON_ISS (0x00000CA6) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ab848ed24a86d7653cd92e1dba134e3c5">MSR_NEHALEM_M0_PMON_ISS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ab848ed24a86d7653cd92e1dba134e3c5">MSR_NEHALEM_M0_PMON_ISS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_M0_PMON_ISS is defined as MSR_M0_PMON_ISS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a9d0004c17353047b69bf98cc8f6ac840"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_M0_PMON_MAP&#160;&#160;&#160;0x00000CA7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore M-box 0 perfmon MAP unit select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_M0_PMON_MAP (0x00000CA7) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a9d0004c17353047b69bf98cc8f6ac840">MSR_NEHALEM_M0_PMON_MAP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a9d0004c17353047b69bf98cc8f6ac840">MSR_NEHALEM_M0_PMON_MAP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_M0_PMON_MAP is defined as MSR_M0_PMON_MAP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac0a0171b7e18abf5a8bfc69d53f7f778"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_M0_PMON_MM_CONFIG&#160;&#160;&#160;0x00000E54</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore M-box 0 perfmon local box address match/mask config MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_M0_PMON_MM_CONFIG (0x00000E54) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ac0a0171b7e18abf5a8bfc69d53f7f778">MSR_NEHALEM_M0_PMON_MM_CONFIG</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ac0a0171b7e18abf5a8bfc69d53f7f778">MSR_NEHALEM_M0_PMON_MM_CONFIG</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_M0_PMON_MM_CONFIG is defined as MSR_M0_PMON_MM_CONFIG in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab37d5e24f3addc9bc50c962f9d6ecc9b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_M0_PMON_MSC_THR&#160;&#160;&#160;0x00000CA8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore M-box 0 perfmon MIC THR select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_M0_PMON_MSC_THR (0x00000CA8) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ab37d5e24f3addc9bc50c962f9d6ecc9b">MSR_NEHALEM_M0_PMON_MSC_THR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ab37d5e24f3addc9bc50c962f9d6ecc9b">MSR_NEHALEM_M0_PMON_MSC_THR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_M0_PMON_MSC_THR is defined as MSR_M0_PMON_MSC_THR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a3ccae6870733266afb91462e2029a7bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_M0_PMON_PGT&#160;&#160;&#160;0x00000CA9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore M-box 0 perfmon PGT unit select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_M0_PMON_PGT (0x00000CA9) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a3ccae6870733266afb91462e2029a7bb">MSR_NEHALEM_M0_PMON_PGT</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a3ccae6870733266afb91462e2029a7bb">MSR_NEHALEM_M0_PMON_PGT</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_M0_PMON_PGT is defined as MSR_M0_PMON_PGT in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a172baed2139b6aef86ce1761d2471a2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_M0_PMON_PLD&#160;&#160;&#160;0x00000CAA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore M-box 0 perfmon PLD unit select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_M0_PMON_PLD (0x00000CAA) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a172baed2139b6aef86ce1761d2471a2c">MSR_NEHALEM_M0_PMON_PLD</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a172baed2139b6aef86ce1761d2471a2c">MSR_NEHALEM_M0_PMON_PLD</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_M0_PMON_PLD is defined as MSR_M0_PMON_PLD in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2943ef6620d3c0b182daeff5a9450e9a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_M0_PMON_TIMESTAMP&#160;&#160;&#160;0x00000CA4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore M-box 0 perfmon time stamp unit select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_M0_PMON_TIMESTAMP (0x00000CA4) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a2943ef6620d3c0b182daeff5a9450e9a">MSR_NEHALEM_M0_PMON_TIMESTAMP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a2943ef6620d3c0b182daeff5a9450e9a">MSR_NEHALEM_M0_PMON_TIMESTAMP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_M0_PMON_TIMESTAMP is defined as MSR_M0_PMON_TIMESTAMP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a955fbeb779c6a5ed53da2032fc63af18"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_M0_PMON_ZDP&#160;&#160;&#160;0x00000CAB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore M-box 0 perfmon ZDP unit select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_M0_PMON_ZDP (0x00000CAB) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a955fbeb779c6a5ed53da2032fc63af18">MSR_NEHALEM_M0_PMON_ZDP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a955fbeb779c6a5ed53da2032fc63af18">MSR_NEHALEM_M0_PMON_ZDP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_M0_PMON_ZDP is defined as MSR_M0_PMON_ZDP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a4661a64b100e17ade16a92951b5cdf30"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_M1_PMON_ADDR_MASK&#160;&#160;&#160;0x00000E5E</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore M-box 1 perfmon local box address mask MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_M1_PMON_ADDR_MASK (0x00000E5E) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a4661a64b100e17ade16a92951b5cdf30">MSR_NEHALEM_M1_PMON_ADDR_MASK</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a4661a64b100e17ade16a92951b5cdf30">MSR_NEHALEM_M1_PMON_ADDR_MASK</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_M1_PMON_ADDR_MASK is defined as MSR_M1_PMON_ADDR_MASK in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af913cf0d3e77391de3b6bc552186ff37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_M1_PMON_ADDR_MATCH&#160;&#160;&#160;0x00000E5D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore M-box 1 perfmon local box address match MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_M1_PMON_ADDR_MATCH (0x00000E5D) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#af913cf0d3e77391de3b6bc552186ff37">MSR_NEHALEM_M1_PMON_ADDR_MATCH</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#af913cf0d3e77391de3b6bc552186ff37">MSR_NEHALEM_M1_PMON_ADDR_MATCH</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_M1_PMON_ADDR_MATCH is defined as MSR_M1_PMON_ADDR_MATCH in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af64f35d6289a62a19f0f282150df403b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_M1_PMON_BOX_CTRL&#160;&#160;&#160;0x00000CE0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore M-box 1 perfmon local box control MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_M1_PMON_BOX_CTRL (0x00000CE0) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#af64f35d6289a62a19f0f282150df403b">MSR_NEHALEM_M1_PMON_BOX_CTRL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#af64f35d6289a62a19f0f282150df403b">MSR_NEHALEM_M1_PMON_BOX_CTRL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_M1_PMON_BOX_CTRL is defined as MSR_M1_PMON_BOX_CTRL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a4dcd4f7968f6403cbed07610b0eea83d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_M1_PMON_BOX_OVF_CTRL&#160;&#160;&#160;0x00000CE2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore M-box 1 perfmon local box overflow control MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_M1_PMON_BOX_OVF_CTRL (0x00000CE2) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a4dcd4f7968f6403cbed07610b0eea83d">MSR_NEHALEM_M1_PMON_BOX_OVF_CTRL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a4dcd4f7968f6403cbed07610b0eea83d">MSR_NEHALEM_M1_PMON_BOX_OVF_CTRL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_M1_PMON_BOX_OVF_CTRL is defined as MSR_M1_PMON_BOX_OVF_CTRL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5af5ca60981fa2101e6f5670173f379a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_M1_PMON_BOX_STATUS&#160;&#160;&#160;0x00000CE1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore M-box 1 perfmon local box status MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_M1_PMON_BOX_STATUS (0x00000CE1) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a5af5ca60981fa2101e6f5670173f379a">MSR_NEHALEM_M1_PMON_BOX_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a5af5ca60981fa2101e6f5670173f379a">MSR_NEHALEM_M1_PMON_BOX_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_M1_PMON_BOX_STATUS is defined as MSR_M1_PMON_BOX_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aab1bed5c30168fc3bc6b8effc6851a90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_M1_PMON_CTR0&#160;&#160;&#160;0x00000CF1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore M-box 1 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_M1_PMON_CTR0 (0x00000CF1) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aab1bed5c30168fc3bc6b8effc6851a90">MSR_NEHALEM_M1_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aab1bed5c30168fc3bc6b8effc6851a90">MSR_NEHALEM_M1_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_M1_PMON_CTR0 is defined as MSR_M1_PMON_CTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5b0d67dad79dbcb90ee0d878a1541f7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_M1_PMON_CTR1&#160;&#160;&#160;0x00000CF3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore M-box 1 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_M1_PMON_CTR1 (0x00000CF3) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a5b0d67dad79dbcb90ee0d878a1541f7a">MSR_NEHALEM_M1_PMON_CTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a5b0d67dad79dbcb90ee0d878a1541f7a">MSR_NEHALEM_M1_PMON_CTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_M1_PMON_CTR1 is defined as MSR_M1_PMON_CTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a1ff9b997ae8795c738c9b3d137a522fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_M1_PMON_CTR2&#160;&#160;&#160;0x00000CF5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore M-box 1 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_M1_PMON_CTR2 (0x00000CF5) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a1ff9b997ae8795c738c9b3d137a522fe">MSR_NEHALEM_M1_PMON_CTR2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a1ff9b997ae8795c738c9b3d137a522fe">MSR_NEHALEM_M1_PMON_CTR2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_M1_PMON_CTR2 is defined as MSR_M1_PMON_CTR2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a01bb898bbdbcd5cfcb0edbaf9ef4adb8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_M1_PMON_CTR3&#160;&#160;&#160;0x00000CF7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore M-box 1 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_M1_PMON_CTR3 (0x00000CF7) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a01bb898bbdbcd5cfcb0edbaf9ef4adb8">MSR_NEHALEM_M1_PMON_CTR3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a01bb898bbdbcd5cfcb0edbaf9ef4adb8">MSR_NEHALEM_M1_PMON_CTR3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_M1_PMON_CTR3 is defined as MSR_M1_PMON_CTR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a4c148df1b5bc5847886951824a3ef609"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_M1_PMON_CTR4&#160;&#160;&#160;0x00000CF9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore M-box 1 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_M1_PMON_CTR4 (0x00000CF9) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a4c148df1b5bc5847886951824a3ef609">MSR_NEHALEM_M1_PMON_CTR4</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a4c148df1b5bc5847886951824a3ef609">MSR_NEHALEM_M1_PMON_CTR4</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_M1_PMON_CTR4 is defined as MSR_M1_PMON_CTR4 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a9664d3079b40a752470bd2182445bd9a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_M1_PMON_CTR5&#160;&#160;&#160;0x00000CFB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore M-box 1 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_M1_PMON_CTR5 (0x00000CFB) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a9664d3079b40a752470bd2182445bd9a">MSR_NEHALEM_M1_PMON_CTR5</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a9664d3079b40a752470bd2182445bd9a">MSR_NEHALEM_M1_PMON_CTR5</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_M1_PMON_CTR5 is defined as MSR_M1_PMON_CTR5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a44be7555cb54eadccb0b51c54dc43fe6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_M1_PMON_DSP&#160;&#160;&#160;0x00000CE5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore M-box 1 perfmon DSP unit select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_M1_PMON_DSP (0x00000CE5) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a44be7555cb54eadccb0b51c54dc43fe6">MSR_NEHALEM_M1_PMON_DSP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a44be7555cb54eadccb0b51c54dc43fe6">MSR_NEHALEM_M1_PMON_DSP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_M1_PMON_DSP is defined as MSR_M1_PMON_DSP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af07d1cf7ca6df31191a917b53d9bd8e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_M1_PMON_EVNT_SEL0&#160;&#160;&#160;0x00000CF0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore M-box 1 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_M1_PMON_EVNT_SEL0 (0x00000CF0) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#af07d1cf7ca6df31191a917b53d9bd8e1">MSR_NEHALEM_M1_PMON_EVNT_SEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#af07d1cf7ca6df31191a917b53d9bd8e1">MSR_NEHALEM_M1_PMON_EVNT_SEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_M1_PMON_EVNT_SEL0 is defined as MSR_M1_PMON_EVNT_SEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a19e402deeb2751488c8ee9f160dd0d42"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_M1_PMON_EVNT_SEL1&#160;&#160;&#160;0x00000CF2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore M-box 1 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_M1_PMON_EVNT_SEL1 (0x00000CF2) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a19e402deeb2751488c8ee9f160dd0d42">MSR_NEHALEM_M1_PMON_EVNT_SEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a19e402deeb2751488c8ee9f160dd0d42">MSR_NEHALEM_M1_PMON_EVNT_SEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_M1_PMON_EVNT_SEL1 is defined as MSR_M1_PMON_EVNT_SEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a24fef8471bb4e9d6a00ab5c9cd52e990"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_M1_PMON_EVNT_SEL2&#160;&#160;&#160;0x00000CF4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore M-box 1 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_M1_PMON_EVNT_SEL2 (0x00000CF4) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a24fef8471bb4e9d6a00ab5c9cd52e990">MSR_NEHALEM_M1_PMON_EVNT_SEL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a24fef8471bb4e9d6a00ab5c9cd52e990">MSR_NEHALEM_M1_PMON_EVNT_SEL2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_M1_PMON_EVNT_SEL2 is defined as MSR_M1_PMON_EVNT_SEL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a23af7644868f553f73c610d22b628f97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_M1_PMON_EVNT_SEL3&#160;&#160;&#160;0x00000CF6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore M-box 1 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_M1_PMON_EVNT_SEL3 (0x00000CF6) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a23af7644868f553f73c610d22b628f97">MSR_NEHALEM_M1_PMON_EVNT_SEL3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a23af7644868f553f73c610d22b628f97">MSR_NEHALEM_M1_PMON_EVNT_SEL3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_M1_PMON_EVNT_SEL3 is defined as MSR_M1_PMON_EVNT_SEL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8193d27405122ed6a2323e723dc9821a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_M1_PMON_EVNT_SEL4&#160;&#160;&#160;0x00000CF8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore M-box 1 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_M1_PMON_EVNT_SEL4 (0x00000CF8) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a8193d27405122ed6a2323e723dc9821a">MSR_NEHALEM_M1_PMON_EVNT_SEL4</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a8193d27405122ed6a2323e723dc9821a">MSR_NEHALEM_M1_PMON_EVNT_SEL4</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_M1_PMON_EVNT_SEL4 is defined as MSR_M1_PMON_EVNT_SEL4 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad3b277a076454e216875e613b60eff98"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_M1_PMON_EVNT_SEL5&#160;&#160;&#160;0x00000CFA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore M-box 1 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_M1_PMON_EVNT_SEL5 (0x00000CFA) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ad3b277a076454e216875e613b60eff98">MSR_NEHALEM_M1_PMON_EVNT_SEL5</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ad3b277a076454e216875e613b60eff98">MSR_NEHALEM_M1_PMON_EVNT_SEL5</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_M1_PMON_EVNT_SEL5 is defined as MSR_M1_PMON_EVNT_SEL5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7a7240337160aab79894b4899801f630"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_M1_PMON_ISS&#160;&#160;&#160;0x00000CE6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore M-box 1 perfmon ISS unit select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_M1_PMON_ISS (0x00000CE6) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a7a7240337160aab79894b4899801f630">MSR_NEHALEM_M1_PMON_ISS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a7a7240337160aab79894b4899801f630">MSR_NEHALEM_M1_PMON_ISS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_M1_PMON_ISS is defined as MSR_M1_PMON_ISS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae184cbe2674a6c26b4f8f97ba47524e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_M1_PMON_MAP&#160;&#160;&#160;0x00000CE7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore M-box 1 perfmon MAP unit select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_M1_PMON_MAP (0x00000CE7) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ae184cbe2674a6c26b4f8f97ba47524e2">MSR_NEHALEM_M1_PMON_MAP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ae184cbe2674a6c26b4f8f97ba47524e2">MSR_NEHALEM_M1_PMON_MAP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_M1_PMON_MAP is defined as MSR_M1_PMON_MAP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac0b26bf9ae4e2d2f7ba303ee39bf2d9c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_M1_PMON_MM_CONFIG&#160;&#160;&#160;0x00000E5C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore M-box 1 perfmon local box address match/mask config MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_M1_PMON_MM_CONFIG (0x00000E5C) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ac0b26bf9ae4e2d2f7ba303ee39bf2d9c">MSR_NEHALEM_M1_PMON_MM_CONFIG</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ac0b26bf9ae4e2d2f7ba303ee39bf2d9c">MSR_NEHALEM_M1_PMON_MM_CONFIG</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_M1_PMON_MM_CONFIG is defined as MSR_M1_PMON_MM_CONFIG in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aebe593704e2963d6e9b2880d1c832c8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_M1_PMON_MSC_THR&#160;&#160;&#160;0x00000CE8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore M-box 1 perfmon MIC THR select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_M1_PMON_MSC_THR (0x00000CE8) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aebe593704e2963d6e9b2880d1c832c8c">MSR_NEHALEM_M1_PMON_MSC_THR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aebe593704e2963d6e9b2880d1c832c8c">MSR_NEHALEM_M1_PMON_MSC_THR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_M1_PMON_MSC_THR is defined as MSR_M1_PMON_MSC_THR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa6e5e7ea8b44b80e74867bc75a53b9a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_M1_PMON_PGT&#160;&#160;&#160;0x00000CE9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore M-box 1 perfmon PGT unit select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_M1_PMON_PGT (0x00000CE9) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aa6e5e7ea8b44b80e74867bc75a53b9a5">MSR_NEHALEM_M1_PMON_PGT</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aa6e5e7ea8b44b80e74867bc75a53b9a5">MSR_NEHALEM_M1_PMON_PGT</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_M1_PMON_PGT is defined as MSR_M1_PMON_PGT in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad9c0af090c9d9cc4b4b69fe563ef9f14"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_M1_PMON_PLD&#160;&#160;&#160;0x00000CEA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore M-box 1 perfmon PLD unit select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_M1_PMON_PLD (0x00000CEA) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ad9c0af090c9d9cc4b4b69fe563ef9f14">MSR_NEHALEM_M1_PMON_PLD</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ad9c0af090c9d9cc4b4b69fe563ef9f14">MSR_NEHALEM_M1_PMON_PLD</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_M1_PMON_PLD is defined as MSR_M1_PMON_PLD in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a9c6d6b824cff501be4f124d7aa74b043"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_M1_PMON_TIMESTAMP&#160;&#160;&#160;0x00000CE4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore M-box 1 perfmon time stamp unit select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_M1_PMON_TIMESTAMP (0x00000CE4) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a9c6d6b824cff501be4f124d7aa74b043">MSR_NEHALEM_M1_PMON_TIMESTAMP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a9c6d6b824cff501be4f124d7aa74b043">MSR_NEHALEM_M1_PMON_TIMESTAMP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_M1_PMON_TIMESTAMP is defined as MSR_M1_PMON_TIMESTAMP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6d1cb8d74fd11173db035632c4213d0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_M1_PMON_ZDP&#160;&#160;&#160;0x00000CEB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore M-box 1 perfmon ZDP unit select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_M1_PMON_ZDP (0x00000CEB) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a6d1cb8d74fd11173db035632c4213d0c">MSR_NEHALEM_M1_PMON_ZDP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a6d1cb8d74fd11173db035632c4213d0c">MSR_NEHALEM_M1_PMON_ZDP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_M1_PMON_ZDP is defined as MSR_M1_PMON_ZDP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a0e0552107038fb792ad5fd03dfdd7668"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_MISC_FEATURE_CONTROL&#160;&#160;&#160;0x000001A4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Miscellaneous Feature Control (R/W).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_MISC_FEATURE_CONTROL (0x000001A4) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___n_e_h_a_l_e_m___m_i_s_c___f_e_a_t_u_r_e___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_MISC_FEATURE_CONTROL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___n_e_h_a_l_e_m___m_i_s_c___f_e_a_t_u_r_e___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_MISC_FEATURE_CONTROL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___n_e_h_a_l_e_m___m_i_s_c___f_e_a_t_u_r_e___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_MISC_FEATURE_CONTROL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___n_e_h_a_l_e_m___m_i_s_c___f_e_a_t_u_r_e___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html#ad1d387fbbf69d70939be191ae44e737d">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a0e0552107038fb792ad5fd03dfdd7668">MSR_NEHALEM_MISC_FEATURE_CONTROL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a0e0552107038fb792ad5fd03dfdd7668">MSR_NEHALEM_MISC_FEATURE_CONTROL</a>, Msr.<a class="code" href="union_m_s_r___n_e_h_a_l_e_m___m_i_s_c___f_e_a_t_u_r_e___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html#ad1d387fbbf69d70939be191ae44e737d">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_MISC_FEATURE_CONTROL is defined as MSR_MISC_FEATURE_CONTROL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a3f6f550b2f6c904e07bc122b5253b3c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_MISC_PWR_MGMT&#160;&#160;&#160;0x000001AA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>See <a href="http://biosbits.org">http://biosbits.org</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_MISC_PWR_MGMT (0x000001AA) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___n_e_h_a_l_e_m___m_i_s_c___p_w_r___m_g_m_t___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_MISC_PWR_MGMT_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___n_e_h_a_l_e_m___m_i_s_c___p_w_r___m_g_m_t___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_MISC_PWR_MGMT_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___n_e_h_a_l_e_m___m_i_s_c___p_w_r___m_g_m_t___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_MISC_PWR_MGMT_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___n_e_h_a_l_e_m___m_i_s_c___p_w_r___m_g_m_t___r_e_g_i_s_t_e_r.html#a535fdf49e378a0fe8dcf872ea46422ce">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a3f6f550b2f6c904e07bc122b5253b3c9">MSR_NEHALEM_MISC_PWR_MGMT</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a3f6f550b2f6c904e07bc122b5253b3c9">MSR_NEHALEM_MISC_PWR_MGMT</a>, Msr.<a class="code" href="union_m_s_r___n_e_h_a_l_e_m___m_i_s_c___p_w_r___m_g_m_t___r_e_g_i_s_t_e_r.html#a535fdf49e378a0fe8dcf872ea46422ce">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_MISC_PWR_MGMT is defined as MSR_MISC_PWR_MGMT in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a73c156c640ceacb21b64396dfb891984"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_OFFCORE_RSP_0&#160;&#160;&#160;0x000001A6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. Offcore Response Event Select Register (R/W).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_OFFCORE_RSP_0 (0x000001A6) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a73c156c640ceacb21b64396dfb891984">MSR_NEHALEM_OFFCORE_RSP_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a73c156c640ceacb21b64396dfb891984">MSR_NEHALEM_OFFCORE_RSP_0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_OFFCORE_RSP_0 is defined as MSR_OFFCORE_RSP_0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6cb52813cbe4462227f5dfa5ea197bf4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_PEBS_ENABLE&#160;&#160;&#160;0x000003F1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. See Section 18.3.1.1.1, "Processor Event Based Sampling (PEBS).".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_PEBS_ENABLE (0x000003F1) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___n_e_h_a_l_e_m___p_e_b_s___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_PEBS_ENABLE_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___n_e_h_a_l_e_m___p_e_b_s___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_PEBS_ENABLE_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___n_e_h_a_l_e_m___p_e_b_s___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_PEBS_ENABLE_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___n_e_h_a_l_e_m___p_e_b_s___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a53dc1c6a2744c3691441b78de20353ab">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a6cb52813cbe4462227f5dfa5ea197bf4">MSR_NEHALEM_PEBS_ENABLE</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a6cb52813cbe4462227f5dfa5ea197bf4">MSR_NEHALEM_PEBS_ENABLE</a>, Msr.<a class="code" href="union_m_s_r___n_e_h_a_l_e_m___p_e_b_s___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a53dc1c6a2744c3691441b78de20353ab">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_PEBS_ENABLE is defined as MSR_PEBS_ENABLE in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a3c18f860fabfa6ca427eeac6047c78e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_PEBS_LD_LAT&#160;&#160;&#160;0x000003F6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. See Section 18.3.1.1.2, "Load Latency Performance Monitoring
Facility.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_PEBS_LD_LAT (0x000003F6) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___n_e_h_a_l_e_m___p_e_b_s___l_d___l_a_t___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_PEBS_LD_LAT_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___n_e_h_a_l_e_m___p_e_b_s___l_d___l_a_t___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_PEBS_LD_LAT_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___n_e_h_a_l_e_m___p_e_b_s___l_d___l_a_t___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_PEBS_LD_LAT_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___n_e_h_a_l_e_m___p_e_b_s___l_d___l_a_t___r_e_g_i_s_t_e_r.html#a097602a11808b2082e7ace87c821205b">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a3c18f860fabfa6ca427eeac6047c78e7">MSR_NEHALEM_PEBS_LD_LAT</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a3c18f860fabfa6ca427eeac6047c78e7">MSR_NEHALEM_PEBS_LD_LAT</a>, Msr.<a class="code" href="union_m_s_r___n_e_h_a_l_e_m___p_e_b_s___l_d___l_a_t___r_e_g_i_s_t_e_r.html#a097602a11808b2082e7ace87c821205b">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_PEBS_LD_LAT is defined as MSR_PEBS_LD_LAT in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6988667af8eae6ce0a352cd18426c83d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_PERF_GLOBAL_OVF_CTRL&#160;&#160;&#160;0x00000390</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. (R/W).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_PERF_GLOBAL_OVF_CTRL (0x00000390) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___n_e_h_a_l_e_m___p_e_r_f___g_l_o_b_a_l___o_v_f___c_t_r_l___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_PERF_GLOBAL_OVF_CTRL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___n_e_h_a_l_e_m___p_e_r_f___g_l_o_b_a_l___o_v_f___c_t_r_l___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_PERF_GLOBAL_OVF_CTRL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___n_e_h_a_l_e_m___p_e_r_f___g_l_o_b_a_l___o_v_f___c_t_r_l___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_PERF_GLOBAL_OVF_CTRL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___n_e_h_a_l_e_m___p_e_r_f___g_l_o_b_a_l___o_v_f___c_t_r_l___r_e_g_i_s_t_e_r.html#a2045e6a4257ba206aaed59ecf2a248a6">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a6988667af8eae6ce0a352cd18426c83d">MSR_NEHALEM_PERF_GLOBAL_OVF_CTRL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a6988667af8eae6ce0a352cd18426c83d">MSR_NEHALEM_PERF_GLOBAL_OVF_CTRL</a>, Msr.<a class="code" href="union_m_s_r___n_e_h_a_l_e_m___p_e_r_f___g_l_o_b_a_l___o_v_f___c_t_r_l___r_e_g_i_s_t_e_r.html#a2045e6a4257ba206aaed59ecf2a248a6">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_PERF_GLOBAL_OVF_CTRL is defined as MSR_PERF_GLOBAL_OVF_CTRL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6b489aac4d65af21bdf32285d9d64327"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_PERF_GLOBAL_STATUS&#160;&#160;&#160;0x0000038E</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. (RO).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_PERF_GLOBAL_STATUS (0x0000038E) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___n_e_h_a_l_e_m___p_e_r_f___g_l_o_b_a_l___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_PERF_GLOBAL_STATUS_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___n_e_h_a_l_e_m___p_e_r_f___g_l_o_b_a_l___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_PERF_GLOBAL_STATUS_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___n_e_h_a_l_e_m___p_e_r_f___g_l_o_b_a_l___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_PERF_GLOBAL_STATUS_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___n_e_h_a_l_e_m___p_e_r_f___g_l_o_b_a_l___s_t_a_t_u_s___r_e_g_i_s_t_e_r.html#aa2399d6cab8a24f621e0ddce2594ab3c">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a6b489aac4d65af21bdf32285d9d64327">MSR_NEHALEM_PERF_GLOBAL_STATUS</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_PERF_GLOBAL_STATUS is defined as MSR_PERF_GLOBAL_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="affbdbdd6c87283893aa635cb136cd197"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_PKG_C3_RESIDENCY&#160;&#160;&#160;0x000003F8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI CStates. Package C3 Residency Counter. (R/O) Value since last reset that this package is in processor-specific C3 states. Count at the same frequency as the TSC.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_PKG_C3_RESIDENCY (0x000003F8) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#affbdbdd6c87283893aa635cb136cd197">MSR_NEHALEM_PKG_C3_RESIDENCY</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#affbdbdd6c87283893aa635cb136cd197">MSR_NEHALEM_PKG_C3_RESIDENCY</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_PKG_C3_RESIDENCY is defined as MSR_PKG_C3_RESIDENCY in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a0521f82282341e857813767b57e8a81a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_PKG_C6_RESIDENCY&#160;&#160;&#160;0x000003F9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI CStates. Package C6 Residency Counter. (R/O) Value since last reset that this package is in processor-specific C6 states. Count at the same frequency as the TSC.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_PKG_C6_RESIDENCY (0x000003F9) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a0521f82282341e857813767b57e8a81a">MSR_NEHALEM_PKG_C6_RESIDENCY</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a0521f82282341e857813767b57e8a81a">MSR_NEHALEM_PKG_C6_RESIDENCY</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_PKG_C6_RESIDENCY is defined as MSR_PKG_C6_RESIDENCY in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a4abc2f9b174ac888178a836fea44fa24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_PKG_C7_RESIDENCY&#160;&#160;&#160;0x000003FA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI CStates. Package C7 Residency Counter. (R/O) Value since last reset that this package is in processor-specific C7 states. Count at the same frequency as the TSC.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_PKG_C7_RESIDENCY (0x000003FA) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a4abc2f9b174ac888178a836fea44fa24">MSR_NEHALEM_PKG_C7_RESIDENCY</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a4abc2f9b174ac888178a836fea44fa24">MSR_NEHALEM_PKG_C7_RESIDENCY</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_PKG_C7_RESIDENCY is defined as MSR_PKG_C7_RESIDENCY in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="abeb030c990ea82e1da971382471ff69d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_PKG_CST_CONFIG_CONTROL&#160;&#160;&#160;0x000000E2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core. C-State Configuration Control (R/W) Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI CStates. See <a href="http://biosbits.org">http://biosbits.org</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_PKG_CST_CONFIG_CONTROL (0x000000E2) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___n_e_h_a_l_e_m___p_k_g___c_s_t___c_o_n_f_i_g___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_PKG_CST_CONFIG_CONTROL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___n_e_h_a_l_e_m___p_k_g___c_s_t___c_o_n_f_i_g___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_PKG_CST_CONFIG_CONTROL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___n_e_h_a_l_e_m___p_k_g___c_s_t___c_o_n_f_i_g___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_PKG_CST_CONFIG_CONTROL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___n_e_h_a_l_e_m___p_k_g___c_s_t___c_o_n_f_i_g___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html#ad4193eab101828ec3ff8a7438efd8a26">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#abeb030c990ea82e1da971382471ff69d">MSR_NEHALEM_PKG_CST_CONFIG_CONTROL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#abeb030c990ea82e1da971382471ff69d">MSR_NEHALEM_PKG_CST_CONFIG_CONTROL</a>, Msr.<a class="code" href="union_m_s_r___n_e_h_a_l_e_m___p_k_g___c_s_t___c_o_n_f_i_g___c_o_n_t_r_o_l___r_e_g_i_s_t_e_r.html#ad4193eab101828ec3ff8a7438efd8a26">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_PKG_CST_CONFIG_CONTROL is defined as MSR_PKG_CST_CONFIG_CONTROL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac9f861f4c7c8f96fba5e6fc015ff27b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_PLATFORM_ID&#160;&#160;&#160;0x00000017</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Model Specific Platform ID (R).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_PLATFORM_ID (0x00000017) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___n_e_h_a_l_e_m___p_l_a_t_f_o_r_m___i_d___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_PLATFORM_ID_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___n_e_h_a_l_e_m___p_l_a_t_f_o_r_m___i_d___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_PLATFORM_ID_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___n_e_h_a_l_e_m___p_l_a_t_f_o_r_m___i_d___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_PLATFORM_ID_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___n_e_h_a_l_e_m___p_l_a_t_f_o_r_m___i_d___r_e_g_i_s_t_e_r.html#a0a4fa0ede297925e84cee1a501592ab5">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ac9f861f4c7c8f96fba5e6fc015ff27b5">MSR_NEHALEM_PLATFORM_ID</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_PLATFORM_ID is defined as MSR_PLATFORM_ID in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa1658226e57f65a462ba4dfa8c0a6445"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_PLATFORM_INFO&#160;&#160;&#160;0x000000CE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. see <a href="http://biosbits.org">http://biosbits.org</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_PLATFORM_INFO (0x000000CE) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___n_e_h_a_l_e_m___p_l_a_t_f_o_r_m___i_n_f_o___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_PLATFORM_INFO_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___n_e_h_a_l_e_m___p_l_a_t_f_o_r_m___i_n_f_o___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_PLATFORM_INFO_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___n_e_h_a_l_e_m___p_l_a_t_f_o_r_m___i_n_f_o___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_PLATFORM_INFO_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___n_e_h_a_l_e_m___p_l_a_t_f_o_r_m___i_n_f_o___r_e_g_i_s_t_e_r.html#a46da43584cf010603ffa69f033a22616">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aa1658226e57f65a462ba4dfa8c0a6445">MSR_NEHALEM_PLATFORM_INFO</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aa1658226e57f65a462ba4dfa8c0a6445">MSR_NEHALEM_PLATFORM_INFO</a>, Msr.<a class="code" href="union_m_s_r___n_e_h_a_l_e_m___p_l_a_t_f_o_r_m___i_n_f_o___r_e_g_i_s_t_e_r.html#a46da43584cf010603ffa69f033a22616">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_PLATFORM_INFO is defined as MSR_PLATFORM_INFO in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aab2173132c814c2405f06109f6ccba95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_PMG_IO_CAPTURE_BASE&#160;&#160;&#160;0x000000E4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core. Power Management IO Redirection in C-state (R/W) See <a href="http://biosbits.org">http://biosbits.org</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_PMG_IO_CAPTURE_BASE (0x000000E4) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___n_e_h_a_l_e_m___p_m_g___i_o___c_a_p_t_u_r_e___b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_PMG_IO_CAPTURE_BASE_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___n_e_h_a_l_e_m___p_m_g___i_o___c_a_p_t_u_r_e___b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_PMG_IO_CAPTURE_BASE_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___n_e_h_a_l_e_m___p_m_g___i_o___c_a_p_t_u_r_e___b_a_s_e___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_PMG_IO_CAPTURE_BASE_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___n_e_h_a_l_e_m___p_m_g___i_o___c_a_p_t_u_r_e___b_a_s_e___r_e_g_i_s_t_e_r.html#a09a44bb4316e933b99aef3cb489b124d">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aab2173132c814c2405f06109f6ccba95">MSR_NEHALEM_PMG_IO_CAPTURE_BASE</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aab2173132c814c2405f06109f6ccba95">MSR_NEHALEM_PMG_IO_CAPTURE_BASE</a>, Msr.<a class="code" href="union_m_s_r___n_e_h_a_l_e_m___p_m_g___i_o___c_a_p_t_u_r_e___b_a_s_e___r_e_g_i_s_t_e_r.html#a09a44bb4316e933b99aef3cb489b124d">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_PMG_IO_CAPTURE_BASE is defined as MSR_PMG_IO_CAPTURE_BASE in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a39155279ee6bbb7bb5450948f066e932"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_POWER_CTL&#160;&#160;&#160;0x000001FC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core. Power Control Register. See <a href="http://biosbits.org">http://biosbits.org</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_POWER_CTL (0x000001FC) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___n_e_h_a_l_e_m___p_o_w_e_r___c_t_l___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_POWER_CTL_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___n_e_h_a_l_e_m___p_o_w_e_r___c_t_l___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_POWER_CTL_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___n_e_h_a_l_e_m___p_o_w_e_r___c_t_l___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_POWER_CTL_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___n_e_h_a_l_e_m___p_o_w_e_r___c_t_l___r_e_g_i_s_t_e_r.html#aea4d7108a5e8ebcab43251ce919af6f0">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a39155279ee6bbb7bb5450948f066e932">MSR_NEHALEM_POWER_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a39155279ee6bbb7bb5450948f066e932">MSR_NEHALEM_POWER_CTL</a>, Msr.<a class="code" href="union_m_s_r___n_e_h_a_l_e_m___p_o_w_e_r___c_t_l___r_e_g_i_s_t_e_r.html#aea4d7108a5e8ebcab43251ce919af6f0">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_POWER_CTL is defined as MSR_POWER_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6c03a460f675fab16332a1d1ae8a641c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R0_PMON_BOX_CTRL&#160;&#160;&#160;0x00000E00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 0 perfmon local box control MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R0_PMON_BOX_CTRL (0x00000E00) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a6c03a460f675fab16332a1d1ae8a641c">MSR_NEHALEM_R0_PMON_BOX_CTRL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a6c03a460f675fab16332a1d1ae8a641c">MSR_NEHALEM_R0_PMON_BOX_CTRL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R0_PMON_BOX_CTRL is defined as MSR_R0_PMON_BOX_CTRL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a4976e6b06c6d79c7a0a7602342a645fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R0_PMON_BOX_OVF_CTRL&#160;&#160;&#160;0x00000E02</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 0 perfmon local box overflow control MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R0_PMON_BOX_OVF_CTRL (0x00000E02) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a4976e6b06c6d79c7a0a7602342a645fa">MSR_NEHALEM_R0_PMON_BOX_OVF_CTRL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a4976e6b06c6d79c7a0a7602342a645fa">MSR_NEHALEM_R0_PMON_BOX_OVF_CTRL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R0_PMON_BOX_OVF_CTRL is defined as MSR_R0_PMON_BOX_OVF_CTRL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aead96e1a490fc4e5a0a7a053a633edfd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R0_PMON_BOX_STATUS&#160;&#160;&#160;0x00000E01</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 0 perfmon local box status MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R0_PMON_BOX_STATUS (0x00000E01) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aead96e1a490fc4e5a0a7a053a633edfd">MSR_NEHALEM_R0_PMON_BOX_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aead96e1a490fc4e5a0a7a053a633edfd">MSR_NEHALEM_R0_PMON_BOX_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R0_PMON_BOX_STATUS is defined as MSR_R0_PMON_BOX_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af5ae7311d692bcfbdf48a3c43b361190"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R0_PMON_CTR0&#160;&#160;&#160;0x00000E11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 0 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R0_PMON_CTR0 (0x00000E11) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#af5ae7311d692bcfbdf48a3c43b361190">MSR_NEHALEM_R0_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#af5ae7311d692bcfbdf48a3c43b361190">MSR_NEHALEM_R0_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R0_PMON_CTR0 is defined as MSR_R0_PMON_CTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aed6fa734fb7ead722885b61b11b36453"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R0_PMON_CTR1&#160;&#160;&#160;0x00000E13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 0 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R0_PMON_CTR1 (0x00000E13) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aed6fa734fb7ead722885b61b11b36453">MSR_NEHALEM_R0_PMON_CTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aed6fa734fb7ead722885b61b11b36453">MSR_NEHALEM_R0_PMON_CTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R0_PMON_CTR1 is defined as MSR_R0_PMON_CTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a662851532f57ce920d07f0ebdeb872d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R0_PMON_CTR2&#160;&#160;&#160;0x00000E15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 0 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R0_PMON_CTR2 (0x00000E15) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a662851532f57ce920d07f0ebdeb872d9">MSR_NEHALEM_R0_PMON_CTR2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a662851532f57ce920d07f0ebdeb872d9">MSR_NEHALEM_R0_PMON_CTR2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R0_PMON_CTR2 is defined as MSR_R0_PMON_CTR2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac5356ce8b76528bee177d31304640150"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R0_PMON_CTR3&#160;&#160;&#160;0x00000E17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 0 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R0_PMON_CTR3 (0x00000E17) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ac5356ce8b76528bee177d31304640150">MSR_NEHALEM_R0_PMON_CTR3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ac5356ce8b76528bee177d31304640150">MSR_NEHALEM_R0_PMON_CTR3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R0_PMON_CTR3 is defined as MSR_R0_PMON_CTR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac07b506185e8163ba204dc3fe74dbbcf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R0_PMON_CTR4&#160;&#160;&#160;0x00000E19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 0 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R0_PMON_CTR4 (0x00000E19) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ac07b506185e8163ba204dc3fe74dbbcf">MSR_NEHALEM_R0_PMON_CTR4</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ac07b506185e8163ba204dc3fe74dbbcf">MSR_NEHALEM_R0_PMON_CTR4</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R0_PMON_CTR4 is defined as MSR_R0_PMON_CTR4 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="adf04df0f54605ee0dd2ac6b0db3c4a6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R0_PMON_CTR5&#160;&#160;&#160;0x00000E1B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 0 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R0_PMON_CTR5 (0x00000E1B) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#adf04df0f54605ee0dd2ac6b0db3c4a6f">MSR_NEHALEM_R0_PMON_CTR5</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#adf04df0f54605ee0dd2ac6b0db3c4a6f">MSR_NEHALEM_R0_PMON_CTR5</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R0_PMON_CTR5 is defined as MSR_R0_PMON_CTR5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a575c8e4180bde24f2a84f966afb7f823"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R0_PMON_CTR6&#160;&#160;&#160;0x00000E1D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 0 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R0_PMON_CTR6 (0x00000E1D) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a575c8e4180bde24f2a84f966afb7f823">MSR_NEHALEM_R0_PMON_CTR6</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a575c8e4180bde24f2a84f966afb7f823">MSR_NEHALEM_R0_PMON_CTR6</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R0_PMON_CTR6 is defined as MSR_R0_PMON_CTR6 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2ea294dc0eb8adbadf5384affe06c096"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R0_PMON_CTR7&#160;&#160;&#160;0x00000E1F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 0 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R0_PMON_CTR7 (0x00000E1F) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a2ea294dc0eb8adbadf5384affe06c096">MSR_NEHALEM_R0_PMON_CTR7</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a2ea294dc0eb8adbadf5384affe06c096">MSR_NEHALEM_R0_PMON_CTR7</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R0_PMON_CTR7 is defined as MSR_R0_PMON_CTR7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac72f0ea63b6161003b635154b882657d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R0_PMON_EVNT_SEL0&#160;&#160;&#160;0x00000E10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 0 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R0_PMON_EVNT_SEL0 (0x00000E10) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ac72f0ea63b6161003b635154b882657d">MSR_NEHALEM_R0_PMON_EVNT_SEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ac72f0ea63b6161003b635154b882657d">MSR_NEHALEM_R0_PMON_EVNT_SEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R0_PMON_EVNT_SEL0 is defined as MSR_R0_PMON_EVNT_SEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af4c61a67de0a830c4b714515892836ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R0_PMON_EVNT_SEL1&#160;&#160;&#160;0x00000E12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 0 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R0_PMON_EVNT_SEL1 (0x00000E12) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#af4c61a67de0a830c4b714515892836ab">MSR_NEHALEM_R0_PMON_EVNT_SEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#af4c61a67de0a830c4b714515892836ab">MSR_NEHALEM_R0_PMON_EVNT_SEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R0_PMON_EVNT_SEL1 is defined as MSR_R0_PMON_EVNT_SEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8cd1602f0e7d88763aa4f12cba5cfeb9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R0_PMON_EVNT_SEL2&#160;&#160;&#160;0x00000E14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 0 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R0_PMON_EVNT_SEL2 (0x00000E14) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a8cd1602f0e7d88763aa4f12cba5cfeb9">MSR_NEHALEM_R0_PMON_EVNT_SEL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a8cd1602f0e7d88763aa4f12cba5cfeb9">MSR_NEHALEM_R0_PMON_EVNT_SEL2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R0_PMON_EVNT_SEL2 is defined as MSR_R0_PMON_EVNT_SEL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="adadb7d9462698503a0967d97eef6db20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R0_PMON_EVNT_SEL3&#160;&#160;&#160;0x00000E16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 0 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R0_PMON_EVNT_SEL3 (0x00000E16) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#adadb7d9462698503a0967d97eef6db20">MSR_NEHALEM_R0_PMON_EVNT_SEL3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#adadb7d9462698503a0967d97eef6db20">MSR_NEHALEM_R0_PMON_EVNT_SEL3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R0_PMON_EVNT_SEL3 is defined as MSR_R0_PMON_EVNT_SEL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a91505f7d941809d4726b53a46a303d77"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R0_PMON_EVNT_SEL4&#160;&#160;&#160;0x00000E18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 0 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R0_PMON_EVNT_SEL4 (0x00000E18) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a91505f7d941809d4726b53a46a303d77">MSR_NEHALEM_R0_PMON_EVNT_SEL4</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a91505f7d941809d4726b53a46a303d77">MSR_NEHALEM_R0_PMON_EVNT_SEL4</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R0_PMON_EVNT_SEL4 is defined as MSR_R0_PMON_EVNT_SEL4 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2fcd76ca3c4372ef4c76bbb03e605693"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R0_PMON_EVNT_SEL5&#160;&#160;&#160;0x00000E1A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 0 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R0_PMON_EVNT_SEL5 (0x00000E1A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a2fcd76ca3c4372ef4c76bbb03e605693">MSR_NEHALEM_R0_PMON_EVNT_SEL5</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a2fcd76ca3c4372ef4c76bbb03e605693">MSR_NEHALEM_R0_PMON_EVNT_SEL5</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R0_PMON_EVNT_SEL5 is defined as MSR_R0_PMON_EVNT_SEL5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa771276e5e36a980c603998e08231646"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R0_PMON_EVNT_SEL6&#160;&#160;&#160;0x00000E1C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 0 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R0_PMON_EVNT_SEL6 (0x00000E1C) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aa771276e5e36a980c603998e08231646">MSR_NEHALEM_R0_PMON_EVNT_SEL6</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aa771276e5e36a980c603998e08231646">MSR_NEHALEM_R0_PMON_EVNT_SEL6</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R0_PMON_EVNT_SEL6 is defined as MSR_R0_PMON_EVNT_SEL6 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae98b2cf48795535e4b3b6d22982e36c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R0_PMON_EVNT_SEL7&#160;&#160;&#160;0x00000E1E</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 0 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R0_PMON_EVNT_SEL7 (0x00000E1E) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ae98b2cf48795535e4b3b6d22982e36c2">MSR_NEHALEM_R0_PMON_EVNT_SEL7</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ae98b2cf48795535e4b3b6d22982e36c2">MSR_NEHALEM_R0_PMON_EVNT_SEL7</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R0_PMON_EVNT_SEL7 is defined as MSR_R0_PMON_EVNT_SEL7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a597e2e14e777fc6f34cd3508ec28911a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R0_PMON_IPERF0_P0&#160;&#160;&#160;0x00000E04</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 0 perfmon IPERF0 unit Port 0 select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R0_PMON_IPERF0_P0 (0x00000E04) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a597e2e14e777fc6f34cd3508ec28911a">MSR_NEHALEM_R0_PMON_IPERF0_P0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a597e2e14e777fc6f34cd3508ec28911a">MSR_NEHALEM_R0_PMON_IPERF0_P0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R0_PMON_IPERF0_P0 is defined as MSR_R0_PMON_IPERF0_P0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a3a3ab24ebeeaa5627f8fa24da10aec33"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R0_PMON_IPERF0_P1&#160;&#160;&#160;0x00000E05</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 0 perfmon IPERF0 unit Port 1 select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R0_PMON_IPERF0_P1 (0x00000E05) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a3a3ab24ebeeaa5627f8fa24da10aec33">MSR_NEHALEM_R0_PMON_IPERF0_P1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a3a3ab24ebeeaa5627f8fa24da10aec33">MSR_NEHALEM_R0_PMON_IPERF0_P1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R0_PMON_IPERF0_P1 is defined as MSR_R0_PMON_IPERF0_P1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae5742402d275ee4177e78332a5b44f2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R0_PMON_IPERF0_P2&#160;&#160;&#160;0x00000E06</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 0 perfmon IPERF0 unit Port 2 select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R0_PMON_IPERF0_P2 (0x00000E06) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ae5742402d275ee4177e78332a5b44f2c">MSR_NEHALEM_R0_PMON_IPERF0_P2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ae5742402d275ee4177e78332a5b44f2c">MSR_NEHALEM_R0_PMON_IPERF0_P2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R0_PMON_IPERF0_P2 is defined as MSR_R0_PMON_IPERF0_P2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2fa3a9b08bf0b7417bce38bf7e1fd8dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R0_PMON_IPERF0_P3&#160;&#160;&#160;0x00000E07</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 0 perfmon IPERF0 unit Port 3 select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R0_PMON_IPERF0_P3 (0x00000E07) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a2fa3a9b08bf0b7417bce38bf7e1fd8dd">MSR_NEHALEM_R0_PMON_IPERF0_P3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a2fa3a9b08bf0b7417bce38bf7e1fd8dd">MSR_NEHALEM_R0_PMON_IPERF0_P3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R0_PMON_IPERF0_P3 is defined as MSR_R0_PMON_IPERF0_P3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="abd73a6e4e96c94b54069eab30877f754"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R0_PMON_IPERF0_P4&#160;&#160;&#160;0x00000E08</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 0 perfmon IPERF0 unit Port 4 select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R0_PMON_IPERF0_P4 (0x00000E08) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#abd73a6e4e96c94b54069eab30877f754">MSR_NEHALEM_R0_PMON_IPERF0_P4</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#abd73a6e4e96c94b54069eab30877f754">MSR_NEHALEM_R0_PMON_IPERF0_P4</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R0_PMON_IPERF0_P4 is defined as MSR_R0_PMON_IPERF0_P4 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a4bc2fd06745fde82b677258f4be1b22c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R0_PMON_IPERF0_P5&#160;&#160;&#160;0x00000E09</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 0 perfmon IPERF0 unit Port 5 select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R0_PMON_IPERF0_P5 (0x00000E09) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a4bc2fd06745fde82b677258f4be1b22c">MSR_NEHALEM_R0_PMON_IPERF0_P5</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a4bc2fd06745fde82b677258f4be1b22c">MSR_NEHALEM_R0_PMON_IPERF0_P5</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R0_PMON_IPERF0_P5 is defined as MSR_R0_PMON_IPERF0_P5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a40a34611a8bf87e139996c6c08714721"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R0_PMON_IPERF0_P6&#160;&#160;&#160;0x00000E0A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 0 perfmon IPERF0 unit Port 6 select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R0_PMON_IPERF0_P6 (0x00000E0A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a40a34611a8bf87e139996c6c08714721">MSR_NEHALEM_R0_PMON_IPERF0_P6</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a40a34611a8bf87e139996c6c08714721">MSR_NEHALEM_R0_PMON_IPERF0_P6</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R0_PMON_IPERF0_P6 is defined as MSR_R0_PMON_IPERF0_P6 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a82c8104600212d349d9613e936f7843e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R0_PMON_IPERF0_P7&#160;&#160;&#160;0x00000E0B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 0 perfmon IPERF0 unit Port 7 select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R0_PMON_IPERF0_P7 (0x00000E0B) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a82c8104600212d349d9613e936f7843e">MSR_NEHALEM_R0_PMON_IPERF0_P7</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a82c8104600212d349d9613e936f7843e">MSR_NEHALEM_R0_PMON_IPERF0_P7</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R0_PMON_IPERF0_P7 is defined as MSR_R0_PMON_IPERF0_P7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab1a9ae92998cf5f3fb39a2cc87e01292"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R0_PMON_QLX_P0&#160;&#160;&#160;0x00000E0C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 0 perfmon QLX unit Port 0 select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R0_PMON_QLX_P0 (0x00000E0C) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ab1a9ae92998cf5f3fb39a2cc87e01292">MSR_NEHALEM_R0_PMON_QLX_P0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ab1a9ae92998cf5f3fb39a2cc87e01292">MSR_NEHALEM_R0_PMON_QLX_P0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R0_PMON_QLX_P0 is defined as MSR_R0_PMON_QLX_P0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a92a7b9a72f9af4bacbdc9603bdb8901a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R0_PMON_QLX_P1&#160;&#160;&#160;0x00000E0D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 0 perfmon QLX unit Port 1 select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R0_PMON_QLX_P1 (0x00000E0D) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a92a7b9a72f9af4bacbdc9603bdb8901a">MSR_NEHALEM_R0_PMON_QLX_P1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a92a7b9a72f9af4bacbdc9603bdb8901a">MSR_NEHALEM_R0_PMON_QLX_P1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R0_PMON_QLX_P1 is defined as MSR_R0_PMON_QLX_P1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac1e0b860f3d4e60b471237ffeb380f0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R0_PMON_QLX_P2&#160;&#160;&#160;0x00000E0E</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 0 perfmon QLX unit Port 2 select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R0_PMON_QLX_P2 (0x00000E0E) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ac1e0b860f3d4e60b471237ffeb380f0f">MSR_NEHALEM_R0_PMON_QLX_P2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ac1e0b860f3d4e60b471237ffeb380f0f">MSR_NEHALEM_R0_PMON_QLX_P2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R0_PMON_QLX_P2 is defined as MSR_R0_PMON_QLX_P2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad1d15eae967a198c45fe0486e846e1e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R0_PMON_QLX_P3&#160;&#160;&#160;0x00000E0F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 0 perfmon QLX unit Port 3 select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R0_PMON_QLX_P3 (0x00000E0F) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ad1d15eae967a198c45fe0486e846e1e8">MSR_NEHALEM_R0_PMON_QLX_P3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ad1d15eae967a198c45fe0486e846e1e8">MSR_NEHALEM_R0_PMON_QLX_P3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R0_PMON_QLX_P3 is defined as MSR_R0_PMON_QLX_P3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a76d0a4214ec9fff6a179161754f0c613"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R1_PMON_BOX_CTRL&#160;&#160;&#160;0x00000E20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 1 perfmon local box control MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R1_PMON_BOX_CTRL (0x00000E20) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a76d0a4214ec9fff6a179161754f0c613">MSR_NEHALEM_R1_PMON_BOX_CTRL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a76d0a4214ec9fff6a179161754f0c613">MSR_NEHALEM_R1_PMON_BOX_CTRL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R1_PMON_BOX_CTRL is defined as MSR_R1_PMON_BOX_CTRL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a1c7472d57c18f70ca7b4590131933e98"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R1_PMON_BOX_OVF_CTRL&#160;&#160;&#160;0x00000E22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 1 perfmon local box overflow control MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R1_PMON_BOX_OVF_CTRL (0x00000E22) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a1c7472d57c18f70ca7b4590131933e98">MSR_NEHALEM_R1_PMON_BOX_OVF_CTRL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a1c7472d57c18f70ca7b4590131933e98">MSR_NEHALEM_R1_PMON_BOX_OVF_CTRL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R1_PMON_BOX_OVF_CTRL is defined as MSR_R1_PMON_BOX_OVF_CTRL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="abb7bfeb1cc5591e074a8b21015804faf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R1_PMON_BOX_STATUS&#160;&#160;&#160;0x00000E21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 1 perfmon local box status MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R1_PMON_BOX_STATUS (0x00000E21) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#abb7bfeb1cc5591e074a8b21015804faf">MSR_NEHALEM_R1_PMON_BOX_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#abb7bfeb1cc5591e074a8b21015804faf">MSR_NEHALEM_R1_PMON_BOX_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R1_PMON_BOX_STATUS is defined as MSR_R1_PMON_BOX_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad2acb09e8e939ee52ee84c8b0473c41a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R1_PMON_CTR10&#160;&#160;&#160;0x00000E35</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 1 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R1_PMON_CTR10 (0x00000E35) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ad2acb09e8e939ee52ee84c8b0473c41a">MSR_NEHALEM_R1_PMON_CTR10</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ad2acb09e8e939ee52ee84c8b0473c41a">MSR_NEHALEM_R1_PMON_CTR10</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R1_PMON_CTR10 is defined as MSR_R1_PMON_CTR10 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="afdd6845a8fb2cec0d2923f046abf8ff5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R1_PMON_CTR11&#160;&#160;&#160;0x00000E37</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 1 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R1_PMON_CTR11 (0x00000E37) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#afdd6845a8fb2cec0d2923f046abf8ff5">MSR_NEHALEM_R1_PMON_CTR11</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#afdd6845a8fb2cec0d2923f046abf8ff5">MSR_NEHALEM_R1_PMON_CTR11</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R1_PMON_CTR11 is defined as MSR_R1_PMON_CTR11 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a78f600b4a12a7b1c2b1260cc0888a64c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R1_PMON_CTR12&#160;&#160;&#160;0x00000E39</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 1 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R1_PMON_CTR12 (0x00000E39) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a78f600b4a12a7b1c2b1260cc0888a64c">MSR_NEHALEM_R1_PMON_CTR12</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a78f600b4a12a7b1c2b1260cc0888a64c">MSR_NEHALEM_R1_PMON_CTR12</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R1_PMON_CTR12 is defined as MSR_R1_PMON_CTR12 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a68f7fd3a2f7394c33d2f77516cab9c59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R1_PMON_CTR13&#160;&#160;&#160;0x00000E3B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 1perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R1_PMON_CTR13 (0x00000E3B) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a68f7fd3a2f7394c33d2f77516cab9c59">MSR_NEHALEM_R1_PMON_CTR13</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a68f7fd3a2f7394c33d2f77516cab9c59">MSR_NEHALEM_R1_PMON_CTR13</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R1_PMON_CTR13 is defined as MSR_R1_PMON_CTR13 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a34d9a87188097c64dc0db7e81c0cd76d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R1_PMON_CTR14&#160;&#160;&#160;0x00000E3D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 1 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R1_PMON_CTR14 (0x00000E3D) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a34d9a87188097c64dc0db7e81c0cd76d">MSR_NEHALEM_R1_PMON_CTR14</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a34d9a87188097c64dc0db7e81c0cd76d">MSR_NEHALEM_R1_PMON_CTR14</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R1_PMON_CTR14 is defined as MSR_R1_PMON_CTR14 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8e780d2f9d9ed6a56ffe0718efd77d41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R1_PMON_CTR15&#160;&#160;&#160;0x00000E3F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 1 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R1_PMON_CTR15 (0x00000E3F) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a8e780d2f9d9ed6a56ffe0718efd77d41">MSR_NEHALEM_R1_PMON_CTR15</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a8e780d2f9d9ed6a56ffe0718efd77d41">MSR_NEHALEM_R1_PMON_CTR15</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R1_PMON_CTR15 is defined as MSR_R1_PMON_CTR15 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2875d80faedcc5e535f3e64e6ae81c11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R1_PMON_CTR8&#160;&#160;&#160;0x00000E31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 1 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R1_PMON_CTR8 (0x00000E31) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a2875d80faedcc5e535f3e64e6ae81c11">MSR_NEHALEM_R1_PMON_CTR8</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a2875d80faedcc5e535f3e64e6ae81c11">MSR_NEHALEM_R1_PMON_CTR8</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R1_PMON_CTR8 is defined as MSR_R1_PMON_CTR8 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8214db502b3014404754f922fd4735a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R1_PMON_CTR9&#160;&#160;&#160;0x00000E33</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 1 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R1_PMON_CTR9 (0x00000E33) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a8214db502b3014404754f922fd4735a0">MSR_NEHALEM_R1_PMON_CTR9</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a8214db502b3014404754f922fd4735a0">MSR_NEHALEM_R1_PMON_CTR9</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R1_PMON_CTR9 is defined as MSR_R1_PMON_CTR9 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a281e00a9037a527b4d2206c17fce7744"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R1_PMON_EVNT_SEL10&#160;&#160;&#160;0x00000E34</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 1 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R1_PMON_EVNT_SEL10 (0x00000E34) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a281e00a9037a527b4d2206c17fce7744">MSR_NEHALEM_R1_PMON_EVNT_SEL10</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a281e00a9037a527b4d2206c17fce7744">MSR_NEHALEM_R1_PMON_EVNT_SEL10</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R1_PMON_EVNT_SEL10 is defined as MSR_R1_PMON_EVNT_SEL10 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aab3995a8ecee1d2649de1db514d82278"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R1_PMON_EVNT_SEL11&#160;&#160;&#160;0x00000E36</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 1 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R1_PMON_EVNT_SEL11 (0x00000E36) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aab3995a8ecee1d2649de1db514d82278">MSR_NEHALEM_R1_PMON_EVNT_SEL11</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aab3995a8ecee1d2649de1db514d82278">MSR_NEHALEM_R1_PMON_EVNT_SEL11</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R1_PMON_EVNT_SEL11 is defined as MSR_R1_PMON_EVNT_SEL11 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a44ed492ee9be03bba8966b151ca0f842"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R1_PMON_EVNT_SEL12&#160;&#160;&#160;0x00000E38</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 1 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R1_PMON_EVNT_SEL12 (0x00000E38) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a44ed492ee9be03bba8966b151ca0f842">MSR_NEHALEM_R1_PMON_EVNT_SEL12</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a44ed492ee9be03bba8966b151ca0f842">MSR_NEHALEM_R1_PMON_EVNT_SEL12</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R1_PMON_EVNT_SEL12 is defined as MSR_R1_PMON_EVNT_SEL12 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac0d0b91ad5f52f6ede62fb7bcdec93a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R1_PMON_EVNT_SEL13&#160;&#160;&#160;0x00000E3A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 1 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R1_PMON_EVNT_SEL13 (0x00000E3A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ac0d0b91ad5f52f6ede62fb7bcdec93a1">MSR_NEHALEM_R1_PMON_EVNT_SEL13</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ac0d0b91ad5f52f6ede62fb7bcdec93a1">MSR_NEHALEM_R1_PMON_EVNT_SEL13</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R1_PMON_EVNT_SEL13 is defined as MSR_R1_PMON_EVNT_SEL13 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a0ecc61992ecae422d9194e99850a4dcf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R1_PMON_EVNT_SEL14&#160;&#160;&#160;0x00000E3C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 1 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R1_PMON_EVNT_SEL14 (0x00000E3C) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a0ecc61992ecae422d9194e99850a4dcf">MSR_NEHALEM_R1_PMON_EVNT_SEL14</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a0ecc61992ecae422d9194e99850a4dcf">MSR_NEHALEM_R1_PMON_EVNT_SEL14</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R1_PMON_EVNT_SEL14 is defined as MSR_R1_PMON_EVNT_SEL14 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad858d924faa10333bb0ad1e7ef05eac4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R1_PMON_EVNT_SEL15&#160;&#160;&#160;0x00000E3E</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 1 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R1_PMON_EVNT_SEL15 (0x00000E3E) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ad858d924faa10333bb0ad1e7ef05eac4">MSR_NEHALEM_R1_PMON_EVNT_SEL15</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ad858d924faa10333bb0ad1e7ef05eac4">MSR_NEHALEM_R1_PMON_EVNT_SEL15</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R1_PMON_EVNT_SEL15 is defined as MSR_R1_PMON_EVNT_SEL15 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa127d3044d684699e1a4f6768edb07be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R1_PMON_EVNT_SEL8&#160;&#160;&#160;0x00000E30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 1 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R1_PMON_EVNT_SEL8 (0x00000E30) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aa127d3044d684699e1a4f6768edb07be">MSR_NEHALEM_R1_PMON_EVNT_SEL8</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aa127d3044d684699e1a4f6768edb07be">MSR_NEHALEM_R1_PMON_EVNT_SEL8</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R1_PMON_EVNT_SEL8 is defined as MSR_R1_PMON_EVNT_SEL8 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a3ce72b29b8397e1f98ccae8df625ebc5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R1_PMON_EVNT_SEL9&#160;&#160;&#160;0x00000E32</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 1 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R1_PMON_EVNT_SEL9 (0x00000E32) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a3ce72b29b8397e1f98ccae8df625ebc5">MSR_NEHALEM_R1_PMON_EVNT_SEL9</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a3ce72b29b8397e1f98ccae8df625ebc5">MSR_NEHALEM_R1_PMON_EVNT_SEL9</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R1_PMON_EVNT_SEL9 is defined as MSR_R1_PMON_EVNT_SEL9 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a713a267d1d82eb47885e20717e6cb082"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R1_PMON_IPERF1_P10&#160;&#160;&#160;0x00000E26</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 1 perfmon IPERF1 unit Port 10 select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R1_PMON_IPERF1_P10 (0x00000E26) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a713a267d1d82eb47885e20717e6cb082">MSR_NEHALEM_R1_PMON_IPERF1_P10</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a713a267d1d82eb47885e20717e6cb082">MSR_NEHALEM_R1_PMON_IPERF1_P10</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R1_PMON_IPERF1_P10 is defined as MSR_R1_PMON_IPERF1_P10 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a74d84ad429d0287cdd060391900b3c84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R1_PMON_IPERF1_P11&#160;&#160;&#160;0x00000E27</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 1 perfmon IPERF1 unit Port 11 select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R1_PMON_IPERF1_P11 (0x00000E27) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a74d84ad429d0287cdd060391900b3c84">MSR_NEHALEM_R1_PMON_IPERF1_P11</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a74d84ad429d0287cdd060391900b3c84">MSR_NEHALEM_R1_PMON_IPERF1_P11</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R1_PMON_IPERF1_P11 is defined as MSR_R1_PMON_IPERF1_P11 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a1b17ae199774d494ed5eff58c6cc102e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R1_PMON_IPERF1_P12&#160;&#160;&#160;0x00000E28</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 1 perfmon IPERF1 unit Port 12 select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R1_PMON_IPERF1_P12 (0x00000E28) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a1b17ae199774d494ed5eff58c6cc102e">MSR_NEHALEM_R1_PMON_IPERF1_P12</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a1b17ae199774d494ed5eff58c6cc102e">MSR_NEHALEM_R1_PMON_IPERF1_P12</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R1_PMON_IPERF1_P12 is defined as MSR_R1_PMON_IPERF1_P12 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a9702585400e23f3bf984bd73b4ad8156"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R1_PMON_IPERF1_P13&#160;&#160;&#160;0x00000E29</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 1 perfmon IPERF1 unit Port 13 select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R1_PMON_IPERF1_P13 (0x00000E29) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a9702585400e23f3bf984bd73b4ad8156">MSR_NEHALEM_R1_PMON_IPERF1_P13</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a9702585400e23f3bf984bd73b4ad8156">MSR_NEHALEM_R1_PMON_IPERF1_P13</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R1_PMON_IPERF1_P13 is defined as MSR_R1_PMON_IPERF1_P13 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a4dbe012d0e5fd4832c86d00d63e3ad91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R1_PMON_IPERF1_P14&#160;&#160;&#160;0x00000E2A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 1 perfmon IPERF1 unit Port 14 select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R1_PMON_IPERF1_P14 (0x00000E2A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a4dbe012d0e5fd4832c86d00d63e3ad91">MSR_NEHALEM_R1_PMON_IPERF1_P14</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a4dbe012d0e5fd4832c86d00d63e3ad91">MSR_NEHALEM_R1_PMON_IPERF1_P14</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R1_PMON_IPERF1_P14 is defined as MSR_R1_PMON_IPERF1_P14 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af12a86855a6d363887eef397bf37c51e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R1_PMON_IPERF1_P15&#160;&#160;&#160;0x00000E2B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 1 perfmon IPERF1 unit Port 15 select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R1_PMON_IPERF1_P15 (0x00000E2B) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#af12a86855a6d363887eef397bf37c51e">MSR_NEHALEM_R1_PMON_IPERF1_P15</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#af12a86855a6d363887eef397bf37c51e">MSR_NEHALEM_R1_PMON_IPERF1_P15</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R1_PMON_IPERF1_P15 is defined as MSR_R1_PMON_IPERF1_P15 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a49c3dc55ea6ce82f28a3a0b3d50cb221"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R1_PMON_IPERF1_P8&#160;&#160;&#160;0x00000E24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 1 perfmon IPERF1 unit Port 8 select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R1_PMON_IPERF1_P8 (0x00000E24) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a49c3dc55ea6ce82f28a3a0b3d50cb221">MSR_NEHALEM_R1_PMON_IPERF1_P8</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a49c3dc55ea6ce82f28a3a0b3d50cb221">MSR_NEHALEM_R1_PMON_IPERF1_P8</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R1_PMON_IPERF1_P8 is defined as MSR_R1_PMON_IPERF1_P8 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="acc1839a5ff8b6af7fdfe2f6f1105ab7d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R1_PMON_IPERF1_P9&#160;&#160;&#160;0x00000E25</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 1 perfmon IPERF1 unit Port 9 select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R1_PMON_IPERF1_P9 (0x00000E25) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#acc1839a5ff8b6af7fdfe2f6f1105ab7d">MSR_NEHALEM_R1_PMON_IPERF1_P9</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#acc1839a5ff8b6af7fdfe2f6f1105ab7d">MSR_NEHALEM_R1_PMON_IPERF1_P9</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R1_PMON_IPERF1_P9 is defined as MSR_R1_PMON_IPERF1_P9 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="abce753f78190d170f4a3c12544eb104b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R1_PMON_QLX_P4&#160;&#160;&#160;0x00000E2C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 1 perfmon QLX unit Port 4 select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R1_PMON_QLX_P4 (0x00000E2C) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#abce753f78190d170f4a3c12544eb104b">MSR_NEHALEM_R1_PMON_QLX_P4</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#abce753f78190d170f4a3c12544eb104b">MSR_NEHALEM_R1_PMON_QLX_P4</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R1_PMON_QLX_P4 is defined as MSR_R1_PMON_QLX_P4 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a1ee6a136249b9dad3a5033bb62f26c3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R1_PMON_QLX_P5&#160;&#160;&#160;0x00000E2D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 1 perfmon QLX unit Port 5 select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R1_PMON_QLX_P5 (0x00000E2D) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a1ee6a136249b9dad3a5033bb62f26c3d">MSR_NEHALEM_R1_PMON_QLX_P5</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a1ee6a136249b9dad3a5033bb62f26c3d">MSR_NEHALEM_R1_PMON_QLX_P5</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R1_PMON_QLX_P5 is defined as MSR_R1_PMON_QLX_P5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5f2c129536108f7ea9ff112ba2a72c4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R1_PMON_QLX_P6&#160;&#160;&#160;0x00000E2E</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 1 perfmon QLX unit Port 6 select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R1_PMON_QLX_P6 (0x00000E2E) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a5f2c129536108f7ea9ff112ba2a72c4d">MSR_NEHALEM_R1_PMON_QLX_P6</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a5f2c129536108f7ea9ff112ba2a72c4d">MSR_NEHALEM_R1_PMON_QLX_P6</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R1_PMON_QLX_P6 is defined as MSR_R1_PMON_QLX_P6 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a36fbce0f89edc9e1c1434f273f2ed6af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_R1_PMON_QLX_P7&#160;&#160;&#160;0x00000E2F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore R-box 1 perfmon QLX unit Port 7 select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_R1_PMON_QLX_P7 (0x00000E2F) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a36fbce0f89edc9e1c1434f273f2ed6af">MSR_NEHALEM_R1_PMON_QLX_P7</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a36fbce0f89edc9e1c1434f273f2ed6af">MSR_NEHALEM_R1_PMON_QLX_P7</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_R1_PMON_QLX_P7 is defined as MSR_R1_PMON_QLX_P7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aadff327a5f712fd8ec9a5a279adfe787"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_S0_PMON_BOX_CTRL&#160;&#160;&#160;0x00000C40</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore S-box 0 perfmon local box control MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_S0_PMON_BOX_CTRL (0x00000C40) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aadff327a5f712fd8ec9a5a279adfe787">MSR_NEHALEM_S0_PMON_BOX_CTRL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aadff327a5f712fd8ec9a5a279adfe787">MSR_NEHALEM_S0_PMON_BOX_CTRL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_S0_PMON_BOX_CTRL is defined as MSR_S0_PMON_BOX_CTRL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad729cbe0c720dc8a934374ed368a322e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_S0_PMON_BOX_OVF_CTRL&#160;&#160;&#160;0x00000C42</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore S-box 0 perfmon local box overflow control MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_S0_PMON_BOX_OVF_CTRL (0x00000C42) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ad729cbe0c720dc8a934374ed368a322e">MSR_NEHALEM_S0_PMON_BOX_OVF_CTRL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ad729cbe0c720dc8a934374ed368a322e">MSR_NEHALEM_S0_PMON_BOX_OVF_CTRL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_S0_PMON_BOX_OVF_CTRL is defined as MSR_S0_PMON_BOX_OVF_CTRL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a614bd1d1ecd347f77eb560aac2781ea3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_S0_PMON_BOX_STATUS&#160;&#160;&#160;0x00000C41</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore S-box 0 perfmon local box status MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_S0_PMON_BOX_STATUS (0x00000C41) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a614bd1d1ecd347f77eb560aac2781ea3">MSR_NEHALEM_S0_PMON_BOX_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a614bd1d1ecd347f77eb560aac2781ea3">MSR_NEHALEM_S0_PMON_BOX_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_S0_PMON_BOX_STATUS is defined as MSR_S0_PMON_BOX_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a75ac8350a29c263aefd137f6e372b399"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_S0_PMON_CTR0&#160;&#160;&#160;0x00000C51</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore S-box 0 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_S0_PMON_CTR0 (0x00000C51) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a75ac8350a29c263aefd137f6e372b399">MSR_NEHALEM_S0_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a75ac8350a29c263aefd137f6e372b399">MSR_NEHALEM_S0_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_S0_PMON_CTR0 is defined as MSR_S0_PMON_CTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a37eee2227ca7cb65265198106f7ee649"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_S0_PMON_CTR1&#160;&#160;&#160;0x00000C53</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore S-box 0 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_S0_PMON_CTR1 (0x00000C53) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a37eee2227ca7cb65265198106f7ee649">MSR_NEHALEM_S0_PMON_CTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a37eee2227ca7cb65265198106f7ee649">MSR_NEHALEM_S0_PMON_CTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_S0_PMON_CTR1 is defined as MSR_S0_PMON_CTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aab87693b8f564b34df3d47ddbafd8dbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_S0_PMON_CTR2&#160;&#160;&#160;0x00000C55</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore S-box 0 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_S0_PMON_CTR2 (0x00000C55) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aab87693b8f564b34df3d47ddbafd8dbd">MSR_NEHALEM_S0_PMON_CTR2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aab87693b8f564b34df3d47ddbafd8dbd">MSR_NEHALEM_S0_PMON_CTR2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_S0_PMON_CTR2 is defined as MSR_S0_PMON_CTR2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aed66363f29ce910137ed4938343311b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_S0_PMON_CTR3&#160;&#160;&#160;0x00000C57</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore S-box 0 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_S0_PMON_CTR3 (0x00000C57) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aed66363f29ce910137ed4938343311b6">MSR_NEHALEM_S0_PMON_CTR3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aed66363f29ce910137ed4938343311b6">MSR_NEHALEM_S0_PMON_CTR3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_S0_PMON_CTR3 is defined as MSR_S0_PMON_CTR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab2c3669ff4110e7b5f1f7673f8333a9c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_S0_PMON_EVNT_SEL0&#160;&#160;&#160;0x00000C50</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore S-box 0 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_S0_PMON_EVNT_SEL0 (0x00000C50) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ab2c3669ff4110e7b5f1f7673f8333a9c">MSR_NEHALEM_S0_PMON_EVNT_SEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ab2c3669ff4110e7b5f1f7673f8333a9c">MSR_NEHALEM_S0_PMON_EVNT_SEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_S0_PMON_EVNT_SEL0 is defined as MSR_S0_PMON_EVNT_SEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a14c2893e8249dd2a91ce552b76fa9435"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_S0_PMON_EVNT_SEL1&#160;&#160;&#160;0x00000C52</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore S-box 0 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_S0_PMON_EVNT_SEL1 (0x00000C52) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a14c2893e8249dd2a91ce552b76fa9435">MSR_NEHALEM_S0_PMON_EVNT_SEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a14c2893e8249dd2a91ce552b76fa9435">MSR_NEHALEM_S0_PMON_EVNT_SEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_S0_PMON_EVNT_SEL1 is defined as MSR_S0_PMON_EVNT_SEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="afbdd15fe3747574ffba1b1c468d4e4a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_S0_PMON_EVNT_SEL2&#160;&#160;&#160;0x00000C54</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore S-box 0 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_S0_PMON_EVNT_SEL2 (0x00000C54) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#afbdd15fe3747574ffba1b1c468d4e4a3">MSR_NEHALEM_S0_PMON_EVNT_SEL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#afbdd15fe3747574ffba1b1c468d4e4a3">MSR_NEHALEM_S0_PMON_EVNT_SEL2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_S0_PMON_EVNT_SEL2 is defined as MSR_S0_PMON_EVNT_SEL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a9cf1dbd0700e290ff31950c304d0f398"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_S0_PMON_EVNT_SEL3&#160;&#160;&#160;0x00000C56</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore S-box 0 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_S0_PMON_EVNT_SEL3 (0x00000C56) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a9cf1dbd0700e290ff31950c304d0f398">MSR_NEHALEM_S0_PMON_EVNT_SEL3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a9cf1dbd0700e290ff31950c304d0f398">MSR_NEHALEM_S0_PMON_EVNT_SEL3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_S0_PMON_EVNT_SEL3 is defined as MSR_S0_PMON_EVNT_SEL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af2dffbbb211bfdef0d5dac339573748f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_S0_PMON_MASK&#160;&#160;&#160;0x00000E4A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore S-box 0 perfmon local box mask MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_S0_PMON_MASK (0x00000E4A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#af2dffbbb211bfdef0d5dac339573748f">MSR_NEHALEM_S0_PMON_MASK</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#af2dffbbb211bfdef0d5dac339573748f">MSR_NEHALEM_S0_PMON_MASK</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_S0_PMON_MASK is defined as MSR_S0_PMON_MASK in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a09d06ffe04b5b3ba3c6eb7b2a834bf2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_S0_PMON_MATCH&#160;&#160;&#160;0x00000E49</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore S-box 0 perfmon local box match MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_S0_PMON_MATCH (0x00000E49) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a09d06ffe04b5b3ba3c6eb7b2a834bf2c">MSR_NEHALEM_S0_PMON_MATCH</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a09d06ffe04b5b3ba3c6eb7b2a834bf2c">MSR_NEHALEM_S0_PMON_MATCH</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_S0_PMON_MATCH is defined as MSR_S0_PMON_MATCH in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac0fd5f0aa34c7ab921e4cdf5cca4c323"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_S1_PMON_BOX_CTRL&#160;&#160;&#160;0x00000CC0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore S-box 1 perfmon local box control MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_S1_PMON_BOX_CTRL (0x00000CC0) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ac0fd5f0aa34c7ab921e4cdf5cca4c323">MSR_NEHALEM_S1_PMON_BOX_CTRL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ac0fd5f0aa34c7ab921e4cdf5cca4c323">MSR_NEHALEM_S1_PMON_BOX_CTRL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_S1_PMON_BOX_CTRL is defined as MSR_S1_PMON_BOX_CTRL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7bc662d1971168d93e6dfc51a7d76f19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_S1_PMON_BOX_OVF_CTRL&#160;&#160;&#160;0x00000CC2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore S-box 1 perfmon local box overflow control MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_S1_PMON_BOX_OVF_CTRL (0x00000CC2) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a7bc662d1971168d93e6dfc51a7d76f19">MSR_NEHALEM_S1_PMON_BOX_OVF_CTRL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a7bc662d1971168d93e6dfc51a7d76f19">MSR_NEHALEM_S1_PMON_BOX_OVF_CTRL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_S1_PMON_BOX_OVF_CTRL is defined as MSR_S1_PMON_BOX_OVF_CTRL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a743e39685ad592ad41c9b5cf01a6975b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_S1_PMON_BOX_STATUS&#160;&#160;&#160;0x00000CC1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore S-box 1 perfmon local box status MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_S1_PMON_BOX_STATUS (0x00000CC1) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a743e39685ad592ad41c9b5cf01a6975b">MSR_NEHALEM_S1_PMON_BOX_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a743e39685ad592ad41c9b5cf01a6975b">MSR_NEHALEM_S1_PMON_BOX_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_S1_PMON_BOX_STATUS is defined as MSR_S1_PMON_BOX_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2c3905b83fc5bd1468a2f6ebb0c53a11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_S1_PMON_CTR0&#160;&#160;&#160;0x00000CD1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore S-box 1 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_S1_PMON_CTR0 (0x00000CD1) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a2c3905b83fc5bd1468a2f6ebb0c53a11">MSR_NEHALEM_S1_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a2c3905b83fc5bd1468a2f6ebb0c53a11">MSR_NEHALEM_S1_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_S1_PMON_CTR0 is defined as MSR_S1_PMON_CTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af6d5e0cdc32c340ad65fb1f7a7055e73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_S1_PMON_CTR1&#160;&#160;&#160;0x00000CD3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore S-box 1 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_S1_PMON_CTR1 (0x00000CD3) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#af6d5e0cdc32c340ad65fb1f7a7055e73">MSR_NEHALEM_S1_PMON_CTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#af6d5e0cdc32c340ad65fb1f7a7055e73">MSR_NEHALEM_S1_PMON_CTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_S1_PMON_CTR1 is defined as MSR_S1_PMON_CTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab6c3fc18b34f3891d1cd0fb01fcaa46f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_S1_PMON_CTR2&#160;&#160;&#160;0x00000CD5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore S-box 1 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_S1_PMON_CTR2 (0x00000CD5) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ab6c3fc18b34f3891d1cd0fb01fcaa46f">MSR_NEHALEM_S1_PMON_CTR2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ab6c3fc18b34f3891d1cd0fb01fcaa46f">MSR_NEHALEM_S1_PMON_CTR2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_S1_PMON_CTR2 is defined as MSR_S1_PMON_CTR2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa926f12f4340964a5856827a4fbc457d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_S1_PMON_CTR3&#160;&#160;&#160;0x00000CD7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore S-box 1 perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_S1_PMON_CTR3 (0x00000CD7) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aa926f12f4340964a5856827a4fbc457d">MSR_NEHALEM_S1_PMON_CTR3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aa926f12f4340964a5856827a4fbc457d">MSR_NEHALEM_S1_PMON_CTR3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_S1_PMON_CTR3 is defined as MSR_S1_PMON_CTR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae13efba6ede9710c342464a19cc4354b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_S1_PMON_EVNT_SEL0&#160;&#160;&#160;0x00000CD0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore S-box 1 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_S1_PMON_EVNT_SEL0 (0x00000CD0) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ae13efba6ede9710c342464a19cc4354b">MSR_NEHALEM_S1_PMON_EVNT_SEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ae13efba6ede9710c342464a19cc4354b">MSR_NEHALEM_S1_PMON_EVNT_SEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_S1_PMON_EVNT_SEL0 is defined as MSR_S1_PMON_EVNT_SEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a0cf1668f469229c0a183740d0849b00a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_S1_PMON_EVNT_SEL1&#160;&#160;&#160;0x00000CD2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore S-box 1 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_S1_PMON_EVNT_SEL1 (0x00000CD2) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a0cf1668f469229c0a183740d0849b00a">MSR_NEHALEM_S1_PMON_EVNT_SEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a0cf1668f469229c0a183740d0849b00a">MSR_NEHALEM_S1_PMON_EVNT_SEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_S1_PMON_EVNT_SEL1 is defined as MSR_S1_PMON_EVNT_SEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a22c060ecf69ee7932e53e5344ae4dec8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_S1_PMON_EVNT_SEL2&#160;&#160;&#160;0x00000CD4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore S-box 1 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_S1_PMON_EVNT_SEL2 (0x00000CD4) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a22c060ecf69ee7932e53e5344ae4dec8">MSR_NEHALEM_S1_PMON_EVNT_SEL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a22c060ecf69ee7932e53e5344ae4dec8">MSR_NEHALEM_S1_PMON_EVNT_SEL2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_S1_PMON_EVNT_SEL2 is defined as MSR_S1_PMON_EVNT_SEL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aae8e1eeed01250ee9e1c948f18ae7c30"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_S1_PMON_EVNT_SEL3&#160;&#160;&#160;0x00000CD6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore S-box 1 perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_S1_PMON_EVNT_SEL3 (0x00000CD6) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aae8e1eeed01250ee9e1c948f18ae7c30">MSR_NEHALEM_S1_PMON_EVNT_SEL3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#aae8e1eeed01250ee9e1c948f18ae7c30">MSR_NEHALEM_S1_PMON_EVNT_SEL3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_S1_PMON_EVNT_SEL3 is defined as MSR_S1_PMON_EVNT_SEL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a80a0f8217ad9b93d525137aed629047b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_S1_PMON_MASK&#160;&#160;&#160;0x00000E5A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore S-box 1 perfmon local box mask MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_S1_PMON_MASK (0x00000E5A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a80a0f8217ad9b93d525137aed629047b">MSR_NEHALEM_S1_PMON_MASK</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a80a0f8217ad9b93d525137aed629047b">MSR_NEHALEM_S1_PMON_MASK</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_S1_PMON_MASK is defined as MSR_S1_PMON_MASK in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a26016e93387e7b5d9a00a5352615f62a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_S1_PMON_MATCH&#160;&#160;&#160;0x00000E59</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore S-box 1 perfmon local box match MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_S1_PMON_MATCH (0x00000E59) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a26016e93387e7b5d9a00a5352615f62a">MSR_NEHALEM_S1_PMON_MATCH</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a26016e93387e7b5d9a00a5352615f62a">MSR_NEHALEM_S1_PMON_MATCH</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_S1_PMON_MATCH is defined as MSR_S1_PMON_MATCH in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7b3057d185e7bcfecf6b7535aae5bc1c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_SMI_COUNT&#160;&#160;&#160;0x00000034</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread. SMI Counter (R/O).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_SMI_COUNT (0x00000034) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___n_e_h_a_l_e_m___s_m_i___c_o_u_n_t___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_SMI_COUNT_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___n_e_h_a_l_e_m___s_m_i___c_o_u_n_t___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_SMI_COUNT_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___n_e_h_a_l_e_m___s_m_i___c_o_u_n_t___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_SMI_COUNT_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___n_e_h_a_l_e_m___s_m_i___c_o_u_n_t___r_e_g_i_s_t_e_r.html#acb84bf10122b8608fec32707a9feb8ef">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a7b3057d185e7bcfecf6b7535aae5bc1c">MSR_NEHALEM_SMI_COUNT</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_SMI_COUNT is defined as MSR_SMI_COUNT in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a41f3ff84dfc8e0dba7adeb9fdb4d4b21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_TEMPERATURE_TARGET&#160;&#160;&#160;0x000001A2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thread.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_TEMPERATURE_TARGET (0x000001A2) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___n_e_h_a_l_e_m___t_e_m_p_e_r_a_t_u_r_e___t_a_r_g_e_t___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_TEMPERATURE_TARGET_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___n_e_h_a_l_e_m___t_e_m_p_e_r_a_t_u_r_e___t_a_r_g_e_t___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_TEMPERATURE_TARGET_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___n_e_h_a_l_e_m___t_e_m_p_e_r_a_t_u_r_e___t_a_r_g_e_t___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_TEMPERATURE_TARGET_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___n_e_h_a_l_e_m___t_e_m_p_e_r_a_t_u_r_e___t_a_r_g_e_t___r_e_g_i_s_t_e_r.html#aac98f173b8d599035ed3cf40e0d6d17c">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a41f3ff84dfc8e0dba7adeb9fdb4d4b21">MSR_NEHALEM_TEMPERATURE_TARGET</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a41f3ff84dfc8e0dba7adeb9fdb4d4b21">MSR_NEHALEM_TEMPERATURE_TARGET</a>, Msr.<a class="code" href="union_m_s_r___n_e_h_a_l_e_m___t_e_m_p_e_r_a_t_u_r_e___t_a_r_g_e_t___r_e_g_i_s_t_e_r.html#aac98f173b8d599035ed3cf40e0d6d17c">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_TEMPERATURE_TARGET is defined as MSR_TEMPERATURE_TARGET in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="afd928b6a1aefcf2ba8ab8bb572acab47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_TURBO_POWER_CURRENT_LIMIT&#160;&#160;&#160;0x000001AC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>See <a href="http://biosbits.org">http://biosbits.org</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_TURBO_POWER_CURRENT_LIMIT (0x000001AC) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___n_e_h_a_l_e_m___t_u_r_b_o___p_o_w_e_r___c_u_r_r_e_n_t___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_TURBO_POWER_CURRENT_LIMIT_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___n_e_h_a_l_e_m___t_u_r_b_o___p_o_w_e_r___c_u_r_r_e_n_t___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_TURBO_POWER_CURRENT_LIMIT_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___n_e_h_a_l_e_m___t_u_r_b_o___p_o_w_e_r___c_u_r_r_e_n_t___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_TURBO_POWER_CURRENT_LIMIT_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___n_e_h_a_l_e_m___t_u_r_b_o___p_o_w_e_r___c_u_r_r_e_n_t___l_i_m_i_t___r_e_g_i_s_t_e_r.html#a331004c60940810cb47bc9d7886e5906">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#afd928b6a1aefcf2ba8ab8bb572acab47">MSR_NEHALEM_TURBO_POWER_CURRENT_LIMIT</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#afd928b6a1aefcf2ba8ab8bb572acab47">MSR_NEHALEM_TURBO_POWER_CURRENT_LIMIT</a>, Msr.<a class="code" href="union_m_s_r___n_e_h_a_l_e_m___t_u_r_b_o___p_o_w_e_r___c_u_r_r_e_n_t___l_i_m_i_t___r_e_g_i_s_t_e_r.html#a331004c60940810cb47bc9d7886e5906">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_TURBO_POWER_CURRENT_LIMIT is defined as MSR_TURBO_POWER_CURRENT_LIMIT in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a48872627295ba9d9d56bc388d1ad4637"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_TURBO_RATIO_LIMIT&#160;&#160;&#160;0x000001AD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Maximum Ratio Limit of Turbo Mode RO if MSR_PLATFORM_INFO.[28] = 0, RW if MSR_PLATFORM_INFO.[28] = 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_TURBO_RATIO_LIMIT (0x000001AD) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___n_e_h_a_l_e_m___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_TURBO_RATIO_LIMIT_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___n_e_h_a_l_e_m___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_TURBO_RATIO_LIMIT_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___n_e_h_a_l_e_m___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html">MSR_NEHALEM_TURBO_RATIO_LIMIT_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___n_e_h_a_l_e_m___t_u_r_b_o___r_a_t_i_o___l_i_m_i_t___r_e_g_i_s_t_e_r.html#a620d986dc6de9f9e20a60c1b1816371c">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a48872627295ba9d9d56bc388d1ad4637">MSR_NEHALEM_TURBO_RATIO_LIMIT</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_TURBO_RATIO_LIMIT is defined as MSR_TURBO_RATIO_LIMIT in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a433ba2faf2ea5159190d74e6f0004b06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_U_PMON_CTR&#160;&#160;&#160;0x00000C11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore U-box perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_U_PMON_CTR (0x00000C11) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a433ba2faf2ea5159190d74e6f0004b06">MSR_NEHALEM_U_PMON_CTR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a433ba2faf2ea5159190d74e6f0004b06">MSR_NEHALEM_U_PMON_CTR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_U_PMON_CTR is defined as MSR_U_PMON_CTR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad7de66025cf34ad38e807a495e631e6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_U_PMON_EVNT_SEL&#160;&#160;&#160;0x00000C10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore U-box perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_U_PMON_EVNT_SEL (0x00000C10) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ad7de66025cf34ad38e807a495e631e6f">MSR_NEHALEM_U_PMON_EVNT_SEL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ad7de66025cf34ad38e807a495e631e6f">MSR_NEHALEM_U_PMON_EVNT_SEL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_U_PMON_EVNT_SEL is defined as MSR_U_PMON_EVNT_SEL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af5bba2c2be9e5e85bb6600c16d7a8806"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_U_PMON_GLOBAL_CTRL&#160;&#160;&#160;0x00000C00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore U-box perfmon global control MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_U_PMON_GLOBAL_CTRL (0x00000C00) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#af5bba2c2be9e5e85bb6600c16d7a8806">MSR_NEHALEM_U_PMON_GLOBAL_CTRL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#af5bba2c2be9e5e85bb6600c16d7a8806">MSR_NEHALEM_U_PMON_GLOBAL_CTRL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_U_PMON_GLOBAL_CTRL is defined as MSR_U_PMON_GLOBAL_CTRL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a104265ab2df84417dab7c0baae8a4966"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_U_PMON_GLOBAL_OVF_CTRL&#160;&#160;&#160;0x00000C02</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore U-box perfmon global overflow control MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_U_PMON_GLOBAL_OVF_CTRL (0x00000C02) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a104265ab2df84417dab7c0baae8a4966">MSR_NEHALEM_U_PMON_GLOBAL_OVF_CTRL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a104265ab2df84417dab7c0baae8a4966">MSR_NEHALEM_U_PMON_GLOBAL_OVF_CTRL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_U_PMON_GLOBAL_OVF_CTRL is defined as MSR_U_PMON_GLOBAL_OVF_CTRL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a775c8c558bd6a1018c66f3f67032cfa6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_U_PMON_GLOBAL_STATUS&#160;&#160;&#160;0x00000C01</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore U-box perfmon global status MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_U_PMON_GLOBAL_STATUS (0x00000C01) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a775c8c558bd6a1018c66f3f67032cfa6">MSR_NEHALEM_U_PMON_GLOBAL_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a775c8c558bd6a1018c66f3f67032cfa6">MSR_NEHALEM_U_PMON_GLOBAL_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_U_PMON_GLOBAL_STATUS is defined as MSR_U_PMON_GLOBAL_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a340812264fc63bef41fc8c158e15f66b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_UNCORE_ADDR_OPCODE_MATCH&#160;&#160;&#160;0x00000396</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. See Section 18.3.1.2.3, "Uncore Address/Opcode Match MSR.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_UNCORE_ADDR_OPCODE_MATCH (0x00000396) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a340812264fc63bef41fc8c158e15f66b">MSR_NEHALEM_UNCORE_ADDR_OPCODE_MATCH</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a340812264fc63bef41fc8c158e15f66b">MSR_NEHALEM_UNCORE_ADDR_OPCODE_MATCH</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_UNCORE_ADDR_OPCODE_MATCH is defined as MSR_UNCORE_ADDR_OPCODE_MATCH in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a0dfe932f81ae46a2c96f905be1327916"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_UNCORE_FIXED_CTR0&#160;&#160;&#160;0x00000394</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. See Section 18.3.1.2.1, "Uncore Performance Monitoring Management
Facility.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_UNCORE_FIXED_CTR0 (0x00000394) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a0dfe932f81ae46a2c96f905be1327916">MSR_NEHALEM_UNCORE_FIXED_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a0dfe932f81ae46a2c96f905be1327916">MSR_NEHALEM_UNCORE_FIXED_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_UNCORE_FIXED_CTR0 is defined as MSR_UNCORE_FIXED_CTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2e2b54c2a52a7223c9f70bd876beae2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_UNCORE_FIXED_CTR_CTRL&#160;&#160;&#160;0x00000395</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. See Section 18.3.1.2.1, "Uncore Performance Monitoring Management
Facility.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_UNCORE_FIXED_CTR_CTRL (0x00000395) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a2e2b54c2a52a7223c9f70bd876beae2a">MSR_NEHALEM_UNCORE_FIXED_CTR_CTRL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a2e2b54c2a52a7223c9f70bd876beae2a">MSR_NEHALEM_UNCORE_FIXED_CTR_CTRL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_UNCORE_FIXED_CTR_CTRL is defined as MSR_UNCORE_FIXED_CTR_CTRL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a21f45e733c18bc820a494c0bc92f1e6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_UNCORE_PERF_GLOBAL_CTRL&#160;&#160;&#160;0x00000391</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. See Section 18.3.1.2.1, "Uncore Performance Monitoring Management
Facility.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_UNCORE_PERF_GLOBAL_CTRL (0x00000391) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a21f45e733c18bc820a494c0bc92f1e6d">MSR_NEHALEM_UNCORE_PERF_GLOBAL_CTRL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a21f45e733c18bc820a494c0bc92f1e6d">MSR_NEHALEM_UNCORE_PERF_GLOBAL_CTRL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_UNCORE_PERF_GLOBAL_CTRL is defined as MSR_UNCORE_PERF_GLOBAL_CTRL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a68a9613d0a00e98ee860170c0cad9118"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_UNCORE_PERF_GLOBAL_OVF_CTRL&#160;&#160;&#160;0x00000393</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. See Section 18.3.1.2.1, "Uncore Performance Monitoring Management
Facility.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_UNCORE_PERF_GLOBAL_OVF_CTRL (0x00000393) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a68a9613d0a00e98ee860170c0cad9118">MSR_NEHALEM_UNCORE_PERF_GLOBAL_OVF_CTRL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a68a9613d0a00e98ee860170c0cad9118">MSR_NEHALEM_UNCORE_PERF_GLOBAL_OVF_CTRL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_UNCORE_PERF_GLOBAL_OVF_CTRL is defined as MSR_UNCORE_PERF_GLOBAL_OVF_CTRL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a717ccd57301b7514947a46d39a3506a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_UNCORE_PERF_GLOBAL_STATUS&#160;&#160;&#160;0x00000392</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. See Section 18.3.1.2.1, "Uncore Performance Monitoring Management
Facility.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_UNCORE_PERF_GLOBAL_STATUS (0x00000392) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a717ccd57301b7514947a46d39a3506a8">MSR_NEHALEM_UNCORE_PERF_GLOBAL_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a717ccd57301b7514947a46d39a3506a8">MSR_NEHALEM_UNCORE_PERF_GLOBAL_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_UNCORE_PERF_GLOBAL_STATUS is defined as MSR_UNCORE_PERF_GLOBAL_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a913394b11d92526f20cceb6ae272f8e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_UNCORE_PERFEVTSEL0&#160;&#160;&#160;0x000003C0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. See Section 18.3.1.2.2, "Uncore Performance Event Configuration
Facility.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_UNCORE_PERFEVTSELi </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a913394b11d92526f20cceb6ae272f8e6">MSR_NEHALEM_UNCORE_PERFEVTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a913394b11d92526f20cceb6ae272f8e6">MSR_NEHALEM_UNCORE_PERFEVTSEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_UNCORE_PERFEVTSEL0 is defined as MSR_UNCORE_PERFEVTSEL0 in SDM. MSR_NEHALEM_UNCORE_PERFEVTSEL1 is defined as MSR_UNCORE_PERFEVTSEL1 in SDM. MSR_NEHALEM_UNCORE_PERFEVTSEL2 is defined as MSR_UNCORE_PERFEVTSEL2 in SDM. MSR_NEHALEM_UNCORE_PERFEVTSEL3 is defined as MSR_UNCORE_PERFEVTSEL3 in SDM. MSR_NEHALEM_UNCORE_PERFEVTSEL4 is defined as MSR_UNCORE_PERFEVTSEL4 in SDM. MSR_NEHALEM_UNCORE_PERFEVTSEL5 is defined as MSR_UNCORE_PERFEVTSEL5 in SDM. MSR_NEHALEM_UNCORE_PERFEVTSEL6 is defined as MSR_UNCORE_PERFEVTSEL6 in SDM. MSR_NEHALEM_UNCORE_PERFEVTSEL7 is defined as MSR_UNCORE_PERFEVTSEL7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6d3fb20192ffa8a6c190573a95c87cfb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_UNCORE_PERFEVTSEL1&#160;&#160;&#160;0x000003C1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. See Section 18.3.1.2.2, "Uncore Performance Event Configuration
Facility.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_UNCORE_PERFEVTSELi </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a913394b11d92526f20cceb6ae272f8e6">MSR_NEHALEM_UNCORE_PERFEVTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a913394b11d92526f20cceb6ae272f8e6">MSR_NEHALEM_UNCORE_PERFEVTSEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_UNCORE_PERFEVTSEL0 is defined as MSR_UNCORE_PERFEVTSEL0 in SDM. MSR_NEHALEM_UNCORE_PERFEVTSEL1 is defined as MSR_UNCORE_PERFEVTSEL1 in SDM. MSR_NEHALEM_UNCORE_PERFEVTSEL2 is defined as MSR_UNCORE_PERFEVTSEL2 in SDM. MSR_NEHALEM_UNCORE_PERFEVTSEL3 is defined as MSR_UNCORE_PERFEVTSEL3 in SDM. MSR_NEHALEM_UNCORE_PERFEVTSEL4 is defined as MSR_UNCORE_PERFEVTSEL4 in SDM. MSR_NEHALEM_UNCORE_PERFEVTSEL5 is defined as MSR_UNCORE_PERFEVTSEL5 in SDM. MSR_NEHALEM_UNCORE_PERFEVTSEL6 is defined as MSR_UNCORE_PERFEVTSEL6 in SDM. MSR_NEHALEM_UNCORE_PERFEVTSEL7 is defined as MSR_UNCORE_PERFEVTSEL7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a0482e4ceb6069de57273e21c12cdbc76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_UNCORE_PERFEVTSEL2&#160;&#160;&#160;0x000003C2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. See Section 18.3.1.2.2, "Uncore Performance Event Configuration
Facility.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_UNCORE_PERFEVTSELi </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a913394b11d92526f20cceb6ae272f8e6">MSR_NEHALEM_UNCORE_PERFEVTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a913394b11d92526f20cceb6ae272f8e6">MSR_NEHALEM_UNCORE_PERFEVTSEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_UNCORE_PERFEVTSEL0 is defined as MSR_UNCORE_PERFEVTSEL0 in SDM. MSR_NEHALEM_UNCORE_PERFEVTSEL1 is defined as MSR_UNCORE_PERFEVTSEL1 in SDM. MSR_NEHALEM_UNCORE_PERFEVTSEL2 is defined as MSR_UNCORE_PERFEVTSEL2 in SDM. MSR_NEHALEM_UNCORE_PERFEVTSEL3 is defined as MSR_UNCORE_PERFEVTSEL3 in SDM. MSR_NEHALEM_UNCORE_PERFEVTSEL4 is defined as MSR_UNCORE_PERFEVTSEL4 in SDM. MSR_NEHALEM_UNCORE_PERFEVTSEL5 is defined as MSR_UNCORE_PERFEVTSEL5 in SDM. MSR_NEHALEM_UNCORE_PERFEVTSEL6 is defined as MSR_UNCORE_PERFEVTSEL6 in SDM. MSR_NEHALEM_UNCORE_PERFEVTSEL7 is defined as MSR_UNCORE_PERFEVTSEL7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae13d32b8cc287366e8fcb56f29e0672d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_UNCORE_PERFEVTSEL3&#160;&#160;&#160;0x000003C3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. See Section 18.3.1.2.2, "Uncore Performance Event Configuration
Facility.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_UNCORE_PERFEVTSELi </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a913394b11d92526f20cceb6ae272f8e6">MSR_NEHALEM_UNCORE_PERFEVTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a913394b11d92526f20cceb6ae272f8e6">MSR_NEHALEM_UNCORE_PERFEVTSEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_UNCORE_PERFEVTSEL0 is defined as MSR_UNCORE_PERFEVTSEL0 in SDM. MSR_NEHALEM_UNCORE_PERFEVTSEL1 is defined as MSR_UNCORE_PERFEVTSEL1 in SDM. MSR_NEHALEM_UNCORE_PERFEVTSEL2 is defined as MSR_UNCORE_PERFEVTSEL2 in SDM. MSR_NEHALEM_UNCORE_PERFEVTSEL3 is defined as MSR_UNCORE_PERFEVTSEL3 in SDM. MSR_NEHALEM_UNCORE_PERFEVTSEL4 is defined as MSR_UNCORE_PERFEVTSEL4 in SDM. MSR_NEHALEM_UNCORE_PERFEVTSEL5 is defined as MSR_UNCORE_PERFEVTSEL5 in SDM. MSR_NEHALEM_UNCORE_PERFEVTSEL6 is defined as MSR_UNCORE_PERFEVTSEL6 in SDM. MSR_NEHALEM_UNCORE_PERFEVTSEL7 is defined as MSR_UNCORE_PERFEVTSEL7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a674ae7fab07a889be95f81635ade60ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_UNCORE_PERFEVTSEL4&#160;&#160;&#160;0x000003C4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. See Section 18.3.1.2.2, "Uncore Performance Event Configuration
Facility.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_UNCORE_PERFEVTSELi </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a913394b11d92526f20cceb6ae272f8e6">MSR_NEHALEM_UNCORE_PERFEVTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a913394b11d92526f20cceb6ae272f8e6">MSR_NEHALEM_UNCORE_PERFEVTSEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_UNCORE_PERFEVTSEL0 is defined as MSR_UNCORE_PERFEVTSEL0 in SDM. MSR_NEHALEM_UNCORE_PERFEVTSEL1 is defined as MSR_UNCORE_PERFEVTSEL1 in SDM. MSR_NEHALEM_UNCORE_PERFEVTSEL2 is defined as MSR_UNCORE_PERFEVTSEL2 in SDM. MSR_NEHALEM_UNCORE_PERFEVTSEL3 is defined as MSR_UNCORE_PERFEVTSEL3 in SDM. MSR_NEHALEM_UNCORE_PERFEVTSEL4 is defined as MSR_UNCORE_PERFEVTSEL4 in SDM. MSR_NEHALEM_UNCORE_PERFEVTSEL5 is defined as MSR_UNCORE_PERFEVTSEL5 in SDM. MSR_NEHALEM_UNCORE_PERFEVTSEL6 is defined as MSR_UNCORE_PERFEVTSEL6 in SDM. MSR_NEHALEM_UNCORE_PERFEVTSEL7 is defined as MSR_UNCORE_PERFEVTSEL7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a0001daedbc293cd9f6c580499b664687"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_UNCORE_PERFEVTSEL5&#160;&#160;&#160;0x000003C5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. See Section 18.3.1.2.2, "Uncore Performance Event Configuration
Facility.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_UNCORE_PERFEVTSELi </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a913394b11d92526f20cceb6ae272f8e6">MSR_NEHALEM_UNCORE_PERFEVTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a913394b11d92526f20cceb6ae272f8e6">MSR_NEHALEM_UNCORE_PERFEVTSEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_UNCORE_PERFEVTSEL0 is defined as MSR_UNCORE_PERFEVTSEL0 in SDM. MSR_NEHALEM_UNCORE_PERFEVTSEL1 is defined as MSR_UNCORE_PERFEVTSEL1 in SDM. MSR_NEHALEM_UNCORE_PERFEVTSEL2 is defined as MSR_UNCORE_PERFEVTSEL2 in SDM. MSR_NEHALEM_UNCORE_PERFEVTSEL3 is defined as MSR_UNCORE_PERFEVTSEL3 in SDM. MSR_NEHALEM_UNCORE_PERFEVTSEL4 is defined as MSR_UNCORE_PERFEVTSEL4 in SDM. MSR_NEHALEM_UNCORE_PERFEVTSEL5 is defined as MSR_UNCORE_PERFEVTSEL5 in SDM. MSR_NEHALEM_UNCORE_PERFEVTSEL6 is defined as MSR_UNCORE_PERFEVTSEL6 in SDM. MSR_NEHALEM_UNCORE_PERFEVTSEL7 is defined as MSR_UNCORE_PERFEVTSEL7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a718f345569c46772d4579aac1b807825"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_UNCORE_PERFEVTSEL6&#160;&#160;&#160;0x000003C6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. See Section 18.3.1.2.2, "Uncore Performance Event Configuration
Facility.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_UNCORE_PERFEVTSELi </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a913394b11d92526f20cceb6ae272f8e6">MSR_NEHALEM_UNCORE_PERFEVTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a913394b11d92526f20cceb6ae272f8e6">MSR_NEHALEM_UNCORE_PERFEVTSEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_UNCORE_PERFEVTSEL0 is defined as MSR_UNCORE_PERFEVTSEL0 in SDM. MSR_NEHALEM_UNCORE_PERFEVTSEL1 is defined as MSR_UNCORE_PERFEVTSEL1 in SDM. MSR_NEHALEM_UNCORE_PERFEVTSEL2 is defined as MSR_UNCORE_PERFEVTSEL2 in SDM. MSR_NEHALEM_UNCORE_PERFEVTSEL3 is defined as MSR_UNCORE_PERFEVTSEL3 in SDM. MSR_NEHALEM_UNCORE_PERFEVTSEL4 is defined as MSR_UNCORE_PERFEVTSEL4 in SDM. MSR_NEHALEM_UNCORE_PERFEVTSEL5 is defined as MSR_UNCORE_PERFEVTSEL5 in SDM. MSR_NEHALEM_UNCORE_PERFEVTSEL6 is defined as MSR_UNCORE_PERFEVTSEL6 in SDM. MSR_NEHALEM_UNCORE_PERFEVTSEL7 is defined as MSR_UNCORE_PERFEVTSEL7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab7418aa11b2547011cef1b98313bde8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_UNCORE_PERFEVTSEL7&#160;&#160;&#160;0x000003C7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. See Section 18.3.1.2.2, "Uncore Performance Event Configuration
Facility.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_UNCORE_PERFEVTSELi </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a913394b11d92526f20cceb6ae272f8e6">MSR_NEHALEM_UNCORE_PERFEVTSEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a913394b11d92526f20cceb6ae272f8e6">MSR_NEHALEM_UNCORE_PERFEVTSEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_UNCORE_PERFEVTSEL0 is defined as MSR_UNCORE_PERFEVTSEL0 in SDM. MSR_NEHALEM_UNCORE_PERFEVTSEL1 is defined as MSR_UNCORE_PERFEVTSEL1 in SDM. MSR_NEHALEM_UNCORE_PERFEVTSEL2 is defined as MSR_UNCORE_PERFEVTSEL2 in SDM. MSR_NEHALEM_UNCORE_PERFEVTSEL3 is defined as MSR_UNCORE_PERFEVTSEL3 in SDM. MSR_NEHALEM_UNCORE_PERFEVTSEL4 is defined as MSR_UNCORE_PERFEVTSEL4 in SDM. MSR_NEHALEM_UNCORE_PERFEVTSEL5 is defined as MSR_UNCORE_PERFEVTSEL5 in SDM. MSR_NEHALEM_UNCORE_PERFEVTSEL6 is defined as MSR_UNCORE_PERFEVTSEL6 in SDM. MSR_NEHALEM_UNCORE_PERFEVTSEL7 is defined as MSR_UNCORE_PERFEVTSEL7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="abcd5ef0d46d1e4d622564b2394a0144e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_UNCORE_PMC0&#160;&#160;&#160;0x000003B0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. See Section 18.3.1.2.2, "Uncore Performance Event Configuration
Facility.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_UNCORE_PMCi </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#abcd5ef0d46d1e4d622564b2394a0144e">MSR_NEHALEM_UNCORE_PMC0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#abcd5ef0d46d1e4d622564b2394a0144e">MSR_NEHALEM_UNCORE_PMC0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_UNCORE_PMC0 is defined as MSR_UNCORE_PMC0 in SDM. MSR_NEHALEM_UNCORE_PMC1 is defined as MSR_UNCORE_PMC1 in SDM. MSR_NEHALEM_UNCORE_PMC2 is defined as MSR_UNCORE_PMC2 in SDM. MSR_NEHALEM_UNCORE_PMC3 is defined as MSR_UNCORE_PMC3 in SDM. MSR_NEHALEM_UNCORE_PMC4 is defined as MSR_UNCORE_PMC4 in SDM. MSR_NEHALEM_UNCORE_PMC5 is defined as MSR_UNCORE_PMC5 in SDM. MSR_NEHALEM_UNCORE_PMC6 is defined as MSR_UNCORE_PMC6 in SDM. MSR_NEHALEM_UNCORE_PMC7 is defined as MSR_UNCORE_PMC7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a95fc212d62f0b6c904211283ffaebe94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_UNCORE_PMC1&#160;&#160;&#160;0x000003B1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. See Section 18.3.1.2.2, "Uncore Performance Event Configuration
Facility.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_UNCORE_PMCi </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#abcd5ef0d46d1e4d622564b2394a0144e">MSR_NEHALEM_UNCORE_PMC0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#abcd5ef0d46d1e4d622564b2394a0144e">MSR_NEHALEM_UNCORE_PMC0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_UNCORE_PMC0 is defined as MSR_UNCORE_PMC0 in SDM. MSR_NEHALEM_UNCORE_PMC1 is defined as MSR_UNCORE_PMC1 in SDM. MSR_NEHALEM_UNCORE_PMC2 is defined as MSR_UNCORE_PMC2 in SDM. MSR_NEHALEM_UNCORE_PMC3 is defined as MSR_UNCORE_PMC3 in SDM. MSR_NEHALEM_UNCORE_PMC4 is defined as MSR_UNCORE_PMC4 in SDM. MSR_NEHALEM_UNCORE_PMC5 is defined as MSR_UNCORE_PMC5 in SDM. MSR_NEHALEM_UNCORE_PMC6 is defined as MSR_UNCORE_PMC6 in SDM. MSR_NEHALEM_UNCORE_PMC7 is defined as MSR_UNCORE_PMC7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae15b2b36d010d44e53de15fb7ade9ca1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_UNCORE_PMC2&#160;&#160;&#160;0x000003B2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. See Section 18.3.1.2.2, "Uncore Performance Event Configuration
Facility.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_UNCORE_PMCi </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#abcd5ef0d46d1e4d622564b2394a0144e">MSR_NEHALEM_UNCORE_PMC0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#abcd5ef0d46d1e4d622564b2394a0144e">MSR_NEHALEM_UNCORE_PMC0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_UNCORE_PMC0 is defined as MSR_UNCORE_PMC0 in SDM. MSR_NEHALEM_UNCORE_PMC1 is defined as MSR_UNCORE_PMC1 in SDM. MSR_NEHALEM_UNCORE_PMC2 is defined as MSR_UNCORE_PMC2 in SDM. MSR_NEHALEM_UNCORE_PMC3 is defined as MSR_UNCORE_PMC3 in SDM. MSR_NEHALEM_UNCORE_PMC4 is defined as MSR_UNCORE_PMC4 in SDM. MSR_NEHALEM_UNCORE_PMC5 is defined as MSR_UNCORE_PMC5 in SDM. MSR_NEHALEM_UNCORE_PMC6 is defined as MSR_UNCORE_PMC6 in SDM. MSR_NEHALEM_UNCORE_PMC7 is defined as MSR_UNCORE_PMC7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a0c98f9e02577c26fd9a1c6cbd654ea36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_UNCORE_PMC3&#160;&#160;&#160;0x000003B3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. See Section 18.3.1.2.2, "Uncore Performance Event Configuration
Facility.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_UNCORE_PMCi </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#abcd5ef0d46d1e4d622564b2394a0144e">MSR_NEHALEM_UNCORE_PMC0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#abcd5ef0d46d1e4d622564b2394a0144e">MSR_NEHALEM_UNCORE_PMC0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_UNCORE_PMC0 is defined as MSR_UNCORE_PMC0 in SDM. MSR_NEHALEM_UNCORE_PMC1 is defined as MSR_UNCORE_PMC1 in SDM. MSR_NEHALEM_UNCORE_PMC2 is defined as MSR_UNCORE_PMC2 in SDM. MSR_NEHALEM_UNCORE_PMC3 is defined as MSR_UNCORE_PMC3 in SDM. MSR_NEHALEM_UNCORE_PMC4 is defined as MSR_UNCORE_PMC4 in SDM. MSR_NEHALEM_UNCORE_PMC5 is defined as MSR_UNCORE_PMC5 in SDM. MSR_NEHALEM_UNCORE_PMC6 is defined as MSR_UNCORE_PMC6 in SDM. MSR_NEHALEM_UNCORE_PMC7 is defined as MSR_UNCORE_PMC7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a0f505e2c7676ec96c3eda17a3fe0832d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_UNCORE_PMC4&#160;&#160;&#160;0x000003B4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. See Section 18.3.1.2.2, "Uncore Performance Event Configuration
Facility.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_UNCORE_PMCi </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#abcd5ef0d46d1e4d622564b2394a0144e">MSR_NEHALEM_UNCORE_PMC0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#abcd5ef0d46d1e4d622564b2394a0144e">MSR_NEHALEM_UNCORE_PMC0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_UNCORE_PMC0 is defined as MSR_UNCORE_PMC0 in SDM. MSR_NEHALEM_UNCORE_PMC1 is defined as MSR_UNCORE_PMC1 in SDM. MSR_NEHALEM_UNCORE_PMC2 is defined as MSR_UNCORE_PMC2 in SDM. MSR_NEHALEM_UNCORE_PMC3 is defined as MSR_UNCORE_PMC3 in SDM. MSR_NEHALEM_UNCORE_PMC4 is defined as MSR_UNCORE_PMC4 in SDM. MSR_NEHALEM_UNCORE_PMC5 is defined as MSR_UNCORE_PMC5 in SDM. MSR_NEHALEM_UNCORE_PMC6 is defined as MSR_UNCORE_PMC6 in SDM. MSR_NEHALEM_UNCORE_PMC7 is defined as MSR_UNCORE_PMC7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a1968f0cb4efa557b927a399a29e62584"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_UNCORE_PMC5&#160;&#160;&#160;0x000003B5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. See Section 18.3.1.2.2, "Uncore Performance Event Configuration
Facility.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_UNCORE_PMCi </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#abcd5ef0d46d1e4d622564b2394a0144e">MSR_NEHALEM_UNCORE_PMC0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#abcd5ef0d46d1e4d622564b2394a0144e">MSR_NEHALEM_UNCORE_PMC0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_UNCORE_PMC0 is defined as MSR_UNCORE_PMC0 in SDM. MSR_NEHALEM_UNCORE_PMC1 is defined as MSR_UNCORE_PMC1 in SDM. MSR_NEHALEM_UNCORE_PMC2 is defined as MSR_UNCORE_PMC2 in SDM. MSR_NEHALEM_UNCORE_PMC3 is defined as MSR_UNCORE_PMC3 in SDM. MSR_NEHALEM_UNCORE_PMC4 is defined as MSR_UNCORE_PMC4 in SDM. MSR_NEHALEM_UNCORE_PMC5 is defined as MSR_UNCORE_PMC5 in SDM. MSR_NEHALEM_UNCORE_PMC6 is defined as MSR_UNCORE_PMC6 in SDM. MSR_NEHALEM_UNCORE_PMC7 is defined as MSR_UNCORE_PMC7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5f3928e7220e38f0ec69df13b30b093f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_UNCORE_PMC6&#160;&#160;&#160;0x000003B6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. See Section 18.3.1.2.2, "Uncore Performance Event Configuration
Facility.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_UNCORE_PMCi </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#abcd5ef0d46d1e4d622564b2394a0144e">MSR_NEHALEM_UNCORE_PMC0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#abcd5ef0d46d1e4d622564b2394a0144e">MSR_NEHALEM_UNCORE_PMC0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_UNCORE_PMC0 is defined as MSR_UNCORE_PMC0 in SDM. MSR_NEHALEM_UNCORE_PMC1 is defined as MSR_UNCORE_PMC1 in SDM. MSR_NEHALEM_UNCORE_PMC2 is defined as MSR_UNCORE_PMC2 in SDM. MSR_NEHALEM_UNCORE_PMC3 is defined as MSR_UNCORE_PMC3 in SDM. MSR_NEHALEM_UNCORE_PMC4 is defined as MSR_UNCORE_PMC4 in SDM. MSR_NEHALEM_UNCORE_PMC5 is defined as MSR_UNCORE_PMC5 in SDM. MSR_NEHALEM_UNCORE_PMC6 is defined as MSR_UNCORE_PMC6 in SDM. MSR_NEHALEM_UNCORE_PMC7 is defined as MSR_UNCORE_PMC7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a968385cde8bb351692ac7153cc40c024"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_UNCORE_PMC7&#160;&#160;&#160;0x000003B7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. See Section 18.3.1.2.2, "Uncore Performance Event Configuration
Facility.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_UNCORE_PMCi </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#abcd5ef0d46d1e4d622564b2394a0144e">MSR_NEHALEM_UNCORE_PMC0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#abcd5ef0d46d1e4d622564b2394a0144e">MSR_NEHALEM_UNCORE_PMC0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_UNCORE_PMC0 is defined as MSR_UNCORE_PMC0 in SDM. MSR_NEHALEM_UNCORE_PMC1 is defined as MSR_UNCORE_PMC1 in SDM. MSR_NEHALEM_UNCORE_PMC2 is defined as MSR_UNCORE_PMC2 in SDM. MSR_NEHALEM_UNCORE_PMC3 is defined as MSR_UNCORE_PMC3 in SDM. MSR_NEHALEM_UNCORE_PMC4 is defined as MSR_UNCORE_PMC4 in SDM. MSR_NEHALEM_UNCORE_PMC5 is defined as MSR_UNCORE_PMC5 in SDM. MSR_NEHALEM_UNCORE_PMC6 is defined as MSR_UNCORE_PMC6 in SDM. MSR_NEHALEM_UNCORE_PMC7 is defined as MSR_UNCORE_PMC7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad872a618e6719b87dc1fcb75d0c3de3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_W_PMON_BOX_CTRL&#160;&#160;&#160;0x00000C80</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore W-box perfmon local box control MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_W_PMON_BOX_CTRL (0x00000C80) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ad872a618e6719b87dc1fcb75d0c3de3d">MSR_NEHALEM_W_PMON_BOX_CTRL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ad872a618e6719b87dc1fcb75d0c3de3d">MSR_NEHALEM_W_PMON_BOX_CTRL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_W_PMON_BOX_CTRL is defined as MSR_W_PMON_BOX_CTRL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af793ddc460931b7c185c69357c432d0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_W_PMON_BOX_OVF_CTRL&#160;&#160;&#160;0x00000C82</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore W-box perfmon local box overflow control MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_W_PMON_BOX_OVF_CTRL (0x00000C82) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#af793ddc460931b7c185c69357c432d0f">MSR_NEHALEM_W_PMON_BOX_OVF_CTRL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#af793ddc460931b7c185c69357c432d0f">MSR_NEHALEM_W_PMON_BOX_OVF_CTRL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_W_PMON_BOX_OVF_CTRL is defined as MSR_W_PMON_BOX_OVF_CTRL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7a87387606bcadb76a713cc22741f699"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_W_PMON_BOX_STATUS&#160;&#160;&#160;0x00000C81</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore W-box perfmon local box status MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_W_PMON_BOX_STATUS (0x00000C81) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a7a87387606bcadb76a713cc22741f699">MSR_NEHALEM_W_PMON_BOX_STATUS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a7a87387606bcadb76a713cc22741f699">MSR_NEHALEM_W_PMON_BOX_STATUS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_W_PMON_BOX_STATUS is defined as MSR_W_PMON_BOX_STATUS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a95ef2616bafdda23a4bae50891f74959"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_W_PMON_CTR0&#160;&#160;&#160;0x00000C91</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore W-box perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_W_PMON_CTR0 (0x00000C91) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a95ef2616bafdda23a4bae50891f74959">MSR_NEHALEM_W_PMON_CTR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a95ef2616bafdda23a4bae50891f74959">MSR_NEHALEM_W_PMON_CTR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_W_PMON_CTR0 is defined as MSR_W_PMON_CTR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="adc172674221c26cf5fc98052400559f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_W_PMON_CTR1&#160;&#160;&#160;0x00000C93</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore W-box perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_W_PMON_CTR1 (0x00000C93) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#adc172674221c26cf5fc98052400559f1">MSR_NEHALEM_W_PMON_CTR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#adc172674221c26cf5fc98052400559f1">MSR_NEHALEM_W_PMON_CTR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_W_PMON_CTR1 is defined as MSR_W_PMON_CTR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7ac414d67329f900374b22c2d5759b63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_W_PMON_CTR2&#160;&#160;&#160;0x00000C95</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore W-box perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_W_PMON_CTR2 (0x00000C95) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a7ac414d67329f900374b22c2d5759b63">MSR_NEHALEM_W_PMON_CTR2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a7ac414d67329f900374b22c2d5759b63">MSR_NEHALEM_W_PMON_CTR2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_W_PMON_CTR2 is defined as MSR_W_PMON_CTR2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5412d7d6ff1ed50fba1bd6a69e9da8d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_W_PMON_CTR3&#160;&#160;&#160;0x00000C97</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore W-box perfmon counter MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_W_PMON_CTR3 (0x00000C97) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a5412d7d6ff1ed50fba1bd6a69e9da8d7">MSR_NEHALEM_W_PMON_CTR3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a5412d7d6ff1ed50fba1bd6a69e9da8d7">MSR_NEHALEM_W_PMON_CTR3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_W_PMON_CTR3 is defined as MSR_W_PMON_CTR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a78e4e0ae5b66d46935544a77f9ff215a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_W_PMON_EVNT_SEL0&#160;&#160;&#160;0x00000C90</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore W-box perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_W_PMON_EVNT_SEL0 (0x00000C90) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a78e4e0ae5b66d46935544a77f9ff215a">MSR_NEHALEM_W_PMON_EVNT_SEL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a78e4e0ae5b66d46935544a77f9ff215a">MSR_NEHALEM_W_PMON_EVNT_SEL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_W_PMON_EVNT_SEL0 is defined as MSR_W_PMON_EVNT_SEL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7484e05625eb07585def576c767e5497"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_W_PMON_EVNT_SEL1&#160;&#160;&#160;0x00000C92</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore W-box perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_W_PMON_EVNT_SEL1 (0x00000C92) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a7484e05625eb07585def576c767e5497">MSR_NEHALEM_W_PMON_EVNT_SEL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a7484e05625eb07585def576c767e5497">MSR_NEHALEM_W_PMON_EVNT_SEL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_W_PMON_EVNT_SEL1 is defined as MSR_W_PMON_EVNT_SEL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac2a6c21b7640cf76d3d9b284339c341e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_W_PMON_EVNT_SEL2&#160;&#160;&#160;0x00000C94</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore W-box perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_W_PMON_EVNT_SEL2 (0x00000C94) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ac2a6c21b7640cf76d3d9b284339c341e">MSR_NEHALEM_W_PMON_EVNT_SEL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#ac2a6c21b7640cf76d3d9b284339c341e">MSR_NEHALEM_W_PMON_EVNT_SEL2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_W_PMON_EVNT_SEL2 is defined as MSR_W_PMON_EVNT_SEL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5788e86fc66ed4e65e153dc88092d0c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_W_PMON_EVNT_SEL3&#160;&#160;&#160;0x00000C96</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore W-box perfmon event select MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_W_PMON_EVNT_SEL3 (0x00000C96) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a5788e86fc66ed4e65e153dc88092d0c7">MSR_NEHALEM_W_PMON_EVNT_SEL3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a5788e86fc66ed4e65e153dc88092d0c7">MSR_NEHALEM_W_PMON_EVNT_SEL3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_W_PMON_EVNT_SEL3 is defined as MSR_W_PMON_EVNT_SEL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="abb413bf5587d6201baa80ca02f69cd98"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_W_PMON_FIXED_CTR&#160;&#160;&#160;0x00000394</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore W-box perfmon fixed counter.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_W_PMON_FIXED_CTR (0x00000394) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#abb413bf5587d6201baa80ca02f69cd98">MSR_NEHALEM_W_PMON_FIXED_CTR</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#abb413bf5587d6201baa80ca02f69cd98">MSR_NEHALEM_W_PMON_FIXED_CTR</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_W_PMON_FIXED_CTR is defined as MSR_W_PMON_FIXED_CTR in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2fdd8dc2748b0e5c9b334ffea1e64cb0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_NEHALEM_W_PMON_FIXED_CTR_CTL&#160;&#160;&#160;0x00000395</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Package. Uncore U-box perfmon fixed counter control MSR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_NEHALEM_W_PMON_FIXED_CTR_CTL (0x00000395) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a2fdd8dc2748b0e5c9b334ffea1e64cb0">MSR_NEHALEM_W_PMON_FIXED_CTR_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_nehalem_msr_8h.html#a2fdd8dc2748b0e5c9b334ffea1e64cb0">MSR_NEHALEM_W_PMON_FIXED_CTR_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_NEHALEM_W_PMON_FIXED_CTR_CTL is defined as MSR_W_PMON_FIXED_CTR_CTL in SDM. </dd></dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_c048fdeadf06364e9318d2cbb3390051.html">MdePkg</a></li><li class="navelem"><a class="el" href="dir_525332e2e2b2ed96fb8f8316b580bf1e.html">Include</a></li><li class="navelem"><a class="el" href="dir_4926bea4d687c1b7ad5cb654162a97f8.html">Register</a></li><li class="navelem"><a class="el" href="dir_604a5b88e314d275dbc7aa59af9d0dd7.html">Intel</a></li><li class="navelem"><a class="el" href="dir_f6ac9f15c3cc694be683fac191e80c35.html">Msr</a></li><li class="navelem"><a class="el" href="_nehalem_msr_8h.html">NehalemMsr.h</a></li>
    <li class="footer">Generated on Sun Dec 5 2021 02:59:37 for MdePkg[all] by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
