
---------- Begin Simulation Statistics ----------
final_tick                               1033296838500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 727744                       # Simulator instruction rate (inst/s)
host_mem_usage                                 698652                       # Number of bytes of host memory used
host_op_rate                                  1063161                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   687.06                       # Real time elapsed on the host
host_tick_rate                             1503950056                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     730450365                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.033297                       # Number of seconds simulated
sim_ticks                                1033296838500                       # Number of ticks simulated
system.cpu.Branches                          37843254                       # Number of branches fetched
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     730450365                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                   225946812                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                        616831                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    70038706                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                        534101                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                   687734691                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            56                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                       2066593677                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                 2066593677                       # Number of busy cycles
system.cpu.num_cc_register_reads            180840253                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           276245101                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     31770444                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                    761                       # Number of float alu accesses
system.cpu.num_fp_insts                           761                       # number of float instructions
system.cpu.num_fp_register_reads                 1183                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 497                       # number of times the floating registers were written
system.cpu.num_func_calls                     1453964                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             729688772                       # Number of integer alu accesses
system.cpu.num_int_insts                    729688772                       # number of integer instructions
system.cpu.num_int_register_reads          1698743224                       # number of times the integer registers were read
system.cpu.num_int_register_writes          621892853                       # number of times the integer registers were written
system.cpu.num_load_insts                   225946804                       # Number of load instructions
system.cpu.num_mem_refs                     295985508                       # number of memory refs
system.cpu.num_store_insts                   70038704                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                329042      0.05%      0.05% # Class of executed instruction
system.cpu.op_class::IntAlu                 434348870     59.44%     59.49% # Class of executed instruction
system.cpu.op_class::IntMult                    20662      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::IntDiv                       119      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::FloatAdd                      15      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdAlu                      122      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdCmp                        6      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdCvt                      120      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdMisc                     205      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     59.49% # Class of executed instruction
system.cpu.op_class::MemRead                225946726     30.92%     90.41% # Class of executed instruction
system.cpu.op_class::MemWrite                70038540      9.59%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  78      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                164      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  730684669                       # Class of executed instruction
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       292645                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        618272                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2298022                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          694                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4597580                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            694                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1033296838500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             164133                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       188899                       # Transaction distribution
system.membus.trans_dist::CleanEvict           103746                       # Transaction distribution
system.membus.trans_dist::ReadExReq            161494                       # Transaction distribution
system.membus.trans_dist::ReadExResp           161494                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        164133                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       943899                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       943899                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 943899                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     32929664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     32929664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                32929664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            325627                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  325627    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              325627                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1381921500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1743158500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1033296838500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1671194                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1311862                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          489                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1279010                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           628364                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          628364                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1001                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1670193                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2491                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6894647                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6897138                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        95360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    218977280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              219072640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          293339                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12089536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2592897                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000268                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.016370                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2592202     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    695      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2592897                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3422242000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3447835500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1501500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1033296838500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                    5                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1973926                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1973931                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   5                       # number of overall hits
system.l2.overall_hits::.cpu.data             1973926                       # number of overall hits
system.l2.overall_hits::total                 1973931                       # number of overall hits
system.l2.demand_misses::.cpu.inst                996                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             324631                       # number of demand (read+write) misses
system.l2.demand_misses::total                 325627                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               996                       # number of overall misses
system.l2.overall_misses::.cpu.data            324631                       # number of overall misses
system.l2.overall_misses::total                325627                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     78172500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  26507627500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      26585800000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     78172500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  26507627500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     26585800000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1001                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2298557                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2299558                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1001                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2298557                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2299558                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.995005                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.141233                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.141604                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.995005                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.141233                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.141604                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78486.445783                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81654.640191                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81644.949590                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78486.445783                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81654.640191                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81644.949590                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              188899                       # number of writebacks
system.l2.writebacks::total                    188899                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           996                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        324631                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            325627                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          996                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       324631                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           325627                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     68212500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  23261317500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23329530000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     68212500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  23261317500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23329530000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.995005                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.141233                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.141604                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.995005                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.141233                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.141604                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68486.445783                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71654.640191                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71644.949590                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68486.445783                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71654.640191                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71644.949590                       # average overall mshr miss latency
system.l2.replacements                         293339                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1122963                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1122963                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1122963                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1122963                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          489                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              489                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          489                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          489                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            466870                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                466870                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          161494                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              161494                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13383515000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13383515000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        628364                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            628364                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.257007                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.257007                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 82873.140798                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82873.140798                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       161494                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         161494                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11768575000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11768575000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.257007                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.257007                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 72873.140798                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72873.140798                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              5                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  5                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          996                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              996                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     78172500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     78172500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1001                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1001                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.995005                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.995005                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78486.445783                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78486.445783                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          996                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          996                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     68212500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     68212500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.995005                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.995005                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68486.445783                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68486.445783                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       1507056                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1507056                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       163137                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          163137                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  13124112500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  13124112500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      1670193                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1670193                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.097676                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.097676                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80448.411458                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80448.411458                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       163137                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       163137                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  11492742500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  11492742500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.097676                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.097676                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70448.411458                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70448.411458                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1033296838500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32643.064906                       # Cycle average of tags in use
system.l2.tags.total_refs                     4597579                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    326107                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.098376                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      51.055469                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        56.288704                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32535.720733                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001558                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001718                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.992911                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996187                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          250                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32486                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  37106739                       # Number of tag accesses
system.l2.tags.data_accesses                 37106739                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1033296838500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          63744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       20776384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           20840128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        63744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         63744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12089536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12089536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             996                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          324631                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              325627                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       188899                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             188899                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             61690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          20106888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              20168578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        61690                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            61690                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       11699964                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             11699964                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       11699964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            61690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         20106888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             31868542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    188899.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       996.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    324362.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.351249616500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        10968                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        10968                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1100093                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             178065                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      325627                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     188899                       # Number of write requests accepted
system.mem_ctrls.readBursts                    325627                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   188899                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    269                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             21402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             20546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             20414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             19737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             20033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             20886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             20461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             19170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             19038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            19814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            20816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            20898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            20508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            20751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            21033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             11925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             11689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             11319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             11536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             11290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             11953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             11797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             11510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             11432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            11562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            12044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            12310                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.32                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3917634750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1626790000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10018097250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12041.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30791.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   197055                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  113368                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.02                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                325627                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               188899                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  316834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  10974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  10970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  10971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  10970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  10968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  10968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  10968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       203807                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    161.479831                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   104.790490                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   208.871832                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       133759     65.63%     65.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        32716     16.05%     81.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        13257      6.50%     88.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5273      2.59%     90.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9524      4.67%     95.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1156      0.57%     96.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1047      0.51%     96.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          853      0.42%     96.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6222      3.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       203807                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        10968                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.514223                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.457920                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    117.400825                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         10827     98.71%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          129      1.18%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            3      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         10968                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        10968                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.220277                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.192432                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.970703                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4211     38.39%     38.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              144      1.31%     39.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6599     60.17%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               14      0.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         10968                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               20822912                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12087808                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                20840128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12089536                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        20.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        11.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     20.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     11.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1033263561500                       # Total gap between requests
system.mem_ctrls.avgGap                    2008185.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        63744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     20759168                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     12087808                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 61689.920674232271                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 20090226.957565590739                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 11698291.865043772385                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          996                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       324631                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       188899                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     27543750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   9990553500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 21872404849750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27654.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30775.11                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 115788886.39                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    60.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            724924200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            385306350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1156879920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          495461520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     81567030480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      92376499380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     318995249760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       495701351610                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        479.727928                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 828372559250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  34503820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 170420459250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            730257780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            388141215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1166176200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          490450320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     81567030480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      94959657870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     316819958400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       496121672265                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        480.134705                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 822694183750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  34503820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 176098834750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    1033296838500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1033296838500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    687733690                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        687733690                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    687733690                       # number of overall hits
system.cpu.icache.overall_hits::total       687733690                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1001                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1001                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1001                       # number of overall misses
system.cpu.icache.overall_misses::total          1001                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     80729500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     80729500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     80729500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     80729500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    687734691                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687734691                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    687734691                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687734691                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 80648.851149                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80648.851149                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 80648.851149                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80648.851149                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          489                       # number of writebacks
system.cpu.icache.writebacks::total               489                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1001                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1001                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1001                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1001                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     79728500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     79728500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     79728500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     79728500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79648.851149                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79648.851149                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79648.851149                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79648.851149                       # average overall mshr miss latency
system.cpu.icache.replacements                    489                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    687733690                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       687733690                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1001                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1001                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     80729500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     80729500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    687734691                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687734691                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 80648.851149                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80648.851149                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1001                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1001                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     79728500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     79728500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79648.851149                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79648.851149                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1033296838500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           494.888962                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           687734691                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1001                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          687047.643357                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   494.888962                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.966580                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.966580                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          480                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5501878529                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5501878529                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1033296838500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1033296838500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1033296838500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1033296838500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1033296838500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1033296838500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1033296838500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1033296838500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    293686961                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        293686961                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    293686961                       # number of overall hits
system.cpu.dcache.overall_hits::total       293686961                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2282173                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2282173                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2298557                       # number of overall misses
system.cpu.dcache.overall_misses::total       2298557                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  51664279000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  51664279000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  51664279000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  51664279000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    295969134                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    295969134                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    295985518                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    295985518                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.007711                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007711                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.007766                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007766                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 22638.195702                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22638.195702                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 22476.831769                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22476.831769                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       244962                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5317                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    46.071469                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1122963                       # number of writebacks
system.cpu.dcache.writebacks::total           1122963                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data      2282173                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2282173                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2298557                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2298557                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  49382106000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  49382106000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  50681732495                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  50681732495                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007711                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007711                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007766                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007766                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 21638.195702                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21638.195702                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 22049.369450                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22049.369450                       # average overall mshr miss latency
system.cpu.dcache.replacements                2297533                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    224276619                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       224276619                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1653809                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1653809                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  31807706500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  31807706500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    225930428                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    225930428                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007320                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007320                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19232.998792                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19232.998792                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1653809                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1653809                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  30153897500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  30153897500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007320                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007320                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18232.998792                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18232.998792                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     69410342                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       69410342                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       628364                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       628364                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  19856572500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19856572500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     70038706                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     70038706                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008972                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008972                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 31600.429846                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 31600.429846                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       628364                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       628364                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  19228208500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  19228208500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008972                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008972                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 30600.429846                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 30600.429846                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_misses::.cpu.data        16384                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16384                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   1299626495                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1299626495                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 79322.906189                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 79322.906189                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1033296838500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1021.265914                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           295985518                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2298557                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            128.770145                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            189500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1021.265914                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997330                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997330                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          840                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          166                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2370182701                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2370182701                       # Number of data accesses

---------- End Simulation Statistics   ----------
