{
  "module_name": "phy-qcom-qmp-pcie.c",
  "hash_id": "e754239e169c8ec4d5fd2a77be38791230965fa560e74a3e5d4ca7e7b8c0d9fb",
  "original_prompt": "Ingested from linux-6.6.14/drivers/phy/qualcomm/phy-qcom-qmp-pcie.c",
  "human_readable_source": "\n \n\n#include <linux/clk.h>\n#include <linux/clk-provider.h>\n#include <linux/delay.h>\n#include <linux/err.h>\n#include <linux/io.h>\n#include <linux/iopoll.h>\n#include <linux/kernel.h>\n#include <linux/mfd/syscon.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/of_address.h>\n#include <linux/phy/pcie.h>\n#include <linux/phy/phy.h>\n#include <linux/platform_device.h>\n#include <linux/regmap.h>\n#include <linux/regulator/consumer.h>\n#include <linux/reset.h>\n#include <linux/slab.h>\n\n#include \"phy-qcom-qmp.h\"\n#include \"phy-qcom-qmp-pcs-misc-v3.h\"\n#include \"phy-qcom-qmp-pcs-pcie-v4.h\"\n#include \"phy-qcom-qmp-pcs-pcie-v4_20.h\"\n#include \"phy-qcom-qmp-pcs-pcie-v5.h\"\n#include \"phy-qcom-qmp-pcs-pcie-v5_20.h\"\n#include \"phy-qcom-qmp-pcs-pcie-v6.h\"\n#include \"phy-qcom-qmp-pcs-pcie-v6_20.h\"\n#include \"phy-qcom-qmp-pcie-qhp.h\"\n\n \n#define SW_RESET\t\t\t\tBIT(0)\n \n#define SW_PWRDN\t\t\t\tBIT(0)\n#define REFCLK_DRV_DSBL\t\t\t\tBIT(1)\n \n#define SERDES_START\t\t\t\tBIT(0)\n#define PCS_START\t\t\t\tBIT(1)\n \n#define PHYSTATUS\t\t\t\tBIT(6)\n#define PHYSTATUS_4_20\t\t\t\tBIT(7)\n\n#define PHY_INIT_COMPLETE_TIMEOUT\t\t10000\n\nstruct qmp_phy_init_tbl {\n\tunsigned int offset;\n\tunsigned int val;\n\t \n\tu8 lane_mask;\n};\n\n#define QMP_PHY_INIT_CFG(o, v)\t\t\\\n\t{\t\t\t\t\\\n\t\t.offset = o,\t\t\\\n\t\t.val = v,\t\t\\\n\t\t.lane_mask = 0xff,\t\\\n\t}\n\n#define QMP_PHY_INIT_CFG_LANE(o, v, l)\t\\\n\t{\t\t\t\t\\\n\t\t.offset = o,\t\t\\\n\t\t.val = v,\t\t\\\n\t\t.lane_mask = l,\t\t\\\n\t}\n\n \nenum qphy_reg_layout {\n\t \n\tQPHY_SW_RESET,\n\tQPHY_START_CTRL,\n\tQPHY_PCS_STATUS,\n\tQPHY_PCS_POWER_DOWN_CONTROL,\n\t \n\tQPHY_LAYOUT_SIZE\n};\n\nstatic const unsigned int pciephy_v2_regs_layout[QPHY_LAYOUT_SIZE] = {\n\t[QPHY_SW_RESET]\t\t\t= QPHY_V2_PCS_SW_RESET,\n\t[QPHY_START_CTRL]\t\t= QPHY_V2_PCS_START_CONTROL,\n\t[QPHY_PCS_STATUS]\t\t= QPHY_V2_PCS_PCI_PCS_STATUS,\n\t[QPHY_PCS_POWER_DOWN_CONTROL]\t= QPHY_V2_PCS_POWER_DOWN_CONTROL,\n};\n\nstatic const unsigned int pciephy_v3_regs_layout[QPHY_LAYOUT_SIZE] = {\n\t[QPHY_SW_RESET]\t\t\t= QPHY_V3_PCS_SW_RESET,\n\t[QPHY_START_CTRL]\t\t= QPHY_V3_PCS_START_CONTROL,\n\t[QPHY_PCS_STATUS]\t\t= QPHY_V3_PCS_PCS_STATUS,\n\t[QPHY_PCS_POWER_DOWN_CONTROL]\t= QPHY_V3_PCS_POWER_DOWN_CONTROL,\n};\n\nstatic const unsigned int sdm845_qhp_pciephy_regs_layout[QPHY_LAYOUT_SIZE] = {\n\t[QPHY_SW_RESET]\t\t\t= 0x00,\n\t[QPHY_START_CTRL]\t\t= 0x08,\n\t[QPHY_PCS_STATUS]\t\t= 0x2ac,\n\t[QPHY_PCS_POWER_DOWN_CONTROL]\t= 0x04,\n};\n\nstatic const unsigned int pciephy_v4_regs_layout[QPHY_LAYOUT_SIZE] = {\n\t[QPHY_SW_RESET]\t\t\t= QPHY_V4_PCS_SW_RESET,\n\t[QPHY_START_CTRL]\t\t= QPHY_V4_PCS_START_CONTROL,\n\t[QPHY_PCS_STATUS]\t\t= QPHY_V4_PCS_PCS_STATUS1,\n\t[QPHY_PCS_POWER_DOWN_CONTROL]\t= QPHY_V4_PCS_POWER_DOWN_CONTROL,\n};\n\nstatic const unsigned int pciephy_v5_regs_layout[QPHY_LAYOUT_SIZE] = {\n\t[QPHY_SW_RESET]\t\t\t= QPHY_V5_PCS_SW_RESET,\n\t[QPHY_START_CTRL]\t\t= QPHY_V5_PCS_START_CONTROL,\n\t[QPHY_PCS_STATUS]\t\t= QPHY_V5_PCS_PCS_STATUS1,\n\t[QPHY_PCS_POWER_DOWN_CONTROL]\t= QPHY_V5_PCS_POWER_DOWN_CONTROL,\n};\n\nstatic const struct qmp_phy_init_tbl msm8998_pcie_serdes_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_BIAS_EN_CLKBUFLR_EN, 0x14),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_CLK_SELECT, 0x30),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_PLL_IVCO, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_CMN_CONFIG, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_LOCK_CMP_EN, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_RESETSM_CNTRL, 0x20),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_VCO_TUNE_MAP, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_VCO_TUNE2_MODE0, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_VCO_TUNE1_MODE0, 0xc9),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_VCO_TUNE_TIMER1, 0xff),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_VCO_TUNE_TIMER2, 0x3f),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SVS_MODE_CLK_SEL, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_CORE_CLK_EN, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_CORECLK_DIV_MODE0, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_CLK_EP_DIV, 0x19),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_CLK_ENABLE1, 0x90),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_DEC_START_MODE0, 0x82),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_DIV_FRAC_START3_MODE0, 0x03),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_DIV_FRAC_START2_MODE0, 0x55),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_DIV_FRAC_START1_MODE0, 0x55),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_LOCK_CMP3_MODE0, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_LOCK_CMP2_MODE0, 0x0d),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_LOCK_CMP1_MODE0, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_HSCLK_SEL, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_CP_CTRL_MODE0, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_PLL_RCTRL_MODE0, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_PLL_CCTRL_MODE0, 0x34),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_CMN_CONFIG, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_CLK_SELECT, 0x33),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SYS_CLK_CTRL, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SYSCLK_BUF_ENABLE, 0x07),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SYSCLK_EN_SEL, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_INTEGLOOP_GAIN1_MODE0, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_INTEGLOOP_GAIN0_MODE0, 0x3f),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_BG_TIMER, 0x09),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SSC_EN_CENTER, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SSC_PER1, 0x40),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SSC_PER2, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SSC_ADJ_PER1, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SSC_ADJ_PER2, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SSC_STEP_SIZE1, 0x7e),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SSC_STEP_SIZE2, 0x15),\n};\n\nstatic const struct qmp_phy_init_tbl msm8998_pcie_tx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V3_TX_RES_CODE_LANE_OFFSET_TX, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_TX_RCV_DETECT_LVL_2, 0x12),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_TX_HIGHZ_DRVR_EN, 0x10),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_TX_LANE_MODE_1, 0x06),\n};\n\nstatic const struct qmp_phy_init_tbl msm8998_pcie_rx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_SIGDET_CNTRL, 0x03),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_SIGDET_ENABLES, 0x1c),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_SIGDET_DEGLITCH_CNTRL, 0x14),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_RX_EQU_ADAPTOR_CNTRL2, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_RX_EQU_ADAPTOR_CNTRL3, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_RX_EQU_ADAPTOR_CNTRL4, 0x1a),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_UCDR_SO_SATURATION_AND_ENABLE, 0x4b),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_UCDR_SO_GAIN, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_UCDR_SO_GAIN_HALF, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_RX_OFFSET_ADAPTOR_CNTRL2, 0x80),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_RX_INTERFACE_MODE, 0x40),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_UCDR_PI_CONTROLS, 0x71),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_UCDR_FASTLOCK_COUNT_LOW, 0x40),\n};\n\nstatic const struct qmp_phy_init_tbl msm8998_pcie_pcs_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_ENDPOINT_REFCLK_DRIVE, 0x04),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_OSC_DTCT_ACTIONS, 0x00),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_PWRUP_RESET_DLY_TIME_AUXCLK, 0x01),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_L1SS_WAKEUP_DLY_TIME_AUXCLK_MSB, 0x00),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_L1SS_WAKEUP_DLY_TIME_AUXCLK_LSB, 0x20),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_LP_WAKEUP_DLY_TIME_AUXCLK_MSB, 0x00),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_LP_WAKEUP_DLY_TIME_AUXCLK, 0x01),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_PLL_LOCK_CHK_DLY_TIME, 0x73),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_RX_SIGDET_LVL, 0x99),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_SIGDET_CNTRL, 0x03),\n};\n\nstatic const struct qmp_phy_init_tbl ipq6018_pcie_serdes_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_SSC_PER1, 0x7d),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_SSC_PER2, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_SSC_STEP_SIZE1_MODE0, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_SSC_STEP_SIZE2_MODE0, 0x05),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_SSC_STEP_SIZE1_MODE1, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_SSC_STEP_SIZE2_MODE1, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_BIAS_EN_CLKBUFLR_EN, 0x18),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_CLK_ENABLE1, 0x90),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_SYS_CLK_CTRL, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_SYSCLK_BUF_ENABLE, 0x07),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_PLL_IVCO, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_LOCK_CMP1_MODE0, 0xd4),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_LOCK_CMP2_MODE0, 0x14),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_LOCK_CMP1_MODE1, 0xaa),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_LOCK_CMP2_MODE1, 0x29),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_BG_TRIM, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_CP_CTRL_MODE0, 0x09),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_CP_CTRL_MODE1, 0x09),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_PLL_RCTRL_MODE0, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_PLL_RCTRL_MODE1, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_PLL_CCTRL_MODE0, 0x28),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_PLL_CCTRL_MODE1, 0x28),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_BIAS_EN_CTRL_BY_PSM, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_SYSCLK_EN_SEL, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_RESETSM_CNTRL, 0x20),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_LOCK_CMP_EN, 0x42),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_DEC_START_MODE0, 0x68),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_DEC_START_MODE1, 0x53),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_DIV_FRAC_START1_MODE0, 0xab),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_DIV_FRAC_START2_MODE0, 0xaa),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_DIV_FRAC_START3_MODE0, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_DIV_FRAC_START1_MODE1, 0x55),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_DIV_FRAC_START2_MODE1, 0x55),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_DIV_FRAC_START3_MODE1, 0x05),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_INTEGLOOP_GAIN0_MODE0, 0xa0),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_INTEGLOOP_GAIN0_MODE1, 0xa0),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_VCO_TUNE1_MODE0, 0x24),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_VCO_TUNE2_MODE0, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_VCO_TUNE1_MODE1, 0xb4),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_VCO_TUNE2_MODE1, 0x03),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_CLK_SELECT, 0x32),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_HSCLK_SEL, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_CORE_CLK_EN, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_CMN_CONFIG, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_SVS_MODE_CLK_SEL, 0x05),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_CORECLK_DIV_MODE1, 0x08),\n};\n\nstatic const struct qmp_phy_init_tbl ipq6018_pcie_tx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_RES_CODE_LANE_OFFSET_TX, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_LANE_MODE_1, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_RCV_DETECT_LVL_2, 0x12),\n};\n\nstatic const struct qmp_phy_init_tbl ipq6018_pcie_rx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_FO_GAIN, 0x0c),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_SO_GAIN, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_SO_SATURATION_AND_ENABLE, 0x7f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_PI_CONTROLS, 0x70),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_EQU_ADAPTOR_CNTRL2, 0x61),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_EQU_ADAPTOR_CNTRL3, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_EQU_ADAPTOR_CNTRL4, 0x1e),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_IDAC_TSETTLE_LOW, 0xc0),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_IDAC_TSETTLE_HIGH, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1, 0x73),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_OFFSET_ADAPTOR_CNTRL2, 0x80),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_SIGDET_ENABLES, 0x1c),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_SIGDET_CNTRL, 0x03),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_SIGDET_DEGLITCH_CNTRL, 0x14),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_LOW, 0xf0),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_HIGH, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_HIGH2, 0x2f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_HIGH3, 0xd3),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_HIGH4, 0x40),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_LOW, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_HIGH, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_HIGH2, 0xc8),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_HIGH3, 0x09),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_HIGH4, 0xb1),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_10_LOW, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_10_HIGH, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_10_HIGH2, 0xc8),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_10_HIGH3, 0x09),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_10_HIGH4, 0xb1),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_DFE_EN_TIMER, 0x04),\n};\n\nstatic const struct qmp_phy_init_tbl ipq6018_pcie_pcs_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_FLL_CNTRL1, 0x01),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_REFGEN_REQ_CONFIG1, 0x0d),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_G12S1_TXDEEMPH_M3P5DB, 0x10),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_RX_SIGDET_LVL, 0xaa),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_P2U3_WAKEUP_DLY_TIME_AUXCLK_L, 0x01),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_RX_DCC_CAL_CONFIG, 0x01),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_EQ_CONFIG5, 0x01),\n};\n\nstatic const struct qmp_phy_init_tbl ipq6018_pcie_pcs_misc_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_POWER_STATE_CONFIG2, 0x0d),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_POWER_STATE_CONFIG4, 0x07),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_ENDPOINT_REFCLK_DRIVE, 0xc1),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_L1P1_WAKEUP_DLY_TIME_AUXCLK_L, 0x01),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_L1P2_WAKEUP_DLY_TIME_AUXCLK_L, 0x01),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_OSC_DTCT_ACTIONS, 0x00),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_EQ_CONFIG1, 0x11),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_PRESET_P10_PRE, 0x00),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_PRESET_P10_POST, 0x58),\n};\n\nstatic const struct qmp_phy_init_tbl ipq8074_pcie_serdes_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_COM_BIAS_EN_CLKBUFLR_EN, 0x18),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_CLK_ENABLE1, 0x10),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_BG_TRIM, 0xf),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_LOCK_CMP_EN, 0x1),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_VCO_TUNE_MAP, 0x0),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_VCO_TUNE_TIMER1, 0xff),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_VCO_TUNE_TIMER2, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_CMN_CONFIG, 0x6),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_PLL_IVCO, 0xf),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_HSCLK_SEL, 0x0),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_SVS_MODE_CLK_SEL, 0x1),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_CORE_CLK_EN, 0x20),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_CORECLK_DIV, 0xa),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_RESETSM_CNTRL, 0x20),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_BG_TIMER, 0xa),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_SYSCLK_EN_SEL, 0xa),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_DEC_START_MODE0, 0x82),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_DIV_FRAC_START3_MODE0, 0x3),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_DIV_FRAC_START2_MODE0, 0x55),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_DIV_FRAC_START1_MODE0, 0x55),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_LOCK_CMP3_MODE0, 0x0),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_LOCK_CMP2_MODE0, 0xD),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_LOCK_CMP1_MODE0, 0xD04),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_CLK_SELECT, 0x33),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_SYS_CLK_CTRL, 0x2),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_SYSCLK_BUF_ENABLE, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_CP_CTRL_MODE0, 0xb),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_PLL_RCTRL_MODE0, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_PLL_CCTRL_MODE0, 0x28),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_INTEGLOOP_GAIN1_MODE0, 0x0),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_INTEGLOOP_GAIN0_MODE0, 0x80),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_BIAS_EN_CTRL_BY_PSM, 0x1),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_SSC_EN_CENTER, 0x1),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_SSC_PER1, 0x31),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_SSC_PER2, 0x1),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_SSC_ADJ_PER1, 0x2),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_SSC_ADJ_PER2, 0x0),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_SSC_STEP_SIZE1, 0x2f),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_SSC_STEP_SIZE2, 0x19),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_CLK_EP_DIV, 0x19),\n};\n\nstatic const struct qmp_phy_init_tbl ipq8074_pcie_tx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_TX_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN, 0x45),\n\tQMP_PHY_INIT_CFG(QSERDES_TX_LANE_MODE, 0x6),\n\tQMP_PHY_INIT_CFG(QSERDES_TX_RES_CODE_LANE_OFFSET, 0x2),\n\tQMP_PHY_INIT_CFG(QSERDES_TX_RCV_DETECT_LVL_2, 0x12),\n\tQMP_PHY_INIT_CFG(QSERDES_TX_TX_EMP_POST1_LVL, 0x36),\n\tQMP_PHY_INIT_CFG(QSERDES_TX_SLEW_CNTL, 0x0a),\n};\n\nstatic const struct qmp_phy_init_tbl ipq8074_pcie_rx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_RX_SIGDET_ENABLES, 0x1c),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_SIGDET_DEGLITCH_CNTRL, 0x14),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_RX_EQU_ADAPTOR_CNTRL2, 0x1),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_RX_EQU_ADAPTOR_CNTRL3, 0x0),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_RX_EQU_ADAPTOR_CNTRL4, 0xdb),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_UCDR_SO_SATURATION_AND_ENABLE, 0x4b),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_UCDR_SO_GAIN, 0x4),\n};\n\nstatic const struct qmp_phy_init_tbl ipq8074_pcie_pcs_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V2_PCS_ENDPOINT_REFCLK_DRIVE, 0x4),\n\tQMP_PHY_INIT_CFG(QPHY_V2_PCS_OSC_DTCT_ACTIONS, 0x0),\n\tQMP_PHY_INIT_CFG(QPHY_V2_PCS_PWRUP_RESET_DLY_TIME_AUXCLK, 0x40),\n\tQMP_PHY_INIT_CFG(QPHY_V2_PCS_L1SS_WAKEUP_DLY_TIME_AUXCLK_MSB, 0x0),\n\tQMP_PHY_INIT_CFG(QPHY_V2_PCS_L1SS_WAKEUP_DLY_TIME_AUXCLK_LSB, 0x40),\n\tQMP_PHY_INIT_CFG(QPHY_V2_PCS_PLL_LOCK_CHK_DLY_TIME_AUXCLK_LSB, 0x0),\n\tQMP_PHY_INIT_CFG(QPHY_V2_PCS_LP_WAKEUP_DLY_TIME_AUXCLK, 0x40),\n\tQMP_PHY_INIT_CFG(QPHY_V2_PCS_PLL_LOCK_CHK_DLY_TIME, 0x73),\n\tQMP_PHY_INIT_CFG(QPHY_V2_PCS_RX_SIGDET_LVL, 0x99),\n\tQMP_PHY_INIT_CFG(QPHY_V2_PCS_TXDEEMPH_M6DB_V0, 0x15),\n\tQMP_PHY_INIT_CFG(QPHY_V2_PCS_TXDEEMPH_M3P5DB_V0, 0xe),\n};\n\nstatic const struct qmp_phy_init_tbl ipq8074_pcie_gen3_serdes_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_BIAS_EN_CLKBUFLR_EN, 0x18),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_BIAS_EN_CTRL_BY_PSM, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_CLK_SELECT, 0x31),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_PLL_IVCO, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_BG_TRIM, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_CMN_CONFIG, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_LOCK_CMP_EN, 0x42),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_RESETSM_CNTRL, 0x20),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_SVS_MODE_CLK_SEL, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_VCO_TUNE_MAP, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_SVS_MODE_CLK_SEL, 0x05),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_VCO_TUNE_TIMER1, 0xff),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_VCO_TUNE_TIMER2, 0x3f),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_CORE_CLK_EN, 0x30),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_HSCLK_SEL, 0x21),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_DEC_START_MODE0, 0x82),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_DIV_FRAC_START3_MODE0, 0x03),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_DIV_FRAC_START2_MODE0, 0x355),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_DIV_FRAC_START1_MODE0, 0x35555),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_LOCK_CMP2_MODE0, 0x1a),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_LOCK_CMP1_MODE0, 0x1a0a),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_CP_CTRL_MODE0, 0xb),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_PLL_RCTRL_MODE0, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_PLL_CCTRL_MODE0, 0x28),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_INTEGLOOP_GAIN1_MODE0, 0x0),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_INTEGLOOP_GAIN0_MODE0, 0x40),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_VCO_TUNE2_MODE0, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_VCO_TUNE1_MODE0, 0x24),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_SVS_MODE_CLK_SEL, 0x05),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_CORE_CLK_EN, 0x20),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_CORECLK_DIV, 0xa),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_CLK_SELECT, 0x32),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_SYS_CLK_CTRL, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_SYSCLK_BUF_ENABLE, 0x07),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_SYSCLK_EN_SEL, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_BG_TIMER, 0xa),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_HSCLK_SEL, 0x1),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_DEC_START_MODE1, 0x68),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_DIV_FRAC_START3_MODE1, 0x2),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_DIV_FRAC_START2_MODE1, 0x2aa),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_DIV_FRAC_START1_MODE1, 0x2aaab),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_CLK_ENABLE1, 0x90),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_LOCK_CMP2_MODE1, 0x34),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_LOCK_CMP1_MODE1, 0x3414),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_CP_CTRL_MODE1, 0x0b),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_PLL_RCTRL_MODE1, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_PLL_CCTRL_MODE1, 0x28),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_INTEGLOOP_GAIN1_MODE1, 0x0),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_INTEGLOOP_GAIN0_MODE1, 0x40),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_VCO_TUNE2_MODE1, 0x03),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_VCO_TUNE1_MODE1, 0xb4),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_SVS_MODE_CLK_SEL, 0x05),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_CORE_CLK_EN, 0x0),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_CORECLK_DIV_MODE1, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_CLK_EP_DIV_MODE0, 0x19),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_CLK_EP_DIV_MODE1, 0x28),\n\tQMP_PHY_INIT_CFG(QSERDES_PLL_CLK_ENABLE1, 0x90),\n};\n\nstatic const struct qmp_phy_init_tbl ipq8074_pcie_gen3_tx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_RES_CODE_LANE_OFFSET_TX, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_RCV_DETECT_LVL_2, 0x12),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_HIGHZ_DRVR_EN, 0x10),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_LANE_MODE_1, 0x06),\n};\n\nstatic const struct qmp_phy_init_tbl ipq8074_pcie_gen3_rx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_SIGDET_CNTRL, 0x03),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_SIGDET_ENABLES, 0x1c),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_SIGDET_DEGLITCH_CNTRL, 0x14),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_EQU_ADAPTOR_CNTRL2, 0xe),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_EQU_ADAPTOR_CNTRL3, 0x4),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_EQU_ADAPTOR_CNTRL4, 0x1b),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_DFE_EN_TIMER, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_SO_SATURATION_AND_ENABLE, 0x7f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_PI_CONTROLS, 0x70),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1, 0x73),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_OFFSET_ADAPTOR_CNTRL2, 0x80),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_10_LOW, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_10_HIGH, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_10_HIGH2, 0xc8),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_10_HIGH3, 0x09),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_10_HIGH4, 0xb1),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_LOW, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_HIGH, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_HIGH2, 0xc8),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_HIGH3, 0x09),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_HIGH4, 0xb1),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_LOW, 0xf0),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_HIGH, 0x2),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_HIGH2, 0x2f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_HIGH3, 0xd3),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_HIGH4, 0x40),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_IDAC_TSETTLE_HIGH, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_IDAC_TSETTLE_LOW, 0xc0),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_FO_GAIN, 0x0c),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_SO_GAIN, 0x02),\n};\n\nstatic const struct qmp_phy_init_tbl ipq8074_pcie_gen3_pcs_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_FLL_CNTRL2, 0x83),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_FLL_CNT_VAL_L, 0x9),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_FLL_CNT_VAL_H_TOL, 0x42),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_FLL_MAN_CODE, 0x40),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_FLL_CNTRL1, 0x01),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_P2U3_WAKEUP_DLY_TIME_AUXCLK_H, 0x0),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_P2U3_WAKEUP_DLY_TIME_AUXCLK_L, 0x1),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_G12S1_TXDEEMPH_M3P5DB, 0x10),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_RX_DCC_CAL_CONFIG, 0x01),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_RX_SIGDET_LVL, 0xaa),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_REFGEN_REQ_CONFIG1, 0x0d),\n};\n\nstatic const struct qmp_phy_init_tbl ipq8074_pcie_gen3_pcs_misc_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_OSC_DTCT_ACTIONS, 0x0),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_L1P1_WAKEUP_DLY_TIME_AUXCLK_H, 0x00),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_L1P1_WAKEUP_DLY_TIME_AUXCLK_L, 0x01),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_L1P2_WAKEUP_DLY_TIME_AUXCLK_H, 0x00),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_L1P2_WAKEUP_DLY_TIME_AUXCLK_L, 0x01),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_EQ_CONFIG1, 0x11),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_EQ_CONFIG2, 0xb),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_POWER_STATE_CONFIG4, 0x07),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_OSC_DTCT_CONFIG2, 0x52),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_OSC_DTCT_MODE2_CONFIG2, 0x50),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_OSC_DTCT_MODE2_CONFIG4, 0x1a),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_OSC_DTCT_MODE2_CONFIG5, 0x6),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_ENDPOINT_REFCLK_DRIVE, 0xc1),\n};\n\nstatic const struct qmp_phy_init_tbl sdm845_qmp_pcie_serdes_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_BIAS_EN_CLKBUFLR_EN, 0x14),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_CLK_SELECT, 0x30),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_PLL_IVCO, 0x007),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_CMN_CONFIG, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_LOCK_CMP_EN, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_RESETSM_CNTRL, 0x20),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_VCO_TUNE_MAP, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_VCO_TUNE2_MODE0, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_VCO_TUNE1_MODE0, 0xc9),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_VCO_TUNE_TIMER1, 0xff),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_VCO_TUNE_TIMER2, 0x3f),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SVS_MODE_CLK_SEL, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_CORE_CLK_EN, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_CORECLK_DIV_MODE0, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_CLK_EP_DIV, 0x19),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_CLK_ENABLE1, 0x90),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_DEC_START_MODE0, 0x82),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_DIV_FRAC_START3_MODE0, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_DIV_FRAC_START2_MODE0, 0xea),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_DIV_FRAC_START1_MODE0, 0xab),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_LOCK_CMP3_MODE0, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_LOCK_CMP2_MODE0, 0x0d),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_LOCK_CMP1_MODE0, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_HSCLK_SEL, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_CP_CTRL_MODE0, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_PLL_RCTRL_MODE0, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_PLL_CCTRL_MODE0, 0x36),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_CMN_MODE, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_CLK_SELECT, 0x33),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SYS_CLK_CTRL, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SYSCLK_BUF_ENABLE, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SYSCLK_EN_SEL, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_INTEGLOOP_GAIN1_MODE0, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_INTEGLOOP_GAIN0_MODE0, 0x3f),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_BG_TIMER, 0x09),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SSC_EN_CENTER, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SSC_PER1, 0x40),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SSC_PER2, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SSC_ADJ_PER1, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SSC_ADJ_PER2, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SSC_STEP_SIZE1, 0x7e),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SSC_STEP_SIZE2, 0x15),\n};\n\nstatic const struct qmp_phy_init_tbl sdm845_qmp_pcie_tx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V3_TX_RES_CODE_LANE_OFFSET_TX, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_TX_RCV_DETECT_LVL_2, 0x12),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_TX_HIGHZ_DRVR_EN, 0x10),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_TX_LANE_MODE_1, 0x06),\n};\n\nstatic const struct qmp_phy_init_tbl sdm845_qmp_pcie_rx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_SIGDET_CNTRL, 0x03),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_SIGDET_ENABLES, 0x10),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_SIGDET_DEGLITCH_CNTRL, 0x14),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_RX_EQU_ADAPTOR_CNTRL2, 0x0e),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_RX_EQU_ADAPTOR_CNTRL3, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_RX_EQU_ADAPTOR_CNTRL4, 0x1a),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_UCDR_SO_SATURATION_AND_ENABLE, 0x4b),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_UCDR_SO_GAIN, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_UCDR_SO_GAIN_HALF, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1, 0x71),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_RX_MODE_00, 0x59),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_RX_MODE_01, 0x59),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_RX_OFFSET_ADAPTOR_CNTRL2, 0x80),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_RX_INTERFACE_MODE, 0x40),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_UCDR_PI_CONTROLS, 0x71),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_UCDR_FASTLOCK_COUNT_LOW, 0x40),\n};\n\nstatic const struct qmp_phy_init_tbl sdm845_qmp_pcie_pcs_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_ENDPOINT_REFCLK_DRIVE, 0x04),\n\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_FLL_CNTRL2, 0x83),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_FLL_CNT_VAL_L, 0x09),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_FLL_CNT_VAL_H_TOL, 0xa2),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_FLL_MAN_CODE, 0x40),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_FLL_CNTRL1, 0x02),\n\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_OSC_DTCT_ACTIONS, 0x00),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_PWRUP_RESET_DLY_TIME_AUXCLK, 0x01),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_L1SS_WAKEUP_DLY_TIME_AUXCLK_MSB, 0x00),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_L1SS_WAKEUP_DLY_TIME_AUXCLK_LSB, 0x20),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_LP_WAKEUP_DLY_TIME_AUXCLK_MSB, 0x00),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_LP_WAKEUP_DLY_TIME_AUXCLK, 0x01),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_PLL_LOCK_CHK_DLY_TIME, 0x73),\n\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_RX_SIGDET_LVL, 0xbb),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_SIGDET_CNTRL, 0x03),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_REFGEN_REQ_CONFIG1, 0x0d),\n\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_POWER_STATE_CONFIG4, 0x00),\n};\n\nstatic const struct qmp_phy_init_tbl sdm845_qmp_pcie_pcs_misc_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_MISC_OSC_DTCT_CONFIG2, 0x52),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_MISC_OSC_DTCT_MODE2_CONFIG2, 0x10),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_MISC_OSC_DTCT_MODE2_CONFIG4, 0x1a),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_MISC_OSC_DTCT_MODE2_CONFIG5, 0x06),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_MISC_PCIE_INT_AUX_CLK_CONFIG1, 0x00),\n};\n\nstatic const struct qmp_phy_init_tbl sdm845_qhp_pcie_serdes_tbl[] = {\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_COM_SYSCLK_EN_SEL, 0x27),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_COM_SSC_EN_CENTER, 0x01),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_COM_SSC_PER1, 0x31),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_COM_SSC_PER2, 0x01),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_COM_SSC_STEP_SIZE1, 0xde),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_COM_SSC_STEP_SIZE2, 0x07),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_COM_SSC_STEP_SIZE1_MODE1, 0x4c),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_COM_SSC_STEP_SIZE2_MODE1, 0x06),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_COM_BIAS_EN_CKBUFLR_EN, 0x18),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_COM_CLK_ENABLE1, 0xb0),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_COM_LOCK_CMP1_MODE0, 0x8c),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_COM_LOCK_CMP2_MODE0, 0x20),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_COM_LOCK_CMP1_MODE1, 0x14),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_COM_LOCK_CMP2_MODE1, 0x34),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_COM_CP_CTRL_MODE0, 0x06),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_COM_CP_CTRL_MODE1, 0x06),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_COM_PLL_RCTRL_MODE0, 0x16),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_COM_PLL_RCTRL_MODE1, 0x16),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_COM_PLL_CCTRL_MODE0, 0x36),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_COM_PLL_CCTRL_MODE1, 0x36),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_COM_RESTRIM_CTRL2, 0x05),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_COM_LOCK_CMP_EN, 0x42),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_COM_DEC_START_MODE0, 0x82),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_COM_DEC_START_MODE1, 0x68),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_COM_DIV_FRAC_START1_MODE0, 0x55),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_COM_DIV_FRAC_START2_MODE0, 0x55),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_COM_DIV_FRAC_START3_MODE0, 0x03),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_COM_DIV_FRAC_START1_MODE1, 0xab),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_COM_DIV_FRAC_START2_MODE1, 0xaa),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_COM_DIV_FRAC_START3_MODE1, 0x02),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_COM_INTEGLOOP_GAIN0_MODE0, 0x3f),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_COM_INTEGLOOP_GAIN0_MODE1, 0x3f),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_COM_VCO_TUNE_MAP, 0x10),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_COM_CLK_SELECT, 0x04),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_COM_HSCLK_SEL1, 0x30),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_COM_CORECLK_DIV, 0x04),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_COM_CORE_CLK_EN, 0x73),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_COM_CMN_CONFIG, 0x0c),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_COM_SVS_MODE_CLK_SEL, 0x15),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_COM_CORECLK_DIV_MODE1, 0x04),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_COM_CMN_MODE, 0x01),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_COM_VREGCLK_DIV1, 0x22),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_COM_VREGCLK_DIV2, 0x00),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_COM_BGV_TRIM, 0x20),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_COM_BG_CTRL, 0x07),\n};\n\nstatic const struct qmp_phy_init_tbl sdm845_qhp_pcie_tx_tbl[] = {\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_L0_DRVR_CTRL0, 0x00),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_L0_DRVR_TAP_EN, 0x0d),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_L0_TX_BAND_MODE, 0x01),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_L0_LANE_MODE, 0x1a),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_L0_PARALLEL_RATE, 0x2f),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_L0_CML_CTRL_MODE0, 0x09),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_L0_CML_CTRL_MODE1, 0x09),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_L0_CML_CTRL_MODE2, 0x1b),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_L0_PREAMP_CTRL_MODE1, 0x01),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_L0_PREAMP_CTRL_MODE2, 0x07),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_L0_MIXER_CTRL_MODE0, 0x31),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_L0_MIXER_CTRL_MODE1, 0x31),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_L0_MIXER_CTRL_MODE2, 0x03),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_L0_CTLE_THRESH_DFE, 0x02),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_L0_CGA_THRESH_DFE, 0x00),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_L0_RXENGINE_EN0, 0x12),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_L0_CTLE_TRAIN_TIME, 0x25),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_L0_CTLE_DFE_OVRLP_TIME, 0x00),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_L0_DFE_REFRESH_TIME, 0x05),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_L0_DFE_ENABLE_TIME, 0x01),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_L0_VGA_GAIN, 0x26),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_L0_DFE_GAIN, 0x12),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_L0_EQ_GAIN, 0x04),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_L0_OFFSET_GAIN, 0x04),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_L0_PRE_GAIN, 0x09),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_L0_EQ_INTVAL, 0x15),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_L0_EDAC_INITVAL, 0x28),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_L0_RXEQ_INITB0, 0x7f),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_L0_RXEQ_INITB1, 0x07),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_L0_RCVRDONE_THRESH1, 0x04),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_L0_RXEQ_CTRL, 0x70),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_L0_UCDR_FO_GAIN_MODE0, 0x8b),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_L0_UCDR_FO_GAIN_MODE1, 0x08),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_L0_UCDR_FO_GAIN_MODE2, 0x0a),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_L0_UCDR_SO_GAIN_MODE0, 0x03),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_L0_UCDR_SO_GAIN_MODE1, 0x04),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_L0_UCDR_SO_GAIN_MODE2, 0x04),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_L0_UCDR_SO_CONFIG, 0x0c),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_L0_RX_BAND, 0x02),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_L0_RX_RCVR_PATH1_MODE0, 0x5c),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_L0_RX_RCVR_PATH1_MODE1, 0x3e),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_L0_RX_RCVR_PATH1_MODE2, 0x3f),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_L0_SIGDET_ENABLES, 0x01),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_L0_SIGDET_CNTRL, 0xa0),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_L0_SIGDET_DEGLITCH_CNTRL, 0x08),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_L0_DCC_GAIN, 0x01),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_L0_RX_EN_SIGNAL, 0xc3),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_L0_PSM_RX_EN_CAL, 0x00),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_L0_RX_MISC_CNTRL0, 0xbc),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_L0_TS0_TIMER, 0x7f),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_L0_DLL_HIGHDATARATE, 0x15),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_L0_DRVR_CTRL1, 0x0c),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_L0_DRVR_CTRL2, 0x0f),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_L0_RX_RESETCODE_OFFSET, 0x04),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_L0_VGA_INITVAL, 0x20),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_L0_RSM_START, 0x01),\n};\n\nstatic const struct qmp_phy_init_tbl sdm845_qhp_pcie_pcs_tbl[] = {\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_PHY_POWER_STATE_CONFIG, 0x3f),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_PHY_PCS_TX_RX_CONFIG, 0x50),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_PHY_TXMGN_MAIN_V0_M3P5DB, 0x19),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_PHY_TXMGN_POST_V0_M3P5DB, 0x07),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_PHY_TXMGN_MAIN_V0_M6DB, 0x17),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_PHY_TXMGN_POST_V0_M6DB, 0x09),\n\tQMP_PHY_INIT_CFG(PCIE_GEN3_QHP_PHY_POWER_STATE_CONFIG5, 0x9f),\n};\n\nstatic const struct qmp_phy_init_tbl sc8180x_qmp_pcie_serdes_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_SYSCLK_EN_SEL, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_CLK_SELECT, 0x34),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_CORECLK_DIV_MODE1, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_PLL_IVCO, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_LOCK_CMP_EN, 0x42),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_VCO_TUNE1_MODE0, 0x24),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_VCO_TUNE2_MODE1, 0x03),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_VCO_TUNE1_MODE1, 0xb4),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_VCO_TUNE_MAP, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_BIN_VCOCAL_HSCLK_SEL, 0x11),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DEC_START_MODE0, 0x82),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DIV_FRAC_START3_MODE0, 0x03),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DIV_FRAC_START2_MODE0, 0x55),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DIV_FRAC_START1_MODE0, 0x55),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_LOCK_CMP2_MODE0, 0x1a),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_LOCK_CMP1_MODE0, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DEC_START_MODE1, 0x68),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DIV_FRAC_START3_MODE1, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DIV_FRAC_START2_MODE1, 0xaa),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DIV_FRAC_START1_MODE1, 0xab),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_LOCK_CMP2_MODE1, 0x34),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_LOCK_CMP1_MODE1, 0x14),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_HSCLK_SEL, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_CP_CTRL_MODE0, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_PLL_RCTRL_MODE0, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_PLL_CCTRL_MODE0, 0x36),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_CP_CTRL_MODE1, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_PLL_RCTRL_MODE1, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_PLL_CCTRL_MODE1, 0x36),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_BIN_VCOCAL_CMP_CODE2_MODE0, 0x1e),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_BIN_VCOCAL_CMP_CODE1_MODE0, 0xca),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_BIN_VCOCAL_CMP_CODE2_MODE1, 0x18),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_BIN_VCOCAL_CMP_CODE1_MODE1, 0xa2),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_SYSCLK_BUF_ENABLE, 0x07),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_SSC_EN_CENTER, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_SSC_PER1, 0x31),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_SSC_PER2, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_SSC_STEP_SIZE1_MODE0, 0xde),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_SSC_STEP_SIZE2_MODE0, 0x07),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_SSC_STEP_SIZE1_MODE1, 0x4c),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_SSC_STEP_SIZE2_MODE1, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_CLK_ENABLE1, 0x90),\n};\n\nstatic const struct qmp_phy_init_tbl sc8180x_qmp_pcie_tx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_RCV_DETECT_LVL_2, 0x12),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_LANE_MODE_1, 0x5),\n};\n\nstatic const struct qmp_phy_init_tbl sc8180x_qmp_pcie_rx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_SIGDET_CNTRL, 0x03),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_SIGDET_ENABLES, 0x1c),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_SIGDET_DEGLITCH_CNTRL, 0x14),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_EQU_ADAPTOR_CNTRL1, 0x07),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_EQU_ADAPTOR_CNTRL2, 0x6e),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_EQU_ADAPTOR_CNTRL3, 0x6e),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_EQU_ADAPTOR_CNTRL4, 0x4a),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_DFE_EN_TIMER, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_SO_SATURATION_AND_ENABLE, 0x7f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_PI_CONTROLS, 0x70),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1, 0x17),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_VGA_CAL_CNTRL1, 0x54),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_VGA_CAL_CNTRL2, 0x37),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_10_LOW, 0xd4),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_10_HIGH, 0x54),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_10_HIGH2, 0xdb),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_10_HIGH3, 0x39),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_10_HIGH4, 0x31),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_LOW, 0x24),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_HIGH, 0xe4),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_HIGH2, 0xec),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_HIGH3, 0x39),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_HIGH4, 0x36),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_LOW, 0x7f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_HIGH, 0xff),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_HIGH2, 0xff),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_HIGH3, 0xdb),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_HIGH4, 0x75),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_IDAC_TSETTLE_HIGH, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_IDAC_TSETTLE_LOW, 0xc0),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_AUX_DATA_TCOARSE_TFINE, 0xa0),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RCLK_AUXDATA_SEL, 0xc0),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_DCC_CTRL1, 0x0c),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_GM_CAL, 0x05),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_FO_GAIN, 0x0c),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_SO_GAIN, 0x03),\n};\n\nstatic const struct qmp_phy_init_tbl sc8180x_qmp_pcie_pcs_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_P2U3_WAKEUP_DLY_TIME_AUXCLK_L, 0x01),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_RX_SIGDET_LVL, 0xaa),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_RATE_SLEW_CNTRL1, 0x0b),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_REFGEN_REQ_CONFIG1, 0x0d),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_EQ_CONFIG5, 0x01),\n};\n\nstatic const struct qmp_phy_init_tbl sc8180x_qmp_pcie_pcs_misc_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_OSC_DTCT_ACTIONS, 0x00),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_L1P1_WAKEUP_DLY_TIME_AUXCLK_L, 0x01),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_L1P2_WAKEUP_DLY_TIME_AUXCLK_L, 0x01),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_INT_AUX_CLK_CONFIG1, 0x00),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_PRESET_P10_PRE, 0x00),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_PRESET_P10_POST, 0x58),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_ENDPOINT_REFCLK_DRIVE, 0xc1),\n};\n\nstatic const struct qmp_phy_init_tbl sc8280xp_qmp_pcie_serdes_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SSC_EN_CENTER, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SSC_PER1, 0x31),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SSC_PER2, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SSC_STEP_SIZE1_MODE0, 0xde),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SSC_STEP_SIZE2_MODE0, 0x07),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SSC_STEP_SIZE1_MODE1, 0x4c),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SSC_STEP_SIZE2_MODE1, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CLK_ENABLE1, 0x90),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_PLL_IVCO, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CP_CTRL_MODE0, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CP_CTRL_MODE1, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_PLL_RCTRL_MODE0, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_PLL_RCTRL_MODE1, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_PLL_CCTRL_MODE0, 0x36),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_PLL_CCTRL_MODE1, 0x36),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SYSCLK_EN_SEL, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_LOCK_CMP_EN, 0x42),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_LOCK_CMP1_MODE0, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_LOCK_CMP2_MODE0, 0x1a),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_LOCK_CMP1_MODE1, 0x14),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_LOCK_CMP2_MODE1, 0x34),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DEC_START_MODE0, 0x82),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DEC_START_MODE1, 0x68),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DIV_FRAC_START1_MODE0, 0x55),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DIV_FRAC_START2_MODE0, 0x55),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DIV_FRAC_START3_MODE0, 0x03),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DIV_FRAC_START1_MODE1, 0xab),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DIV_FRAC_START2_MODE1, 0xaa),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DIV_FRAC_START3_MODE1, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_VCO_TUNE_MAP, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_VCO_TUNE1_MODE0, 0x24),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_VCO_TUNE1_MODE1, 0xb4),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_VCO_TUNE2_MODE1, 0x03),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CLK_SELECT, 0x34),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_HSCLK_SEL, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CORECLK_DIV_MODE1, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_BIN_VCOCAL_CMP_CODE1_MODE0, 0xb9),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_BIN_VCOCAL_CMP_CODE2_MODE0, 0x1e),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_BIN_VCOCAL_CMP_CODE1_MODE1, 0x94),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_BIN_VCOCAL_CMP_CODE2_MODE1, 0x18),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_BIN_VCOCAL_HSCLK_SEL, 0x11),\n};\n\nstatic const struct qmp_phy_init_tbl sc8280xp_qmp_gen3x1_pcie_rc_serdes_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SYSCLK_BUF_ENABLE, 0x07),\n};\n\nstatic const struct qmp_phy_init_tbl sc8280xp_qmp_gen3x2_pcie_rc_serdes_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_BIAS_EN_CLKBUFLR_EN, 0x14),\n};\n\nstatic const struct qmp_phy_init_tbl sc8280xp_qmp_gen3x4_pcie_serdes_4ln_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_BIAS_EN_CLKBUFLR_EN, 0x1c),\n};\n\nstatic const struct qmp_phy_init_tbl sc8280xp_qmp_gen3x1_pcie_tx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_PI_QEC_CTRL, 0x20),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_LANE_MODE_1, 0x75),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_LANE_MODE_4, 0x3f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_RES_CODE_LANE_OFFSET_TX, 0x1d),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_RES_CODE_LANE_OFFSET_RX, 0x0c),\n};\n\nstatic const struct qmp_phy_init_tbl sc8280xp_qmp_gen3x1_pcie_rx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_00_LOW, 0x7f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_00_HIGH, 0xff),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_00_HIGH2, 0xbf),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_00_HIGH3, 0x3f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_00_HIGH4, 0xd8),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_01_LOW, 0xdc),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_01_HIGH, 0xdc),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_01_HIGH2, 0x5c),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_01_HIGH3, 0x34),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_01_HIGH4, 0xa6),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_TX_ADAPT_POST_THRESH, 0xf0),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_10_HIGH3, 0x34),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_VGA_CAL_CNTRL2, 0x07),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_GM_CAL, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_SB2_THRESH1, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_SB2_THRESH2, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_PI_CONTROLS, 0xf0),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_DFE_CTLE_POST_CAL_OFFSET, 0x38),\n};\n\nstatic const struct qmp_phy_init_tbl sc8280xp_qmp_gen3x1_pcie_pcs_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_REFGEN_REQ_CONFIG1, 0x05),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_RX_SIGDET_LVL, 0x77),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_RATE_SLEW_CNTRL1, 0x0b),\n};\n\nstatic const struct qmp_phy_init_tbl sc8280xp_qmp_gen3x1_pcie_pcs_misc_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_PCIE_OSC_DTCT_ACTIONS, 0x00),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_PCIE_INT_AUX_CLK_CONFIG1, 0x00),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_PCIE_EQ_CONFIG2, 0x0f),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_PCIE_ENDPOINT_REFCLK_DRIVE, 0xc1),\n};\n\nstatic const struct qmp_phy_init_tbl sc8280xp_qmp_gen3x2_pcie_tx_tbl[] = {\n\tQMP_PHY_INIT_CFG_LANE(QSERDES_V5_TX_PI_QEC_CTRL, 0x02, 1),\n\tQMP_PHY_INIT_CFG_LANE(QSERDES_V5_TX_PI_QEC_CTRL, 0x04, 2),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_LANE_MODE_1, 0xd5),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_LANE_MODE_4, 0x3f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_RES_CODE_LANE_OFFSET_TX, 0x11),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_RES_CODE_LANE_OFFSET_RX, 0x0c),\n};\n\nstatic const struct qmp_phy_init_tbl sc8280xp_qmp_gen3x2_pcie_rx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_00_LOW, 0x7f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_00_HIGH, 0xff),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_00_HIGH2, 0x7f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_00_HIGH3, 0x34),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_00_HIGH4, 0xd8),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_01_LOW, 0xdc),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_01_HIGH, 0xdc),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_01_HIGH2, 0x5c),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_01_HIGH3, 0x34),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_01_HIGH4, 0xa6),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_10_HIGH3, 0x34),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_VGA_CAL_CNTRL2, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_GM_CAL, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_SB2_THRESH1, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_SB2_THRESH2, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_PI_CONTROLS, 0xf0),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_DFE_CTLE_POST_CAL_OFFSET, 0x38),\n};\n\nstatic const struct qmp_phy_init_tbl sc8280xp_qmp_gen3x2_pcie_pcs_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_REFGEN_REQ_CONFIG1, 0x05),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_RX_SIGDET_LVL, 0x88),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_RATE_SLEW_CNTRL1, 0x0b),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_EQ_CONFIG3, 0x0f),\n};\n\nstatic const struct qmp_phy_init_tbl sc8280xp_qmp_gen3x2_pcie_pcs_misc_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_PCIE_POWER_STATE_CONFIG2, 0x1d),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_PCIE_POWER_STATE_CONFIG4, 0x07),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_PCIE_ENDPOINT_REFCLK_DRIVE, 0xc1),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_PCIE_OSC_DTCT_ACTIONS, 0x00),\n};\n\nstatic const struct qmp_phy_init_tbl sm8250_qmp_pcie_serdes_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_SYSCLK_EN_SEL, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_CLK_SELECT, 0x34),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_CORECLK_DIV_MODE1, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_PLL_IVCO, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_LOCK_CMP_EN, 0x42),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_VCO_TUNE1_MODE0, 0x24),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_VCO_TUNE2_MODE1, 0x03),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_VCO_TUNE1_MODE1, 0xb4),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_VCO_TUNE_MAP, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_BIN_VCOCAL_HSCLK_SEL, 0x11),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DEC_START_MODE0, 0x82),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DIV_FRAC_START3_MODE0, 0x03),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DIV_FRAC_START2_MODE0, 0x55),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DIV_FRAC_START1_MODE0, 0x55),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_LOCK_CMP2_MODE0, 0x1a),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_LOCK_CMP1_MODE0, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DEC_START_MODE1, 0x68),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DIV_FRAC_START3_MODE1, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DIV_FRAC_START2_MODE1, 0xaa),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DIV_FRAC_START1_MODE1, 0xab),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_LOCK_CMP2_MODE1, 0x34),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_LOCK_CMP1_MODE1, 0x14),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_HSCLK_SEL, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_CP_CTRL_MODE0, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_PLL_RCTRL_MODE0, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_PLL_CCTRL_MODE0, 0x36),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_CP_CTRL_MODE1, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_PLL_RCTRL_MODE1, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_PLL_CCTRL_MODE1, 0x36),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_BIN_VCOCAL_CMP_CODE2_MODE0, 0x1e),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_BIN_VCOCAL_CMP_CODE1_MODE0, 0xca),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_BIN_VCOCAL_CMP_CODE2_MODE1, 0x18),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_BIN_VCOCAL_CMP_CODE1_MODE1, 0xa2),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_SSC_EN_CENTER, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_SSC_PER1, 0x31),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_SSC_PER2, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_SSC_STEP_SIZE1_MODE0, 0xde),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_SSC_STEP_SIZE2_MODE0, 0x07),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_SSC_STEP_SIZE1_MODE1, 0x4c),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_SSC_STEP_SIZE2_MODE1, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_CLK_ENABLE1, 0x90),\n};\n\nstatic const struct qmp_phy_init_tbl sm8250_qmp_gen3x1_pcie_serdes_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_SYSCLK_BUF_ENABLE, 0x07),\n};\n\nstatic const struct qmp_phy_init_tbl sm8250_qmp_pcie_tx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_RCV_DETECT_LVL_2, 0x12),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_LANE_MODE_1, 0x35),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_RES_CODE_LANE_OFFSET_TX, 0x11),\n};\n\nstatic const struct qmp_phy_init_tbl sm8250_qmp_pcie_rx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_FO_GAIN, 0x0c),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_SO_GAIN, 0x03),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_GM_CAL, 0x1b),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_IDAC_TSETTLE_HIGH, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_IDAC_TSETTLE_LOW, 0xc0),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_AUX_DATA_TCOARSE_TFINE, 0x30),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_VGA_CAL_CNTRL1, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_VGA_CAL_CNTRL2, 0x07),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_SO_SATURATION_AND_ENABLE, 0x7f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_PI_CONTROLS, 0x70),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_EQU_ADAPTOR_CNTRL2, 0x0e),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_EQU_ADAPTOR_CNTRL3, 0x4a),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_EQU_ADAPTOR_CNTRL4, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_SIGDET_CNTRL, 0x03),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_SIGDET_ENABLES, 0x1c),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_SIGDET_DEGLITCH_CNTRL, 0x1e),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1, 0x17),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_10_LOW, 0xd4),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_10_HIGH, 0x54),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_10_HIGH2, 0xdb),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_10_HIGH3, 0x3b),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_10_HIGH4, 0x31),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_LOW, 0x24),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_HIGH2, 0xff),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_HIGH3, 0x7f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_DCC_CTRL1, 0x0c),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_HIGH, 0xe4),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_HIGH2, 0xec),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_HIGH3, 0x3b),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_HIGH4, 0x36),\n};\n\nstatic const struct qmp_phy_init_tbl sm8250_qmp_gen3x1_pcie_rx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RCLK_AUXDATA_SEL, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_EQU_ADAPTOR_CNTRL1, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_DFE_EN_TIMER, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_LOW, 0x3f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_HIGH4, 0x14),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_DFE_CTLE_POST_CAL_OFFSET, 0x30),\n};\n\nstatic const struct qmp_phy_init_tbl sm8250_qmp_pcie_pcs_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_P2U3_WAKEUP_DLY_TIME_AUXCLK_L, 0x01),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_RX_SIGDET_LVL, 0x77),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_RATE_SLEW_CNTRL1, 0x0b),\n};\n\nstatic const struct qmp_phy_init_tbl sm8250_qmp_gen3x1_pcie_pcs_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_REFGEN_REQ_CONFIG1, 0x0d),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_EQ_CONFIG5, 0x12),\n};\n\nstatic const struct qmp_phy_init_tbl sm8250_qmp_pcie_pcs_misc_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_OSC_DTCT_ACTIONS, 0x00),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_L1P1_WAKEUP_DLY_TIME_AUXCLK_L, 0x01),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_L1P2_WAKEUP_DLY_TIME_AUXCLK_L, 0x01),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_PRESET_P6_P7_PRE, 0x33),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_PRESET_P10_PRE, 0x00),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_PRESET_P10_POST, 0x58),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_ENDPOINT_REFCLK_DRIVE, 0xc1),\n};\n\nstatic const struct qmp_phy_init_tbl sm8250_qmp_gen3x1_pcie_pcs_misc_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_INT_AUX_CLK_CONFIG1, 0x00),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_EQ_CONFIG2, 0x0f),\n};\n\nstatic const struct qmp_phy_init_tbl sm8250_qmp_gen3x2_pcie_tx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_PI_QEC_CTRL, 0x20),\n};\n\nstatic const struct qmp_phy_init_tbl sm8250_qmp_gen3x2_pcie_rx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_EQU_ADAPTOR_CNTRL1, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_LOW, 0xbf),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_HIGH4, 0x15),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_DFE_CTLE_POST_CAL_OFFSET, 0x38),\n};\n\nstatic const struct qmp_phy_init_tbl sm8250_qmp_gen3x2_pcie_pcs_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_REFGEN_REQ_CONFIG1, 0x05),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_EQ_CONFIG2, 0x0f),\n};\n\nstatic const struct qmp_phy_init_tbl sm8250_qmp_gen3x2_pcie_pcs_misc_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_POWER_STATE_CONFIG2, 0x0d),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_PCIE_POWER_STATE_CONFIG4, 0x07),\n};\n\nstatic const struct qmp_phy_init_tbl sdx55_qmp_pcie_serdes_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_BIAS_EN_CLKBUFLR_EN, 0x18),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_PLL_IVCO, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_LOCK_CMP_EN, 0x46),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_LOCK_CMP_CFG, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_VCO_TUNE_MAP, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_HSCLK_SEL, 0x12),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_HSCLK_HS_SWITCH_SEL, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_CORECLK_DIV_MODE0, 0x05),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_CORECLK_DIV_MODE1, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_CMN_MISC1, 0x88),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_CMN_MISC2, 0x03),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_CMN_MODE, 0x17),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_VCO_DC_LEVEL_CTRL, 0x0b),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_BIN_VCOCAL_HSCLK_SEL, 0x22),\n};\n\nstatic const struct qmp_phy_init_tbl sdx55_qmp_pcie_rc_serdes_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_SSC_EN_CENTER, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_SSC_PER1, 0x31),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_SSC_PER2, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_SSC_STEP_SIZE1_MODE0, 0xce),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_SSC_STEP_SIZE2_MODE0, 0x0b),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_SSC_STEP_SIZE1_MODE1, 0x97),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_SSC_STEP_SIZE2_MODE1, 0x0c),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_CLK_ENABLE1, 0x90),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_CLK_EP_DIV_MODE0, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_CLK_EP_DIV_MODE1, 0x10),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_CP_CTRL_MODE0, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_CP_CTRL_MODE1, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_PLL_RCTRL_MODE0, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_PLL_RCTRL_MODE1, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_PLL_CCTRL_MODE0, 0x36),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_PLL_CCTRL_MODE1, 0x36),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_SYSCLK_EN_SEL, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_LOCK_CMP1_MODE0, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_LOCK_CMP2_MODE0, 0x0d),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_LOCK_CMP1_MODE1, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_LOCK_CMP2_MODE1, 0x1a),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DEC_START_MODE0, 0xc3),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DEC_START_MODE1, 0xd0),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DIV_FRAC_START3_MODE0, 0x05),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DIV_FRAC_START1_MODE1, 0x55),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DIV_FRAC_START2_MODE1, 0x55),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DIV_FRAC_START3_MODE1, 0x05),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_CLK_SELECT, 0x34),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_BIN_VCOCAL_CMP_CODE1_MODE0, 0xca),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_BIN_VCOCAL_CMP_CODE2_MODE0, 0x1e),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_BIN_VCOCAL_CMP_CODE1_MODE1, 0xd8),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_BIN_VCOCAL_CMP_CODE2_MODE1, 0x20),\n};\n\nstatic const struct qmp_phy_init_tbl sdx55_qmp_pcie_ep_serdes_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_BG_TIMER, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_SYS_CLK_CTRL, 0x07),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_CP_CTRL_MODE0, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_CP_CTRL_MODE1, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_PLL_RCTRL_MODE0, 0x19),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_PLL_RCTRL_MODE1, 0x19),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_PLL_CCTRL_MODE0, 0x03),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_PLL_CCTRL_MODE1, 0x03),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_SYSCLK_EN_SEL, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_LOCK_CMP1_MODE0, 0x7f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_LOCK_CMP2_MODE0, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_LOCK_CMP1_MODE1, 0xff),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_LOCK_CMP2_MODE1, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DEC_START_MODE0, 0x4b),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DEC_START_MODE1, 0x50),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DIV_FRAC_START3_MODE0, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_INTEGLOOP_GAIN0_MODE0, 0xfb),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_INTEGLOOP_GAIN1_MODE0, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_INTEGLOOP_GAIN0_MODE1, 0xfb),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_INTEGLOOP_GAIN1_MODE1, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_CMN_CONFIG, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_BIN_VCOCAL_CMP_CODE1_MODE0, 0x56),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_BIN_VCOCAL_CMP_CODE2_MODE0, 0x1d),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_BIN_VCOCAL_CMP_CODE1_MODE1, 0x4b),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_BIN_VCOCAL_CMP_CODE2_MODE1, 0x1f),\n};\n\nstatic const struct qmp_phy_init_tbl sdx55_qmp_pcie_tx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V4_20_TX_LANE_MODE_1, 0x05),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_20_TX_LANE_MODE_2, 0xf6),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_20_TX_LANE_MODE_3, 0x13),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_20_TX_VMODE_CTRL1, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_20_TX_PI_QEC_CTRL, 0x00),\n};\n\nstatic const struct qmp_phy_init_tbl sdx55_qmp_pcie_rx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V4_20_RX_FO_GAIN_RATE2, 0x0c),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_20_RX_UCDR_PI_CONTROLS, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_20_RX_AUX_DATA_TCOARSE_TFINE, 0x7f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_20_RX_DFE_3, 0x55),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_20_RX_DFE_DAC_ENABLE1, 0x0c),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_20_RX_DFE_DAC_ENABLE2, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_20_RX_VGA_CAL_CNTRL2, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_20_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1, 0x27),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_20_RX_RX_MODE_RATE_0_1_B1, 0x1a),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_20_RX_RX_MODE_RATE_0_1_B2, 0x5a),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_20_RX_RX_MODE_RATE_0_1_B3, 0x09),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_20_RX_RX_MODE_RATE_0_1_B4, 0x37),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_20_RX_RX_MODE_RATE2_B0, 0xbd),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_20_RX_RX_MODE_RATE2_B1, 0xf9),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_20_RX_RX_MODE_RATE2_B2, 0xbf),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_20_RX_RX_MODE_RATE2_B3, 0xce),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_20_RX_RX_MODE_RATE2_B4, 0x62),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_20_RX_RX_MODE_RATE3_B0, 0xbf),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_20_RX_RX_MODE_RATE3_B1, 0x7d),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_20_RX_RX_MODE_RATE3_B2, 0xbf),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_20_RX_RX_MODE_RATE3_B3, 0xcf),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_20_RX_RX_MODE_RATE3_B4, 0xd6),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_20_RX_PHPRE_CTRL, 0xa0),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_20_RX_DFE_CTLE_POST_CAL_OFFSET, 0x38),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_20_RX_MARG_COARSE_CTRL2, 0x12),\n};\n\nstatic const struct qmp_phy_init_tbl sdx55_qmp_pcie_pcs_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V4_20_PCS_RX_SIGDET_LVL, 0x77),\n\tQMP_PHY_INIT_CFG(QPHY_V4_20_PCS_EQ_CONFIG2, 0x01),\n\tQMP_PHY_INIT_CFG(QPHY_V4_20_PCS_EQ_CONFIG4, 0x16),\n\tQMP_PHY_INIT_CFG(QPHY_V4_20_PCS_EQ_CONFIG5, 0x02),\n};\n\nstatic const struct qmp_phy_init_tbl sdx55_qmp_pcie_pcs_misc_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V4_20_PCS_PCIE_EQ_CONFIG1, 0x17),\n\tQMP_PHY_INIT_CFG(QPHY_V4_20_PCS_PCIE_G3_RXEQEVAL_TIME, 0x13),\n\tQMP_PHY_INIT_CFG(QPHY_V4_20_PCS_PCIE_G4_RXEQEVAL_TIME, 0x13),\n\tQMP_PHY_INIT_CFG(QPHY_V4_20_PCS_PCIE_G4_EQ_CONFIG2, 0x01),\n\tQMP_PHY_INIT_CFG(QPHY_V4_20_PCS_PCIE_G4_EQ_CONFIG5, 0x02),\n};\n\nstatic const struct qmp_phy_init_tbl sdx55_qmp_pcie_rc_pcs_misc_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V4_20_PCS_PCIE_ENDPOINT_REFCLK_DRIVE, 0xc1),\n\tQMP_PHY_INIT_CFG(QPHY_V4_20_PCS_PCIE_OSC_DTCT_ACTIONS, 0x00),\n};\n\nstatic const struct qmp_phy_init_tbl sdx55_qmp_pcie_ep_pcs_misc_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V4_20_PCS_LANE1_INSIG_SW_CTRL2, 0x00),\n\tQMP_PHY_INIT_CFG(QPHY_V4_20_PCS_LANE1_INSIG_MX_CTRL2, 0x00),\n};\n\nstatic const struct qmp_phy_init_tbl sdx65_qmp_pcie_serdes_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_BG_TIMER, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_BIAS_EN_CLKBUFLR_EN, 0x14),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SYS_CLK_CTRL, 0x07),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_PLL_IVCO, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CP_CTRL_MODE0, 0x27),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CP_CTRL_MODE1, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_PLL_RCTRL_MODE0, 0x17),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_PLL_RCTRL_MODE1, 0x19),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_PLL_CCTRL_MODE0, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_PLL_CCTRL_MODE1, 0x03),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SYSCLK_EN_SEL, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_LOCK_CMP_EN, 0x46),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_LOCK_CMP_CFG, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_LOCK_CMP1_MODE0, 0xff),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_LOCK_CMP2_MODE0, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_LOCK_CMP1_MODE1, 0xff),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_LOCK_CMP2_MODE1, 0x09),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DEC_START_MODE0, 0x19),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DEC_START_MODE1, 0x28),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_INTEGLOOP_GAIN0_MODE0, 0xfb),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_INTEGLOOP_GAIN1_MODE0, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_INTEGLOOP_GAIN0_MODE1, 0xfb),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_INTEGLOOP_GAIN1_MODE1, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_VCO_TUNE_MAP, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_HSCLK_SEL, 0x12),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_HSCLK_HS_SWITCH_SEL, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CORECLK_DIV_MODE0, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CORECLK_DIV_MODE1, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CORE_CLK_EN, 0x60),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CMN_MISC1, 0x88),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CMN_CONFIG, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CMN_MODE, 0x14),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CMN_MODE_CONTD, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_VCO_DC_LEVEL_CTRL, 0x0f),\n};\n\nstatic const struct qmp_phy_init_tbl sdx65_qmp_pcie_tx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_TX_LANE_MODE_1, 0x05),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_TX_LANE_MODE_2, 0xf6),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_TX_LANE_MODE_3, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_TX_VMODE_CTRL1, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_TX_PI_QEC_CTRL, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_TX_RES_CODE_LANE_OFFSET_TX, 0x1a),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_TX_RES_CODE_LANE_OFFSET_RX, 0x0c),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_TX_RCV_DETECT_LVL_2, 0x12),\n};\n\nstatic const struct qmp_phy_init_tbl sdx65_qmp_pcie_rx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_AUX_DATA_THRESH_BIN_RATE_0_1, 0x3f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_DFE_1, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_DFE_2, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_TX_ADAPT_PRE_THRESH1, 0x3e),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_TX_ADAPT_PRE_THRESH2, 0x1e),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_TX_ADAPT_POST_THRESH1, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_TX_ADAPT_POST_THRESH2, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_TX_ADAPT_MAIN_THRESH1, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_TX_ADAPT_MAIN_THRESH2, 0x1d),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_VGA_CAL_CNTRL1, 0x44),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_VGA_CAL_CNTRL2, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_EQU_ADAPTOR_CNTRL2, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_EQU_ADAPTOR_CNTRL3, 0x4a),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1, 0x74),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_OFFSET_ADAPTOR_CNTRL2, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_SIGDET_ENABLES, 0x1c),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_SIGDET_CNTRL, 0x03),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_SIGDET_DEGLITCH_CNTRL, 0x14),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE_0_1_B0, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE_0_1_B1, 0xcc),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE_0_1_B2, 0x12),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE_0_1_B3, 0xcc),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE_0_1_B4, 0x64),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE_0_1_B5, 0x4a),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE_0_1_B6, 0x29),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_PHPRE_CTRL, 0x20),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_DCC_CTRL1, 0x0c),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MARG_COARSE_THRESH1_RATE210, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MARG_COARSE_THRESH1_RATE3, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MARG_COARSE_THRESH2_RATE210, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MARG_COARSE_THRESH2_RATE3, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MARG_COARSE_THRESH3_RATE210, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MARG_COARSE_THRESH3_RATE3, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MARG_COARSE_THRESH4_RATE3, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MARG_COARSE_THRESH5_RATE3, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MARG_COARSE_THRESH6_RATE3, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_UCDR_FO_GAIN_RATE2, 0x0c),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_UCDR_FO_GAIN_RATE3, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_UCDR_PI_CONTROLS, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_AUX_DATA_THRESH_BIN_RATE_2_3, 0x37),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_IDAC_SAOFFSET, 0x10),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_DFE_3, 0x05),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_DFE_DAC_ENABLE1, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_DFE_DAC_ENABLE2, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_VGA_CAL_MAN_VAL, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_GM_CAL, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_EQU_ADAPTOR_CNTRL4, 0x0b),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE2_B0, 0xc5),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE2_B1, 0xac),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE2_B2, 0xb6),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE2_B3, 0xc0),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE2_B4, 0x07),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE2_B5, 0xfb),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE2_B6, 0x0d),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE3_B0, 0xc5),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE3_B1, 0xee),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE3_B2, 0xbf),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE3_B3, 0xa0),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE3_B4, 0x81),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE3_B5, 0xde),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE3_B6, 0x7f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_DFE_EN_TIMER, 0x28),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_DFE_CTLE_POST_CAL_OFFSET, 0x38),\n};\n\nstatic const struct qmp_phy_init_tbl sdx65_qmp_pcie_pcs_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V5_20_PCS_G3S2_PRE_GAIN, 0x2e),\n\tQMP_PHY_INIT_CFG(QPHY_V5_20_PCS_RX_SIGDET_LVL, 0xaa),\n\tQMP_PHY_INIT_CFG(QPHY_V5_20_PCS_EQ_CONFIG2, 0x0d),\n\tQMP_PHY_INIT_CFG(QPHY_V5_20_PCS_EQ_CONFIG4, 0x16),\n\tQMP_PHY_INIT_CFG(QPHY_V5_20_PCS_EQ_CONFIG5, 0x22),\n};\n\nstatic const struct qmp_phy_init_tbl sdx65_qmp_pcie_pcs_misc_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V5_20_PCS_PCIE_EQ_CONFIG1, 0x16),\n\tQMP_PHY_INIT_CFG(QPHY_V5_20_PCS_PCIE_RX_MARGINING_CONFIG3, 0x28),\n\tQMP_PHY_INIT_CFG(QPHY_V5_20_PCS_PCIE_OSC_DTCT_MODE2_CONFIG5, 0x08),\n\tQMP_PHY_INIT_CFG(QPHY_V5_20_PCS_PCIE_G4_EQ_CONFIG2, 0x0d),\n\tQMP_PHY_INIT_CFG(QPHY_V5_20_PCS_PCIE_G4_EQ_CONFIG5, 0x02),\n\tQMP_PHY_INIT_CFG(QPHY_V5_20_PCS_PCIE_G4_PRE_GAIN, 0x2e),\n\tQMP_PHY_INIT_CFG(QPHY_V5_20_PCS_LANE1_INSIG_SW_CTRL2, 0x00),\n\tQMP_PHY_INIT_CFG(QPHY_V5_20_PCS_LANE1_INSIG_MX_CTRL2, 0x00),\n};\n\nstatic const struct qmp_phy_init_tbl sm8450_qmp_gen3_pcie_serdes_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SYSCLK_EN_SEL, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CLK_SELECT, 0x34),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CORECLK_DIV_MODE1, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_PLL_IVCO, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_LOCK_CMP_EN, 0x42),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_VCO_TUNE1_MODE0, 0x24),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_VCO_TUNE2_MODE1, 0x03),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_VCO_TUNE1_MODE1, 0xb4),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_VCO_TUNE_MAP, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_BIN_VCOCAL_HSCLK_SEL, 0x11),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DEC_START_MODE0, 0x82),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DIV_FRAC_START3_MODE0, 0x03),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DIV_FRAC_START2_MODE0, 0x55),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DIV_FRAC_START1_MODE0, 0x55),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_LOCK_CMP2_MODE0, 0x1a),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_LOCK_CMP1_MODE0, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DEC_START_MODE1, 0x68),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DIV_FRAC_START3_MODE1, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DIV_FRAC_START2_MODE1, 0xaa),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DIV_FRAC_START1_MODE1, 0xab),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_LOCK_CMP2_MODE1, 0x34),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_LOCK_CMP1_MODE1, 0x14),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_HSCLK_SEL, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CP_CTRL_MODE0, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_PLL_RCTRL_MODE0, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_PLL_CCTRL_MODE0, 0x36),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CP_CTRL_MODE1, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_PLL_RCTRL_MODE1, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_PLL_CCTRL_MODE1, 0x36),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_BIN_VCOCAL_CMP_CODE2_MODE0, 0x1e),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_BIN_VCOCAL_CMP_CODE1_MODE0, 0xca),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_BIN_VCOCAL_CMP_CODE2_MODE1, 0x18),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_BIN_VCOCAL_CMP_CODE1_MODE1, 0xa2),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SSC_EN_CENTER, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SSC_PER1, 0x31),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SSC_PER2, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SSC_STEP_SIZE1_MODE0, 0xde),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SSC_STEP_SIZE2_MODE0, 0x07),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SSC_STEP_SIZE1_MODE1, 0x4c),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SSC_STEP_SIZE2_MODE1, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CLK_ENABLE1, 0x90),\n};\n\nstatic const struct qmp_phy_init_tbl sm8450_qmp_gen3x1_pcie_rc_serdes_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SYSCLK_BUF_ENABLE, 0x07),\n};\n\nstatic const struct qmp_phy_init_tbl sm8450_qmp_gen3x1_pcie_tx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_PI_QEC_CTRL, 0x20),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_LANE_MODE_1, 0x75),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_LANE_MODE_4, 0x3f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_RES_CODE_LANE_OFFSET_TX, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_RES_CODE_LANE_OFFSET_RX, 0x04),\n};\n\nstatic const struct qmp_phy_init_tbl sm8450_qmp_gen3_pcie_rx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_00_LOW, 0x7f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_00_HIGH, 0xff),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_00_HIGH4, 0xd8),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_01_LOW, 0xdc),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_01_HIGH, 0xdc),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_01_HIGH2, 0x5c),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_01_HIGH3, 0x34),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_01_HIGH4, 0xa6),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_10_HIGH3, 0x34),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_GM_CAL, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_SB2_THRESH1, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_SB2_THRESH2, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_DFE_CTLE_POST_CAL_OFFSET, 0x38),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_TX_ADAPT_POST_THRESH, 0xf0),\n};\n\nstatic const struct qmp_phy_init_tbl sm8450_qmp_gen3x1_pcie_rc_rx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_00_HIGH2, 0xbf),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_00_HIGH3, 0x3f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_10_HIGH4, 0x38),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_VGA_CAL_CNTRL2, 0x07),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_PI_CONTROLS, 0xf0),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_EQU_ADAPTOR_CNTRL4, 0x07),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_FO_GAIN, 0x09),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_SO_GAIN, 0x05),\n};\n\nstatic const struct qmp_phy_init_tbl sm8450_qmp_gen3_pcie_pcs_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_RX_SIGDET_LVL, 0x77),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_RATE_SLEW_CNTRL1, 0x0b),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_REFGEN_REQ_CONFIG1, 0x05),\n};\n\nstatic const struct qmp_phy_init_tbl sm8450_qmp_gen3x1_pcie_pcs_misc_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_PCIE_OSC_DTCT_ACTIONS, 0x00),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_PCIE_INT_AUX_CLK_CONFIG1, 0x00),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_PCIE_EQ_CONFIG2, 0x0f),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_PCIE_ENDPOINT_REFCLK_DRIVE, 0xc1),\n};\n\nstatic const struct qmp_phy_init_tbl sm8350_qmp_gen3x1_pcie_tx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_PI_QEC_CTRL, 0x20),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_LANE_MODE_1, 0x75),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_LANE_MODE_4, 0x3f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_RES_CODE_LANE_OFFSET_TX, 0x1d),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_RES_CODE_LANE_OFFSET_RX, 0x0c),\n};\n\nstatic const struct qmp_phy_init_tbl sm8350_qmp_gen3x1_pcie_rc_rx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_00_HIGH2, 0xbf),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_00_HIGH3, 0x3f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_VGA_CAL_CNTRL2, 0x07),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_PI_CONTROLS, 0xf0),\n};\n\nstatic const struct qmp_phy_init_tbl sm8350_qmp_gen3x2_pcie_rc_rx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_00_HIGH2, 0x7f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_00_HIGH3, 0x34),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_VGA_CAL_CNTRL2, 0x0f),\n};\n\nstatic const struct qmp_phy_init_tbl sm8350_qmp_gen3x2_pcie_tx_tbl[] = {\n\tQMP_PHY_INIT_CFG_LANE(QSERDES_V5_TX_PI_QEC_CTRL, 0x02, 1),\n\tQMP_PHY_INIT_CFG_LANE(QSERDES_V5_TX_PI_QEC_CTRL, 0x04, 2),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_LANE_MODE_1, 0xd5),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_LANE_MODE_4, 0x3f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_RES_CODE_LANE_OFFSET_TX, 0x1d),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_RES_CODE_LANE_OFFSET_RX, 0x0c),\n};\n\nstatic const struct qmp_phy_init_tbl sm8350_qmp_gen3x2_pcie_rc_pcs_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_EQ_CONFIG2, 0x0f),\n};\n\nstatic const struct qmp_phy_init_tbl sm8450_qmp_gen4x2_pcie_serdes_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_BIAS_EN_CLKBUFLR_EN, 0x14),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_PLL_IVCO, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_LOCK_CMP_EN, 0x46),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_LOCK_CMP_CFG, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_VCO_TUNE_MAP, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_HSCLK_SEL, 0x12),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_HSCLK_HS_SWITCH_SEL, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CORECLK_DIV_MODE0, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CORECLK_DIV_MODE1, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CMN_MISC1, 0x88),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CMN_CONFIG, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CMN_MODE, 0x14),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_VCO_DC_LEVEL_CTRL, 0x0f),\n};\n\nstatic const struct qmp_phy_init_tbl sm8450_qmp_gen4x2_pcie_rc_serdes_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SSC_PER1, 0x31),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SSC_PER2, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SSC_STEP_SIZE1_MODE0, 0xde),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SSC_STEP_SIZE2_MODE0, 0x07),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SSC_STEP_SIZE1_MODE1, 0x97),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SSC_STEP_SIZE2_MODE1, 0x0c),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CLK_ENABLE1, 0x90),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CP_CTRL_MODE0, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CP_CTRL_MODE1, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_PLL_RCTRL_MODE0, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_PLL_RCTRL_MODE1, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_PLL_CCTRL_MODE0, 0x36),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_PLL_CCTRL_MODE1, 0x36),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SYSCLK_EN_SEL, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_LOCK_CMP1_MODE0, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_LOCK_CMP2_MODE0, 0x1a),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_LOCK_CMP1_MODE1, 0x14),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_LOCK_CMP2_MODE1, 0x34),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DEC_START_MODE0, 0x82),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DEC_START_MODE1, 0xd0),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DIV_FRAC_START1_MODE0, 0x55),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DIV_FRAC_START2_MODE0, 0x55),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DIV_FRAC_START3_MODE0, 0x03),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DIV_FRAC_START1_MODE1, 0x55),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DIV_FRAC_START2_MODE1, 0x55),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DIV_FRAC_START3_MODE1, 0x05),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CLK_SELECT, 0x34),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CORE_CLK_EN, 0x20),\n};\n\nstatic const struct qmp_phy_init_tbl sm8450_qmp_gen4x2_pcie_tx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_TX_LANE_MODE_1, 0x05),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_TX_LANE_MODE_2, 0xf6),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_TX_RES_CODE_LANE_OFFSET_TX, 0x1a),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_TX_RES_CODE_LANE_OFFSET_RX, 0x0c),\n};\n\nstatic const struct qmp_phy_init_tbl sm8450_qmp_gen4x2_pcie_rx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_UCDR_PI_CONTROLS, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_DFE_CTLE_POST_CAL_OFFSET, 0x38),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE_0_1_B1, 0xcc),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE_0_1_B2, 0x12),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE_0_1_B3, 0xcc),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE_0_1_B5, 0x4a),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE_0_1_B6, 0x29),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE2_B0, 0xc5),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE2_B1, 0xad),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE2_B2, 0xb6),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE2_B3, 0xc0),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE2_B4, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE2_B5, 0xfb),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE2_B6, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE3_B0, 0xc7),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE3_B1, 0xef),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE3_B2, 0xbf),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE3_B3, 0xa0),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE3_B4, 0x81),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE3_B5, 0xde),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE3_B6, 0x7f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_PHPRE_CTRL, 0x20),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_AUX_DATA_THRESH_BIN_RATE_0_1, 0x3f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_AUX_DATA_THRESH_BIN_RATE_2_3, 0x37),\n\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_DFE_3, 0x05),\n\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MARG_COARSE_THRESH1_RATE3, 0x1f),\n\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MARG_COARSE_THRESH2_RATE3, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MARG_COARSE_THRESH3_RATE3, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MARG_COARSE_THRESH4_RATE3, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MARG_COARSE_THRESH5_RATE3, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MARG_COARSE_THRESH6_RATE3, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MARG_COARSE_THRESH1_RATE210, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MARG_COARSE_THRESH2_RATE210, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MARG_COARSE_THRESH3_RATE210, 0x1f),\n\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_UCDR_FO_GAIN_RATE2, 0x0c),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_UCDR_FO_GAIN_RATE3, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_VGA_CAL_MAN_VAL, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_EQU_ADAPTOR_CNTRL4, 0x0b),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_IDAC_SAOFFSET, 0x10),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_DFE_DAC_ENABLE1, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_GM_CAL, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_TX_ADAPT_POST_THRESH1, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_TX_ADAPT_POST_THRESH2, 0x1f),\n};\n\nstatic const struct qmp_phy_init_tbl sm8450_qmp_gen4x2_pcie_pcs_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V5_20_PCS_EQ_CONFIG4, 0x16),\n\tQMP_PHY_INIT_CFG(QPHY_V5_20_PCS_EQ_CONFIG5, 0x22),\n\tQMP_PHY_INIT_CFG(QPHY_V5_20_PCS_G3S2_PRE_GAIN, 0x2e),\n\tQMP_PHY_INIT_CFG(QPHY_V5_20_PCS_RX_SIGDET_LVL, 0x99),\n};\n\nstatic const struct qmp_phy_init_tbl sm8450_qmp_gen4x2_pcie_pcs_misc_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V5_20_PCS_PCIE_G4_EQ_CONFIG5, 0x02),\n\tQMP_PHY_INIT_CFG(QPHY_V5_20_PCS_PCIE_EQ_CONFIG1, 0x16),\n\tQMP_PHY_INIT_CFG(QPHY_V5_20_PCS_PCIE_RX_MARGINING_CONFIG3, 0x28),\n\tQMP_PHY_INIT_CFG(QPHY_V5_20_PCS_PCIE_G4_PRE_GAIN, 0x2e),\n};\n\nstatic const struct qmp_phy_init_tbl sm8450_qmp_gen4x2_pcie_rc_pcs_misc_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V5_20_PCS_PCIE_ENDPOINT_REFCLK_DRIVE, 0xc1),\n\tQMP_PHY_INIT_CFG(QPHY_V5_20_PCS_PCIE_OSC_DTCT_ACTIONS, 0x00),\n\tQMP_PHY_INIT_CFG(QPHY_V5_20_PCS_PCIE_PRESET_P10_POST, 0x00),\n};\n\nstatic const struct qmp_phy_init_tbl sm8450_qmp_gen4x2_pcie_ep_serdes_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_BG_TIMER, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SYS_CLK_CTRL, 0x07),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CP_CTRL_MODE0, 0x27),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CP_CTRL_MODE1, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_PLL_RCTRL_MODE0, 0x17),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_PLL_RCTRL_MODE1, 0x19),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_PLL_CCTRL_MODE0, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_PLL_CCTRL_MODE1, 0x03),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SYSCLK_EN_SEL, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_LOCK_CMP1_MODE0, 0xff),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_LOCK_CMP2_MODE0, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_LOCK_CMP1_MODE1, 0xff),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_LOCK_CMP2_MODE1, 0x09),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DEC_START_MODE0, 0x19),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DEC_START_MODE1, 0x28),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_INTEGLOOP_GAIN0_MODE0, 0xfb),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_INTEGLOOP_GAIN1_MODE0, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_INTEGLOOP_GAIN0_MODE1, 0xfb),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_INTEGLOOP_GAIN1_MODE1, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CORE_CLK_EN, 0x60),\n};\n\nstatic const struct qmp_phy_init_tbl sm8450_qmp_gen4x2_pcie_ep_pcs_misc_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V5_20_PCS_PCIE_OSC_DTCT_MODE2_CONFIG5, 0x08),\n};\n\nstatic const struct qmp_phy_init_tbl sm8550_qmp_gen3x2_pcie_serdes_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_SSC_EN_CENTER, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_SSC_PER1, 0x62),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_SSC_PER2, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_SSC_STEP_SIZE1_MODE0, 0xf8),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_SSC_STEP_SIZE2_MODE0, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_SSC_STEP_SIZE1_MODE1, 0x93),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_SSC_STEP_SIZE2_MODE1, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_CLK_ENABLE1, 0x90),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_SYS_CLK_CTRL, 0x82),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_PLL_IVCO, 0x07),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_CP_CTRL_MODE0, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_CP_CTRL_MODE1, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_PLL_RCTRL_MODE0, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_PLL_RCTRL_MODE1, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_PLL_CCTRL_MODE0, 0x36),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_PLL_CCTRL_MODE1, 0x36),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_SYSCLK_EN_SEL, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_BG_TIMER, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_LOCK_CMP_EN, 0x42),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_LOCK_CMP1_MODE0, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_LOCK_CMP2_MODE0, 0x0d),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_LOCK_CMP1_MODE1, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_LOCK_CMP2_MODE1, 0x1a),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_DEC_START_MODE0, 0x41),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_DEC_START_MODE1, 0x34),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_DIV_FRAC_START1_MODE0, 0xab),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_DIV_FRAC_START2_MODE0, 0xaa),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_DIV_FRAC_START3_MODE0, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_DIV_FRAC_START1_MODE1, 0x55),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_DIV_FRAC_START2_MODE1, 0x55),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_DIV_FRAC_START3_MODE1, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_VCO_TUNE_MAP, 0x14),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_CLK_SELECT, 0x34),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_HSCLK_SEL_1, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_CORECLK_DIV_MODE1, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_CMN_CONFIG_1, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_ADDITIONAL_MISC_3, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_CORE_CLK_EN, 0xa0),\n};\n\nstatic const struct qmp_phy_init_tbl sm8550_qmp_gen3x2_pcie_tx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V6_TX_LANE_MODE_1, 0x15),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_TX_LANE_MODE_4, 0x3f),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_TX_PI_QEC_CTRL, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_TX_RES_CODE_LANE_OFFSET_RX, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_TX_RES_CODE_LANE_OFFSET_TX, 0x18),\n};\n\nstatic const struct qmp_phy_init_tbl sm8550_qmp_gen3x2_pcie_rx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_DFE_CTLE_POST_CAL_OFFSET, 0x38),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_GM_CAL, 0x11),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_MODE_00_HIGH, 0xbf),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_MODE_00_HIGH2, 0xbf),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_MODE_00_HIGH3, 0xb7),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_MODE_00_HIGH4, 0xea),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_MODE_00_LOW, 0x3f),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_MODE_01_HIGH, 0x5c),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_MODE_01_HIGH2, 0x9c),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_MODE_01_HIGH3, 0x1a),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_MODE_01_HIGH4, 0x89),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_MODE_01_LOW, 0xdc),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_MODE_10_HIGH, 0x94),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_MODE_10_HIGH2, 0x5b),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_MODE_10_HIGH3, 0x1a),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_MODE_10_HIGH4, 0x89),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_TX_ADAPT_POST_THRESH, 0xf0),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_UCDR_FO_GAIN, 0x09),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_UCDR_SO_GAIN, 0x05),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_UCDR_SB2_THRESH1, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_UCDR_SB2_THRESH2, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_VGA_CAL_CNTRL2, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_SIDGET_ENABLES, 0x1c),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_RX_IDAC_TSETTLE_LOW, 0x07),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_RX_SIGDET_CAL_TRIM, 0x08),\n};\n\nstatic const struct qmp_phy_init_tbl sm8550_qmp_gen3x2_pcie_pcs_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V6_PCS_REFGEN_REQ_CONFIG1, 0x05),\n\tQMP_PHY_INIT_CFG(QPHY_V6_PCS_RX_SIGDET_LVL, 0x77),\n\tQMP_PHY_INIT_CFG(QPHY_V6_PCS_RATE_SLEW_CNTRL1, 0x0b),\n\tQMP_PHY_INIT_CFG(QPHY_V6_PCS_EQ_CONFIG2, 0x0f),\n\tQMP_PHY_INIT_CFG(QPHY_V6_PCS_PCS_TX_RX_CONFIG, 0x8c),\n};\n\nstatic const struct qmp_phy_init_tbl sm8550_qmp_gen3x2_pcie_pcs_misc_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_PCIE_V6_PCS_PCIE_POWER_STATE_CONFIG2, 0x1d),\n\tQMP_PHY_INIT_CFG(QPHY_PCIE_V6_PCS_PCIE_POWER_STATE_CONFIG4, 0x07),\n\tQMP_PHY_INIT_CFG(QPHY_PCIE_V6_PCS_PCIE_ENDPOINT_REFCLK_DRIVE, 0xc1),\n\tQMP_PHY_INIT_CFG(QPHY_PCIE_V6_PCS_PCIE_OSC_DTCT_ACTIONS, 0x00),\n};\n\nstatic const struct qmp_phy_init_tbl sm8550_qmp_gen4x2_pcie_serdes_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_SSC_STEP_SIZE1_MODE1, 0x26),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_SSC_STEP_SIZE2_MODE1, 0x03),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_CP_CTRL_MODE1, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_PLL_RCTRL_MODE1, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_PLL_CCTRL_MODE1, 0x36),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_CORECLK_DIV_MODE1, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_LOCK_CMP1_MODE1, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_LOCK_CMP2_MODE1, 0x1a),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_DEC_START_MODE1, 0x68),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_DIV_FRAC_START1_MODE1, 0xab),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_DIV_FRAC_START2_MODE1, 0xaa),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_DIV_FRAC_START3_MODE1, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_HSCLK_SEL_1, 0x12),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_SSC_STEP_SIZE1_MODE0, 0xf8),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_SSC_STEP_SIZE2_MODE0, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_CP_CTRL_MODE0, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_PLL_RCTRL_MODE0, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_PLL_CCTRL_MODE0, 0x36),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_PLL_CORE_CLK_DIV_MODE0, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_LOCK_CMP1_MODE0, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_LOCK_CMP2_MODE0, 0x0d),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_DEC_START_MODE0, 0x41),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_DIV_FRAC_START1_MODE0, 0xab),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_DIV_FRAC_START2_MODE0, 0xaa),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_DIV_FRAC_START3_MODE0, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_HSCLK_HS_SWITCH_SEL_1, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_BG_TIMER, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_SSC_EN_CENTER, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_SSC_PER1, 0x62),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_SSC_PER2, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_PLL_POST_DIV_MUX, 0x40),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_PLL_BIAS_EN_CLK_BUFLR_EN, 0x14),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_CLK_ENABLE1, 0x90),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_SYS_CLK_CTRL, 0x82),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_PLL_IVCO, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_SYSCLK_EN_SEL, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_LOCK_CMP_EN, 0x46),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_LOCK_CMP_CFG, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_VCO_TUNE_MAP, 0x14),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_CLK_SELECT, 0x34),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_CORE_CLK_EN, 0xa0),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_CMN_CONFIG_1, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_CMN_MISC_1, 0x88),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_CMN_MODE, 0x14),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_COM_PLL_VCO_DC_LEVEL_CTRL, 0x0f),\n};\n\nstatic const struct qmp_phy_init_tbl sm8550_qmp_gen4x2_pcie_ln_shrd_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V6_LN_SHRD_RXCLK_DIV2_CTRL, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_LN_SHRD_RX_Q_EN_RATES, 0xe),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_LN_SHRD_DFE_DAC_ENABLE1, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_LN_SHRD_TX_ADAPT_POST_THRESH1, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_LN_SHRD_TX_ADAPT_POST_THRESH2, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_LN_SHRD_RX_MODE_RATE_0_1_B0, 0x12),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_LN_SHRD_RX_MODE_RATE_0_1_B1, 0x12),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_LN_SHRD_RX_MODE_RATE_0_1_B2, 0xdb),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_LN_SHRD_RX_MODE_RATE_0_1_B3, 0x9a),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_LN_SHRD_RX_MODE_RATE_0_1_B4, 0x38),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_LN_SHRD_RX_MODE_RATE_0_1_B5, 0xb6),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_LN_SHRD_RX_MODE_RATE_0_1_B6, 0x64),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_LN_SHRD_RX_MARG_COARSE_THRESH1_RATE210, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_LN_SHRD_RX_MARG_COARSE_THRESH1_RATE3, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_LN_SHRD_RX_MARG_COARSE_THRESH2_RATE210, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_LN_SHRD_RX_MARG_COARSE_THRESH2_RATE3, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_LN_SHRD_RX_MARG_COARSE_THRESH3_RATE210, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_LN_SHRD_RX_MARG_COARSE_THRESH3_RATE3, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_LN_SHRD_RX_MARG_COARSE_THRESH4_RATE3, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_LN_SHRD_RX_MARG_COARSE_THRESH5_RATE3, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_LN_SHRD_RX_MARG_COARSE_THRESH6_RATE3, 0x1f),\n};\n\nstatic const struct qmp_phy_init_tbl sm8550_qmp_gen4x2_pcie_tx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V6_20_TX_RES_CODE_LANE_OFFSET_TX, 0x1d),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_20_TX_RES_CODE_LANE_OFFSET_RX, 0x03),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_20_TX_LANE_MODE_1, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_20_TX_LANE_MODE_2, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_20_TX_LANE_MODE_3, 0x51),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_20_TX_TRAN_DRVR_EMP_EN, 0x34),\n};\n\nstatic const struct qmp_phy_init_tbl sm8550_qmp_gen4x2_pcie_rx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V6_20_RX_UCDR_FO_GAIN_RATE_2, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_20_RX_UCDR_FO_GAIN_RATE_3, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_20_RX_UCDR_PI_CONTROLS, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_20_RX_UCDR_SO_ACC_DEFAULT_VAL_RATE3, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_20_RX_IVCM_CAL_CTRL2, 0x80),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_20_RX_IVCM_POSTCAL_OFFSET, 0x7c),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_20_RX_DFE_3, 0x05),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_20_RX_VGA_CAL_MAN_VAL, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_20_RX_GM_CAL, 0x0d),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_20_RX_EQU_ADAPTOR_CNTRL4, 0x0b),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_20_RX_SIGDET_ENABLES, 0x1c),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_20_RX_PHPRE_CTRL, 0x20),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_20_RX_DFE_CTLE_POST_CAL_OFFSET, 0x30),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_20_RX_Q_PI_INTRINSIC_BIAS_RATE32, 0x09),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_20_RX_MODE_RATE2_B0, 0x14),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_20_RX_MODE_RATE2_B1, 0xb3),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_20_RX_MODE_RATE2_B2, 0x58),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_20_RX_MODE_RATE2_B3, 0x9a),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_20_RX_MODE_RATE2_B4, 0x26),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_20_RX_MODE_RATE2_B5, 0xb6),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_20_RX_MODE_RATE2_B6, 0xee),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_20_RX_MODE_RATE3_B0, 0xdb),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_20_RX_MODE_RATE3_B1, 0xdb),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_20_RX_MODE_RATE3_B2, 0xa0),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_20_RX_MODE_RATE3_B3, 0xdf),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_20_RX_MODE_RATE3_B4, 0x78),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_20_RX_MODE_RATE3_B5, 0x76),\n\tQMP_PHY_INIT_CFG(QSERDES_V6_20_RX_MODE_RATE3_B6, 0xff),\n};\n\nstatic const struct qmp_phy_init_tbl sm8550_qmp_gen4x2_pcie_pcs_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V6_20_PCS_G3S2_PRE_GAIN, 0x2e),\n\tQMP_PHY_INIT_CFG(QPHY_V6_20_PCS_COM_ELECIDLE_DLY_SEL, 0x25),\n\tQMP_PHY_INIT_CFG(QPHY_V6_20_PCS_EQ_CONFIG4, 0x00),\n\tQMP_PHY_INIT_CFG(QPHY_V6_20_PCS_EQ_CONFIG5, 0x22),\n\tQMP_PHY_INIT_CFG(QPHY_V6_20_PCS_TX_RX_CONFIG1, 0x04),\n\tQMP_PHY_INIT_CFG(QPHY_V6_20_PCS_TX_RX_CONFIG2, 0x02),\n};\n\nstatic const struct qmp_phy_init_tbl sm8550_qmp_gen4x2_pcie_pcs_misc_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_PCIE_V6_20_PCS_ENDPOINT_REFCLK_DRIVE, 0xc1),\n\tQMP_PHY_INIT_CFG(QPHY_PCIE_V6_20_PCS_OSC_DTCT_ATCIONS, 0x00),\n\tQMP_PHY_INIT_CFG(QPHY_PCIE_V6_20_PCS_EQ_CONFIG1, 0x16),\n\tQMP_PHY_INIT_CFG(QPHY_PCIE_V6_20_PCS_EQ_CONFIG5, 0x02),\n\tQMP_PHY_INIT_CFG(QPHY_PCIE_V6_20_PCS_G4_PRE_GAIN, 0x2e),\n\tQMP_PHY_INIT_CFG(QPHY_PCIE_V6_20_PCS_RX_MARGINING_CONFIG1, 0x03),\n\tQMP_PHY_INIT_CFG(QPHY_PCIE_V6_20_PCS_RX_MARGINING_CONFIG3, 0x28),\n\tQMP_PHY_INIT_CFG(QPHY_PCIE_V6_20_PCS_TX_RX_CONFIG, 0xc0),\n\tQMP_PHY_INIT_CFG(QPHY_PCIE_V6_20_PCS_POWER_STATE_CONFIG2, 0x1d),\n\tQMP_PHY_INIT_CFG(QPHY_PCIE_V6_20_PCS_RX_MARGINING_CONFIG5, 0x0f),\n\tQMP_PHY_INIT_CFG(QPHY_PCIE_V6_20_PCS_G3_FOM_EQ_CONFIG5, 0xf2),\n\tQMP_PHY_INIT_CFG(QPHY_PCIE_V6_20_PCS_G4_FOM_EQ_CONFIG5, 0xf2),\n};\n\nstatic const struct qmp_phy_init_tbl sa8775p_qmp_gen4x2_pcie_serdes_alt_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_BIAS_EN_CLKBUFLR_EN, 0x14),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_PLL_IVCO, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_LOCK_CMP_EN, 0x46),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_LOCK_CMP_CFG, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_VCO_TUNE_MAP, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_HSCLK_SEL, 0x12),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_HSCLK_HS_SWITCH_SEL, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CORECLK_DIV_MODE0, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CORECLK_DIV_MODE1, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CMN_MISC1, 0x88),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CORE_CLK_EN, 0x60),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CMN_CONFIG, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CMN_MODE, 0x14),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_VCO_DC_LEVEL_CTRL, 0x0f),\n};\n\nstatic const struct qmp_phy_init_tbl sa8775p_qmp_gen4x2_pcie_rc_serdes_alt_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SSC_EN_CENTER, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SSC_PER1, 0x31),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SSC_PER2, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SSC_STEP_SIZE1_MODE0, 0xde),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SSC_STEP_SIZE2_MODE0, 0x07),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SSC_STEP_SIZE1_MODE1, 0x97),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SSC_STEP_SIZE2_MODE1, 0x0c),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CLK_ENABLE1, 0x90),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CP_CTRL_MODE0, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CP_CTRL_MODE1, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_PLL_RCTRL_MODE0, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_PLL_RCTRL_MODE1, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_PLL_CCTRL_MODE0, 0x36),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_PLL_CCTRL_MODE1, 0x36),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SYSCLK_EN_SEL, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_LOCK_CMP1_MODE0, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_LOCK_CMP2_MODE0, 0x1a),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_LOCK_CMP1_MODE1, 0x14),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_LOCK_CMP2_MODE1, 0x34),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DEC_START_MODE0, 0x82),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DEC_START_MODE1, 0xd0),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DIV_FRAC_START1_MODE0, 0x55),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DIV_FRAC_START2_MODE0, 0x55),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DIV_FRAC_START3_MODE0, 0x03),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DIV_FRAC_START1_MODE1, 0x55),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DIV_FRAC_START2_MODE1, 0x55),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DIV_FRAC_START3_MODE1, 0x05),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CLK_SELECT, 0x34),\n};\n\nstatic const struct qmp_phy_init_tbl sa8775p_qmp_gen4x2_pcie_rx_alt_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_UCDR_PI_CONTROLS, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_DFE_CTLE_POST_CAL_OFFSET, 0x38),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE_0_1_B0, 0x9a),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE_0_1_B1, 0xb0),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE_0_1_B2, 0x92),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE_0_1_B3, 0xf0),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE_0_1_B4, 0x42),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE_0_1_B5, 0x99),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE_0_1_B6, 0x29),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE2_B0, 0x9a),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE2_B1, 0xfb),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE2_B2, 0x92),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE2_B3, 0xec),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE2_B4, 0x43),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE2_B5, 0xdd),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE2_B6, 0x0d),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE3_B0, 0xf3),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE3_B1, 0xf8),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE3_B2, 0xec),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE3_B3, 0xd6),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE3_B4, 0x83),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE3_B5, 0xf5),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE3_B6, 0x5e),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_PHPRE_CTRL, 0x20),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_AUX_DATA_THRESH_BIN_RATE_0_1, 0x3f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_AUX_DATA_THRESH_BIN_RATE_2_3, 0x37),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_DFE_3, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MARG_COARSE_THRESH1_RATE3, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MARG_COARSE_THRESH2_RATE3, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MARG_COARSE_THRESH3_RATE3, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MARG_COARSE_THRESH4_RATE3, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MARG_COARSE_THRESH5_RATE3, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MARG_COARSE_THRESH6_RATE3, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MARG_COARSE_THRESH1_RATE210, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MARG_COARSE_THRESH2_RATE210, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MARG_COARSE_THRESH3_RATE210, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_Q_PI_INTRINSIC_BIAS_RATE32, 0x09),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_UCDR_FO_GAIN_RATE2, 0x0c),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_UCDR_FO_GAIN_RATE3, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_UCDR_SO_GAIN_RATE3, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_VGA_CAL_CNTRL1, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_VGA_CAL_MAN_VAL, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_EQU_ADAPTOR_CNTRL4, 0x0b),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1, 0x7c),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_IDAC_SAOFFSET, 0x10),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_DFE_DAC_ENABLE1, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_GM_CAL, 0x05),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_TX_ADAPT_POST_THRESH1, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_TX_ADAPT_POST_THRESH2, 0x1f),\n};\n\nstatic const struct qmp_phy_init_tbl sa8775p_qmp_gen4_pcie_tx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_TX_RES_CODE_LANE_OFFSET_TX, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_TX_RES_CODE_LANE_OFFSET_RX, 0x07),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_TX_LANE_MODE_1, 0x05),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_TX_LANE_MODE_2, 0xf6),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_TX_LANE_MODE_3, 0x0f),\n};\n\nstatic const struct qmp_phy_init_tbl sa8775p_qmp_gen4_pcie_pcs_misc_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V5_20_PCS_PCIE_EQ_CONFIG1, 0x16),\n\tQMP_PHY_INIT_CFG(QPHY_V5_20_PCS_PCIE_G4_EQ_CONFIG5, 0x02),\n\tQMP_PHY_INIT_CFG(QPHY_V5_20_PCS_PCIE_G4_PRE_GAIN, 0x2e),\n\tQMP_PHY_INIT_CFG(QPHY_V5_20_PCS_PCIE_RX_MARGINING_CONFIG3, 0x28),\n};\n\nstatic const struct qmp_phy_init_tbl sa8775p_qmp_gen4_pcie_rc_pcs_misc_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V5_20_PCS_PCIE_POWER_STATE_CONFIG2, 0x1d),\n\tQMP_PHY_INIT_CFG(QPHY_V5_20_PCS_PCIE_ENDPOINT_REFCLK_DRIVE, 0xc1),\n\tQMP_PHY_INIT_CFG(QPHY_V5_20_PCS_PCIE_OSC_DTCT_ACTIONS, 0x00),\n};\n\nstatic const struct qmp_phy_init_tbl sa8775p_qmp_gen4x2_pcie_pcs_alt_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V5_20_PCS_EQ_CONFIG4, 0x16),\n\tQMP_PHY_INIT_CFG(QPHY_V5_20_PCS_EQ_CONFIG5, 0x22),\n\tQMP_PHY_INIT_CFG(QPHY_V5_20_PCS_LANE1_INSIG_SW_CTRL2, 0x00),\n\tQMP_PHY_INIT_CFG(QPHY_V5_20_PCS_LANE1_INSIG_MX_CTRL2, 0x00),\n\tQMP_PHY_INIT_CFG(QPHY_V5_20_PCS_G3S2_PRE_GAIN, 0x2e),\n\tQMP_PHY_INIT_CFG(QPHY_V5_20_PCS_RX_SIGDET_LVL, 0x66),\n};\n\nstatic const struct qmp_phy_init_tbl sa8775p_qmp_gen4x4_pcie_rx_alt_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_AUX_DATA_THRESH_BIN_RATE_0_1, 0x3f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_AUX_DATA_THRESH_BIN_RATE_2_3, 0x37),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_DFE_3, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_DFE_CTLE_POST_CAL_OFFSET, 0x38),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_DFE_DAC_ENABLE1, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_GM_CAL, 0x05),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_PHPRE_CTRL, 0x20),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_EQU_ADAPTOR_CNTRL4, 0x0b),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1, 0x7c),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_IDAC_SAOFFSET, 0x10),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MARG_COARSE_THRESH1_RATE210, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MARG_COARSE_THRESH1_RATE3, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MARG_COARSE_THRESH2_RATE210, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MARG_COARSE_THRESH2_RATE3, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MARG_COARSE_THRESH3_RATE210, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MARG_COARSE_THRESH3_RATE3, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MARG_COARSE_THRESH4_RATE3, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MARG_COARSE_THRESH5_RATE3, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MARG_COARSE_THRESH6_RATE3, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_Q_PI_INTRINSIC_BIAS_RATE32, 0x09),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE_0_1_B0, 0x99),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE_0_1_B1, 0xb0),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE_0_1_B2, 0x92),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE_0_1_B3, 0xf0),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE_0_1_B4, 0x42),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE_0_1_B5, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE_0_1_B6, 0x20),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE2_B0, 0x9a),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE2_B1, 0xb6),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE2_B2, 0x92),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE2_B3, 0xf0),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE2_B4, 0x43),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE2_B5, 0xdd),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE2_B6, 0x0d),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE3_B0, 0xf3),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE3_B1, 0xf6),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE3_B2, 0xee),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE3_B3, 0xd2),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE3_B4, 0x83),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE3_B5, 0xf9),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_RX_MODE_RATE3_B6, 0x3d),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_TX_ADAPT_POST_THRESH1, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_TX_ADAPT_POST_THRESH2, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_UCDR_FO_GAIN_RATE2, 0x0c),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_UCDR_FO_GAIN_RATE3, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_UCDR_SO_GAIN_RATE3, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_UCDR_PI_CONTROLS, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_VGA_CAL_CNTRL1, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_20_RX_VGA_CAL_MAN_VAL, 0x08),\n};\n\nstatic const struct qmp_phy_init_tbl sa8775p_qmp_gen4x4_pcie_pcs_alt_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V5_20_PCS_EQ_CONFIG4, 0x16),\n\tQMP_PHY_INIT_CFG(QPHY_V5_20_PCS_EQ_CONFIG5, 0x22),\n\tQMP_PHY_INIT_CFG(QPHY_V5_20_PCS_G3S2_PRE_GAIN, 0x2e),\n\tQMP_PHY_INIT_CFG(QPHY_V5_20_PCS_RX_SIGDET_LVL, 0x66),\n};\n\nstatic const struct qmp_phy_init_tbl sa8775p_qmp_gen4x4_pcie_serdes_alt_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_PLL_IVCO, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_PLL_CCTRL_MODE0, 0x36),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_PLL_CCTRL_MODE1, 0x36),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_LOCK_CMP_EN, 0x46),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_LOCK_CMP_CFG, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_VCO_TUNE_MAP, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_HSCLK_SEL, 0x12),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_HSCLK_HS_SWITCH_SEL, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CORECLK_DIV_MODE0, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CORECLK_DIV_MODE1, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CMN_MISC1, 0x88),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CORE_CLK_EN, 0x60),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CMN_CONFIG, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CMN_MODE, 0x14),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_VCO_DC_LEVEL_CTRL, 0x0f),\n};\n\n\nstatic const struct qmp_phy_init_tbl sa8775p_qmp_gen4x4_pcie_rc_serdes_alt_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SSC_EN_CENTER, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SSC_PER1, 0x31),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SSC_PER2, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SSC_STEP_SIZE1_MODE0, 0xde),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SSC_STEP_SIZE2_MODE0, 0x07),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SSC_STEP_SIZE1_MODE1, 0x97),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SSC_STEP_SIZE2_MODE1, 0x0c),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_BIAS_EN_CLKBUFLR_EN, 0x1c),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CLK_ENABLE1, 0x90),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CP_CTRL_MODE0, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CP_CTRL_MODE1, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_PLL_RCTRL_MODE0, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_PLL_RCTRL_MODE1, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SYSCLK_EN_SEL, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_LOCK_CMP1_MODE0, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_LOCK_CMP2_MODE0, 0x1a),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_LOCK_CMP1_MODE1, 0x14),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_LOCK_CMP2_MODE1, 0x34),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DEC_START_MODE0, 0x82),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DEC_START_MODE1, 0xd0),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DIV_FRAC_START1_MODE0, 0x55),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DIV_FRAC_START2_MODE0, 0x55),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DIV_FRAC_START3_MODE0, 0x03),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DIV_FRAC_START1_MODE1, 0x55),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DIV_FRAC_START2_MODE1, 0x55),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DIV_FRAC_START3_MODE1, 0x05),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CLK_SELECT, 0x34),\n};\n\nstruct qmp_pcie_offsets {\n\tu16 serdes;\n\tu16 pcs;\n\tu16 pcs_misc;\n\tu16 tx;\n\tu16 rx;\n\tu16 tx2;\n\tu16 rx2;\n\tu16 ln_shrd;\n};\n\nstruct qmp_phy_cfg_tbls {\n\tconst struct qmp_phy_init_tbl *serdes;\n\tint serdes_num;\n\tconst struct qmp_phy_init_tbl *tx;\n\tint tx_num;\n\tconst struct qmp_phy_init_tbl *rx;\n\tint rx_num;\n\tconst struct qmp_phy_init_tbl *pcs;\n\tint pcs_num;\n\tconst struct qmp_phy_init_tbl *pcs_misc;\n\tint pcs_misc_num;\n\tconst struct qmp_phy_init_tbl *ln_shrd;\n\tint ln_shrd_num;\n};\n\n \nstruct qmp_phy_cfg {\n\tint lanes;\n\n\tconst struct qmp_pcie_offsets *offsets;\n\n\t \n\tconst struct qmp_phy_cfg_tbls tbls;\n\t \n\tconst struct qmp_phy_cfg_tbls *tbls_rc;\n\tconst struct qmp_phy_cfg_tbls *tbls_ep;\n\n\tconst struct qmp_phy_init_tbl *serdes_4ln_tbl;\n\tint serdes_4ln_num;\n\n\t \n\tconst char * const *reset_list;\n\tint num_resets;\n\t \n\tconst char * const *vreg_list;\n\tint num_vregs;\n\n\t \n\tconst unsigned int *regs;\n\n\tunsigned int pwrdn_ctrl;\n\t \n\tunsigned int phy_status;\n\n\tbool skip_start_delay;\n\n\tbool has_nocsr_reset;\n\n\t \n\tunsigned long pipe_clock_rate;\n};\n\nstruct qmp_pcie {\n\tstruct device *dev;\n\n\tconst struct qmp_phy_cfg *cfg;\n\tbool tcsr_4ln_config;\n\n\tvoid __iomem *serdes;\n\tvoid __iomem *pcs;\n\tvoid __iomem *pcs_misc;\n\tvoid __iomem *tx;\n\tvoid __iomem *rx;\n\tvoid __iomem *tx2;\n\tvoid __iomem *rx2;\n\tvoid __iomem *ln_shrd;\n\n\tvoid __iomem *port_b;\n\n\tstruct clk_bulk_data *clks;\n\tstruct clk_bulk_data pipe_clks[2];\n\tint num_pipe_clks;\n\n\tstruct reset_control_bulk_data *resets;\n\tstruct reset_control *nocsr_reset;\n\tstruct regulator_bulk_data *vregs;\n\n\tstruct phy *phy;\n\tint mode;\n\n\tstruct clk_fixed_rate pipe_clk_fixed;\n};\n\nstatic inline void qphy_setbits(void __iomem *base, u32 offset, u32 val)\n{\n\tu32 reg;\n\n\treg = readl(base + offset);\n\treg |= val;\n\twritel(reg, base + offset);\n\n\t \n\treadl(base + offset);\n}\n\nstatic inline void qphy_clrbits(void __iomem *base, u32 offset, u32 val)\n{\n\tu32 reg;\n\n\treg = readl(base + offset);\n\treg &= ~val;\n\twritel(reg, base + offset);\n\n\t \n\treadl(base + offset);\n}\n\n \nstatic const char * const qmp_pciephy_clk_l[] = {\n\t\"aux\", \"cfg_ahb\", \"ref\", \"refgen\", \"rchng\", \"phy_aux\",\n};\n\n \nstatic const char * const qmp_phy_vreg_l[] = {\n\t\"vdda-phy\", \"vdda-pll\",\n};\n\nstatic const char * const sm8550_qmp_phy_vreg_l[] = {\n\t\"vdda-phy\", \"vdda-pll\", \"vdda-qref\",\n};\n\n \nstatic const char * const ipq8074_pciephy_reset_l[] = {\n\t\"phy\", \"common\",\n};\n\nstatic const char * const sdm845_pciephy_reset_l[] = {\n\t\"phy\",\n};\n\nstatic const struct qmp_pcie_offsets qmp_pcie_offsets_qhp = {\n\t.serdes\t\t= 0,\n\t.pcs\t\t= 0x1800,\n\t.tx\t\t= 0x0800,\n\t \n};\n\nstatic const struct qmp_pcie_offsets qmp_pcie_offsets_v2 = {\n\t.serdes\t\t= 0,\n\t.pcs\t\t= 0x0800,\n\t.tx\t\t= 0x0200,\n\t.rx\t\t= 0x0400,\n};\n\nstatic const struct qmp_pcie_offsets qmp_pcie_offsets_v3 = {\n\t.serdes\t\t= 0,\n\t.pcs\t\t= 0x0800,\n\t.pcs_misc\t= 0x0600,\n\t.tx\t\t= 0x0200,\n\t.rx\t\t= 0x0400,\n};\n\nstatic const struct qmp_pcie_offsets qmp_pcie_offsets_v4x1 = {\n\t.serdes\t\t= 0,\n\t.pcs\t\t= 0x0800,\n\t.pcs_misc\t= 0x0c00,\n\t.tx\t\t= 0x0200,\n\t.rx\t\t= 0x0400,\n};\n\nstatic const struct qmp_pcie_offsets qmp_pcie_offsets_v4x2 = {\n\t.serdes\t\t= 0,\n\t.pcs\t\t= 0x0a00,\n\t.pcs_misc\t= 0x0e00,\n\t.tx\t\t= 0x0200,\n\t.rx\t\t= 0x0400,\n\t.tx2\t\t= 0x0600,\n\t.rx2\t\t= 0x0800,\n};\n\nstatic const struct qmp_pcie_offsets qmp_pcie_offsets_v4_20 = {\n\t.serdes\t\t= 0x1000,\n\t.pcs\t\t= 0x1200,\n\t.pcs_misc\t= 0x1600,\n\t.tx\t\t= 0x0000,\n\t.rx\t\t= 0x0200,\n\t.tx2\t\t= 0x0800,\n\t.rx2\t\t= 0x0a00,\n};\n\nstatic const struct qmp_pcie_offsets qmp_pcie_offsets_v5 = {\n\t.serdes\t\t= 0,\n\t.pcs\t\t= 0x0200,\n\t.pcs_misc\t= 0x0600,\n\t.tx\t\t= 0x0e00,\n\t.rx\t\t= 0x1000,\n\t.tx2\t\t= 0x1600,\n\t.rx2\t\t= 0x1800,\n};\n\nstatic const struct qmp_pcie_offsets qmp_pcie_offsets_v5_20 = {\n\t.serdes\t\t= 0x1000,\n\t.pcs\t\t= 0x1200,\n\t.pcs_misc\t= 0x1400,\n\t.tx\t\t= 0x0000,\n\t.rx\t\t= 0x0200,\n\t.tx2\t\t= 0x0800,\n\t.rx2\t\t= 0x0a00,\n};\n\nstatic const struct qmp_pcie_offsets qmp_pcie_offsets_v5_30 = {\n\t.serdes\t\t= 0x2000,\n\t.pcs\t\t= 0x2200,\n\t.pcs_misc\t= 0x2400,\n\t.tx\t\t= 0x0,\n\t.rx\t\t= 0x0200,\n\t.tx2\t\t= 0x3800,\n\t.rx2\t\t= 0x3a00,\n};\n\nstatic const struct qmp_pcie_offsets qmp_pcie_offsets_v6_20 = {\n\t.serdes\t\t= 0x1000,\n\t.pcs\t\t= 0x1200,\n\t.pcs_misc\t= 0x1400,\n\t.tx\t\t= 0x0000,\n\t.rx\t\t= 0x0200,\n\t.tx2\t\t= 0x0800,\n\t.rx2\t\t= 0x0a00,\n\t.ln_shrd\t= 0x0e00,\n};\n\nstatic const struct qmp_phy_cfg ipq8074_pciephy_cfg = {\n\t.lanes\t\t\t= 1,\n\n\t.offsets\t\t= &qmp_pcie_offsets_v2,\n\n\t.tbls = {\n\t\t.serdes\t\t= ipq8074_pcie_serdes_tbl,\n\t\t.serdes_num\t= ARRAY_SIZE(ipq8074_pcie_serdes_tbl),\n\t\t.tx\t\t= ipq8074_pcie_tx_tbl,\n\t\t.tx_num\t\t= ARRAY_SIZE(ipq8074_pcie_tx_tbl),\n\t\t.rx\t\t= ipq8074_pcie_rx_tbl,\n\t\t.rx_num\t\t= ARRAY_SIZE(ipq8074_pcie_rx_tbl),\n\t\t.pcs\t\t= ipq8074_pcie_pcs_tbl,\n\t\t.pcs_num\t= ARRAY_SIZE(ipq8074_pcie_pcs_tbl),\n\t},\n\t.reset_list\t\t= ipq8074_pciephy_reset_l,\n\t.num_resets\t\t= ARRAY_SIZE(ipq8074_pciephy_reset_l),\n\t.vreg_list\t\t= NULL,\n\t.num_vregs\t\t= 0,\n\t.regs\t\t\t= pciephy_v2_regs_layout,\n\n\t.pwrdn_ctrl\t\t= SW_PWRDN | REFCLK_DRV_DSBL,\n\t.phy_status\t\t= PHYSTATUS,\n};\n\nstatic const struct qmp_phy_cfg ipq8074_pciephy_gen3_cfg = {\n\t.lanes\t\t\t= 1,\n\n\t.offsets\t\t= &qmp_pcie_offsets_v4x1,\n\n\t.tbls = {\n\t\t.serdes\t\t= ipq8074_pcie_gen3_serdes_tbl,\n\t\t.serdes_num\t= ARRAY_SIZE(ipq8074_pcie_gen3_serdes_tbl),\n\t\t.tx\t\t= ipq8074_pcie_gen3_tx_tbl,\n\t\t.tx_num\t\t= ARRAY_SIZE(ipq8074_pcie_gen3_tx_tbl),\n\t\t.rx\t\t= ipq8074_pcie_gen3_rx_tbl,\n\t\t.rx_num\t\t= ARRAY_SIZE(ipq8074_pcie_gen3_rx_tbl),\n\t\t.pcs\t\t= ipq8074_pcie_gen3_pcs_tbl,\n\t\t.pcs_num\t= ARRAY_SIZE(ipq8074_pcie_gen3_pcs_tbl),\n\t\t.pcs_misc\t= ipq8074_pcie_gen3_pcs_misc_tbl,\n\t\t.pcs_misc_num\t= ARRAY_SIZE(ipq8074_pcie_gen3_pcs_misc_tbl),\n\t},\n\t.reset_list\t\t= ipq8074_pciephy_reset_l,\n\t.num_resets\t\t= ARRAY_SIZE(ipq8074_pciephy_reset_l),\n\t.vreg_list\t\t= NULL,\n\t.num_vregs\t\t= 0,\n\t.regs\t\t\t= pciephy_v4_regs_layout,\n\n\t.pwrdn_ctrl\t\t= SW_PWRDN | REFCLK_DRV_DSBL,\n\t.phy_status\t\t= PHYSTATUS,\n\n\t.pipe_clock_rate\t= 250000000,\n};\n\nstatic const struct qmp_phy_cfg ipq6018_pciephy_cfg = {\n\t.lanes\t\t\t= 1,\n\n\t.offsets\t\t= &qmp_pcie_offsets_v4x1,\n\n\t.tbls = {\n\t\t.serdes\t\t= ipq6018_pcie_serdes_tbl,\n\t\t.serdes_num\t= ARRAY_SIZE(ipq6018_pcie_serdes_tbl),\n\t\t.tx\t\t= ipq6018_pcie_tx_tbl,\n\t\t.tx_num\t\t= ARRAY_SIZE(ipq6018_pcie_tx_tbl),\n\t\t.rx\t\t= ipq6018_pcie_rx_tbl,\n\t\t.rx_num\t\t= ARRAY_SIZE(ipq6018_pcie_rx_tbl),\n\t\t.pcs\t\t= ipq6018_pcie_pcs_tbl,\n\t\t.pcs_num\t= ARRAY_SIZE(ipq6018_pcie_pcs_tbl),\n\t\t.pcs_misc\t= ipq6018_pcie_pcs_misc_tbl,\n\t\t.pcs_misc_num\t= ARRAY_SIZE(ipq6018_pcie_pcs_misc_tbl),\n\t},\n\t.reset_list\t\t= ipq8074_pciephy_reset_l,\n\t.num_resets\t\t= ARRAY_SIZE(ipq8074_pciephy_reset_l),\n\t.vreg_list\t\t= NULL,\n\t.num_vregs\t\t= 0,\n\t.regs\t\t\t= pciephy_v4_regs_layout,\n\n\t.pwrdn_ctrl\t\t= SW_PWRDN | REFCLK_DRV_DSBL,\n\t.phy_status\t\t= PHYSTATUS,\n};\n\nstatic const struct qmp_phy_cfg sdm845_qmp_pciephy_cfg = {\n\t.lanes\t\t\t= 1,\n\n\t.offsets\t\t= &qmp_pcie_offsets_v3,\n\n\t.tbls = {\n\t\t.serdes\t\t= sdm845_qmp_pcie_serdes_tbl,\n\t\t.serdes_num\t= ARRAY_SIZE(sdm845_qmp_pcie_serdes_tbl),\n\t\t.tx\t\t= sdm845_qmp_pcie_tx_tbl,\n\t\t.tx_num\t\t= ARRAY_SIZE(sdm845_qmp_pcie_tx_tbl),\n\t\t.rx\t\t= sdm845_qmp_pcie_rx_tbl,\n\t\t.rx_num\t\t= ARRAY_SIZE(sdm845_qmp_pcie_rx_tbl),\n\t\t.pcs\t\t= sdm845_qmp_pcie_pcs_tbl,\n\t\t.pcs_num\t= ARRAY_SIZE(sdm845_qmp_pcie_pcs_tbl),\n\t\t.pcs_misc\t= sdm845_qmp_pcie_pcs_misc_tbl,\n\t\t.pcs_misc_num\t= ARRAY_SIZE(sdm845_qmp_pcie_pcs_misc_tbl),\n\t},\n\t.reset_list\t\t= sdm845_pciephy_reset_l,\n\t.num_resets\t\t= ARRAY_SIZE(sdm845_pciephy_reset_l),\n\t.vreg_list\t\t= qmp_phy_vreg_l,\n\t.num_vregs\t\t= ARRAY_SIZE(qmp_phy_vreg_l),\n\t.regs\t\t\t= pciephy_v3_regs_layout,\n\n\t.pwrdn_ctrl\t\t= SW_PWRDN | REFCLK_DRV_DSBL,\n\t.phy_status\t\t= PHYSTATUS,\n};\n\nstatic const struct qmp_phy_cfg sdm845_qhp_pciephy_cfg = {\n\t.lanes\t\t\t= 1,\n\n\t.offsets\t\t= &qmp_pcie_offsets_qhp,\n\n\t.tbls = {\n\t\t.serdes\t\t= sdm845_qhp_pcie_serdes_tbl,\n\t\t.serdes_num\t= ARRAY_SIZE(sdm845_qhp_pcie_serdes_tbl),\n\t\t.tx\t\t= sdm845_qhp_pcie_tx_tbl,\n\t\t.tx_num\t\t= ARRAY_SIZE(sdm845_qhp_pcie_tx_tbl),\n\t\t.pcs\t\t= sdm845_qhp_pcie_pcs_tbl,\n\t\t.pcs_num\t= ARRAY_SIZE(sdm845_qhp_pcie_pcs_tbl),\n\t},\n\t.reset_list\t\t= sdm845_pciephy_reset_l,\n\t.num_resets\t\t= ARRAY_SIZE(sdm845_pciephy_reset_l),\n\t.vreg_list\t\t= qmp_phy_vreg_l,\n\t.num_vregs\t\t= ARRAY_SIZE(qmp_phy_vreg_l),\n\t.regs\t\t\t= sdm845_qhp_pciephy_regs_layout,\n\n\t.pwrdn_ctrl\t\t= SW_PWRDN | REFCLK_DRV_DSBL,\n\t.phy_status\t\t= PHYSTATUS,\n};\n\nstatic const struct qmp_phy_cfg sm8250_qmp_gen3x1_pciephy_cfg = {\n\t.lanes\t\t\t= 1,\n\n\t.offsets\t\t= &qmp_pcie_offsets_v4x1,\n\n\t.tbls = {\n\t\t.serdes\t\t= sm8250_qmp_pcie_serdes_tbl,\n\t\t.serdes_num\t= ARRAY_SIZE(sm8250_qmp_pcie_serdes_tbl),\n\t\t.tx\t\t= sm8250_qmp_pcie_tx_tbl,\n\t\t.tx_num\t\t= ARRAY_SIZE(sm8250_qmp_pcie_tx_tbl),\n\t\t.rx\t\t= sm8250_qmp_pcie_rx_tbl,\n\t\t.rx_num\t\t= ARRAY_SIZE(sm8250_qmp_pcie_rx_tbl),\n\t\t.pcs\t\t= sm8250_qmp_pcie_pcs_tbl,\n\t\t.pcs_num\t= ARRAY_SIZE(sm8250_qmp_pcie_pcs_tbl),\n\t\t.pcs_misc\t= sm8250_qmp_pcie_pcs_misc_tbl,\n\t\t.pcs_misc_num\t= ARRAY_SIZE(sm8250_qmp_pcie_pcs_misc_tbl),\n\t},\n\t.tbls_rc = &(const struct qmp_phy_cfg_tbls) {\n\t\t.serdes\t\t= sm8250_qmp_gen3x1_pcie_serdes_tbl,\n\t\t.serdes_num\t= ARRAY_SIZE(sm8250_qmp_gen3x1_pcie_serdes_tbl),\n\t\t.rx\t\t= sm8250_qmp_gen3x1_pcie_rx_tbl,\n\t\t.rx_num\t\t= ARRAY_SIZE(sm8250_qmp_gen3x1_pcie_rx_tbl),\n\t\t.pcs\t\t= sm8250_qmp_gen3x1_pcie_pcs_tbl,\n\t\t.pcs_num\t= ARRAY_SIZE(sm8250_qmp_gen3x1_pcie_pcs_tbl),\n\t\t.pcs_misc\t= sm8250_qmp_gen3x1_pcie_pcs_misc_tbl,\n\t\t.pcs_misc_num\t= ARRAY_SIZE(sm8250_qmp_gen3x1_pcie_pcs_misc_tbl),\n\t},\n\t.reset_list\t\t= sdm845_pciephy_reset_l,\n\t.num_resets\t\t= ARRAY_SIZE(sdm845_pciephy_reset_l),\n\t.vreg_list\t\t= qmp_phy_vreg_l,\n\t.num_vregs\t\t= ARRAY_SIZE(qmp_phy_vreg_l),\n\t.regs\t\t\t= pciephy_v4_regs_layout,\n\n\t.pwrdn_ctrl\t\t= SW_PWRDN | REFCLK_DRV_DSBL,\n\t.phy_status\t\t= PHYSTATUS,\n};\n\nstatic const struct qmp_phy_cfg sm8250_qmp_gen3x2_pciephy_cfg = {\n\t.lanes\t\t\t= 2,\n\n\t.offsets\t\t= &qmp_pcie_offsets_v4x2,\n\n\t.tbls = {\n\t\t.serdes\t\t= sm8250_qmp_pcie_serdes_tbl,\n\t\t.serdes_num\t= ARRAY_SIZE(sm8250_qmp_pcie_serdes_tbl),\n\t\t.tx\t\t= sm8250_qmp_pcie_tx_tbl,\n\t\t.tx_num\t\t= ARRAY_SIZE(sm8250_qmp_pcie_tx_tbl),\n\t\t.rx\t\t= sm8250_qmp_pcie_rx_tbl,\n\t\t.rx_num\t\t= ARRAY_SIZE(sm8250_qmp_pcie_rx_tbl),\n\t\t.pcs\t\t= sm8250_qmp_pcie_pcs_tbl,\n\t\t.pcs_num\t= ARRAY_SIZE(sm8250_qmp_pcie_pcs_tbl),\n\t\t.pcs_misc\t= sm8250_qmp_pcie_pcs_misc_tbl,\n\t\t.pcs_misc_num\t= ARRAY_SIZE(sm8250_qmp_pcie_pcs_misc_tbl),\n\t},\n\t.tbls_rc = &(const struct qmp_phy_cfg_tbls) {\n\t\t.tx\t\t= sm8250_qmp_gen3x2_pcie_tx_tbl,\n\t\t.tx_num\t\t= ARRAY_SIZE(sm8250_qmp_gen3x2_pcie_tx_tbl),\n\t\t.rx\t\t= sm8250_qmp_gen3x2_pcie_rx_tbl,\n\t\t.rx_num\t\t= ARRAY_SIZE(sm8250_qmp_gen3x2_pcie_rx_tbl),\n\t\t.pcs\t\t= sm8250_qmp_gen3x2_pcie_pcs_tbl,\n\t\t.pcs_num\t= ARRAY_SIZE(sm8250_qmp_gen3x2_pcie_pcs_tbl),\n\t\t.pcs_misc\t= sm8250_qmp_gen3x2_pcie_pcs_misc_tbl,\n\t\t.pcs_misc_num\t= ARRAY_SIZE(sm8250_qmp_gen3x2_pcie_pcs_misc_tbl),\n\t},\n\t.reset_list\t\t= sdm845_pciephy_reset_l,\n\t.num_resets\t\t= ARRAY_SIZE(sdm845_pciephy_reset_l),\n\t.vreg_list\t\t= qmp_phy_vreg_l,\n\t.num_vregs\t\t= ARRAY_SIZE(qmp_phy_vreg_l),\n\t.regs\t\t\t= pciephy_v4_regs_layout,\n\n\t.pwrdn_ctrl\t\t= SW_PWRDN | REFCLK_DRV_DSBL,\n\t.phy_status\t\t= PHYSTATUS,\n};\n\nstatic const struct qmp_phy_cfg msm8998_pciephy_cfg = {\n\t.lanes\t\t\t= 1,\n\n\t.offsets\t\t= &qmp_pcie_offsets_v3,\n\n\t.tbls = {\n\t\t.serdes\t\t= msm8998_pcie_serdes_tbl,\n\t\t.serdes_num\t= ARRAY_SIZE(msm8998_pcie_serdes_tbl),\n\t\t.tx\t\t= msm8998_pcie_tx_tbl,\n\t\t.tx_num\t\t= ARRAY_SIZE(msm8998_pcie_tx_tbl),\n\t\t.rx\t\t= msm8998_pcie_rx_tbl,\n\t\t.rx_num\t\t= ARRAY_SIZE(msm8998_pcie_rx_tbl),\n\t\t.pcs\t\t= msm8998_pcie_pcs_tbl,\n\t\t.pcs_num\t= ARRAY_SIZE(msm8998_pcie_pcs_tbl),\n\t},\n\t.reset_list\t\t= ipq8074_pciephy_reset_l,\n\t.num_resets\t\t= ARRAY_SIZE(ipq8074_pciephy_reset_l),\n\t.vreg_list\t\t= qmp_phy_vreg_l,\n\t.num_vregs\t\t= ARRAY_SIZE(qmp_phy_vreg_l),\n\t.regs\t\t\t= pciephy_v3_regs_layout,\n\n\t.pwrdn_ctrl\t\t= SW_PWRDN | REFCLK_DRV_DSBL,\n\t.phy_status\t\t= PHYSTATUS,\n\n\t.skip_start_delay\t= true,\n};\n\nstatic const struct qmp_phy_cfg sc8180x_pciephy_cfg = {\n\t.lanes\t\t\t= 2,\n\n\t.offsets\t\t= &qmp_pcie_offsets_v4x2,\n\n\t.tbls = {\n\t\t.serdes\t\t= sc8180x_qmp_pcie_serdes_tbl,\n\t\t.serdes_num\t= ARRAY_SIZE(sc8180x_qmp_pcie_serdes_tbl),\n\t\t.tx\t\t= sc8180x_qmp_pcie_tx_tbl,\n\t\t.tx_num\t\t= ARRAY_SIZE(sc8180x_qmp_pcie_tx_tbl),\n\t\t.rx\t\t= sc8180x_qmp_pcie_rx_tbl,\n\t\t.rx_num\t\t= ARRAY_SIZE(sc8180x_qmp_pcie_rx_tbl),\n\t\t.pcs\t\t= sc8180x_qmp_pcie_pcs_tbl,\n\t\t.pcs_num\t= ARRAY_SIZE(sc8180x_qmp_pcie_pcs_tbl),\n\t\t.pcs_misc\t= sc8180x_qmp_pcie_pcs_misc_tbl,\n\t\t.pcs_misc_num\t= ARRAY_SIZE(sc8180x_qmp_pcie_pcs_misc_tbl),\n\t},\n\t.reset_list\t\t= sdm845_pciephy_reset_l,\n\t.num_resets\t\t= ARRAY_SIZE(sdm845_pciephy_reset_l),\n\t.vreg_list\t\t= qmp_phy_vreg_l,\n\t.num_vregs\t\t= ARRAY_SIZE(qmp_phy_vreg_l),\n\t.regs\t\t\t= pciephy_v4_regs_layout,\n\n\t.pwrdn_ctrl\t\t= SW_PWRDN | REFCLK_DRV_DSBL,\n\t.phy_status\t\t= PHYSTATUS,\n};\n\nstatic const struct qmp_phy_cfg sc8280xp_qmp_gen3x1_pciephy_cfg = {\n\t.lanes\t\t\t= 1,\n\n\t.offsets\t\t= &qmp_pcie_offsets_v5,\n\n\t.tbls = {\n\t\t.serdes\t\t= sc8280xp_qmp_pcie_serdes_tbl,\n\t\t.serdes_num\t= ARRAY_SIZE(sc8280xp_qmp_pcie_serdes_tbl),\n\t\t.tx\t\t= sc8280xp_qmp_gen3x1_pcie_tx_tbl,\n\t\t.tx_num\t\t= ARRAY_SIZE(sc8280xp_qmp_gen3x1_pcie_tx_tbl),\n\t\t.rx\t\t= sc8280xp_qmp_gen3x1_pcie_rx_tbl,\n\t\t.rx_num\t\t= ARRAY_SIZE(sc8280xp_qmp_gen3x1_pcie_rx_tbl),\n\t\t.pcs\t\t= sc8280xp_qmp_gen3x1_pcie_pcs_tbl,\n\t\t.pcs_num\t= ARRAY_SIZE(sc8280xp_qmp_gen3x1_pcie_pcs_tbl),\n\t\t.pcs_misc\t= sc8280xp_qmp_gen3x1_pcie_pcs_misc_tbl,\n\t\t.pcs_misc_num\t= ARRAY_SIZE(sc8280xp_qmp_gen3x1_pcie_pcs_misc_tbl),\n\t},\n\n\t.tbls_rc = &(const struct qmp_phy_cfg_tbls) {\n\t\t.serdes\t\t= sc8280xp_qmp_gen3x1_pcie_rc_serdes_tbl,\n\t\t.serdes_num\t= ARRAY_SIZE(sc8280xp_qmp_gen3x1_pcie_rc_serdes_tbl),\n\t},\n\n\t.reset_list\t\t= sdm845_pciephy_reset_l,\n\t.num_resets\t\t= ARRAY_SIZE(sdm845_pciephy_reset_l),\n\t.vreg_list\t\t= qmp_phy_vreg_l,\n\t.num_vregs\t\t= ARRAY_SIZE(qmp_phy_vreg_l),\n\t.regs\t\t\t= pciephy_v5_regs_layout,\n\n\t.pwrdn_ctrl\t\t= SW_PWRDN | REFCLK_DRV_DSBL,\n\t.phy_status\t\t= PHYSTATUS,\n};\n\nstatic const struct qmp_phy_cfg sc8280xp_qmp_gen3x2_pciephy_cfg = {\n\t.lanes\t\t\t= 2,\n\n\t.offsets\t\t= &qmp_pcie_offsets_v5,\n\n\t.tbls = {\n\t\t.serdes\t\t= sc8280xp_qmp_pcie_serdes_tbl,\n\t\t.serdes_num\t= ARRAY_SIZE(sc8280xp_qmp_pcie_serdes_tbl),\n\t\t.tx\t\t= sc8280xp_qmp_gen3x2_pcie_tx_tbl,\n\t\t.tx_num\t\t= ARRAY_SIZE(sc8280xp_qmp_gen3x2_pcie_tx_tbl),\n\t\t.rx\t\t= sc8280xp_qmp_gen3x2_pcie_rx_tbl,\n\t\t.rx_num\t\t= ARRAY_SIZE(sc8280xp_qmp_gen3x2_pcie_rx_tbl),\n\t\t.pcs\t\t= sc8280xp_qmp_gen3x2_pcie_pcs_tbl,\n\t\t.pcs_num\t= ARRAY_SIZE(sc8280xp_qmp_gen3x2_pcie_pcs_tbl),\n\t\t.pcs_misc\t= sc8280xp_qmp_gen3x2_pcie_pcs_misc_tbl,\n\t\t.pcs_misc_num\t= ARRAY_SIZE(sc8280xp_qmp_gen3x2_pcie_pcs_misc_tbl),\n\t},\n\n\t.tbls_rc = &(const struct qmp_phy_cfg_tbls) {\n\t\t.serdes\t\t= sc8280xp_qmp_gen3x2_pcie_rc_serdes_tbl,\n\t\t.serdes_num\t= ARRAY_SIZE(sc8280xp_qmp_gen3x2_pcie_rc_serdes_tbl),\n\t},\n\n\t.reset_list\t\t= sdm845_pciephy_reset_l,\n\t.num_resets\t\t= ARRAY_SIZE(sdm845_pciephy_reset_l),\n\t.vreg_list\t\t= qmp_phy_vreg_l,\n\t.num_vregs\t\t= ARRAY_SIZE(qmp_phy_vreg_l),\n\t.regs\t\t\t= pciephy_v5_regs_layout,\n\n\t.pwrdn_ctrl\t\t= SW_PWRDN | REFCLK_DRV_DSBL,\n\t.phy_status\t\t= PHYSTATUS,\n};\n\nstatic const struct qmp_phy_cfg sc8280xp_qmp_gen3x4_pciephy_cfg = {\n\t.lanes\t\t\t= 4,\n\n\t.offsets\t\t= &qmp_pcie_offsets_v5,\n\n\t.tbls = {\n\t\t.serdes\t\t= sc8280xp_qmp_pcie_serdes_tbl,\n\t\t.serdes_num\t= ARRAY_SIZE(sc8280xp_qmp_pcie_serdes_tbl),\n\t\t.tx\t\t= sc8280xp_qmp_gen3x2_pcie_tx_tbl,\n\t\t.tx_num\t\t= ARRAY_SIZE(sc8280xp_qmp_gen3x2_pcie_tx_tbl),\n\t\t.rx\t\t= sc8280xp_qmp_gen3x2_pcie_rx_tbl,\n\t\t.rx_num\t\t= ARRAY_SIZE(sc8280xp_qmp_gen3x2_pcie_rx_tbl),\n\t\t.pcs\t\t= sc8280xp_qmp_gen3x2_pcie_pcs_tbl,\n\t\t.pcs_num\t= ARRAY_SIZE(sc8280xp_qmp_gen3x2_pcie_pcs_tbl),\n\t\t.pcs_misc\t= sc8280xp_qmp_gen3x2_pcie_pcs_misc_tbl,\n\t\t.pcs_misc_num\t= ARRAY_SIZE(sc8280xp_qmp_gen3x2_pcie_pcs_misc_tbl),\n\t},\n\n\t.tbls_rc = &(const struct qmp_phy_cfg_tbls) {\n\t\t.serdes\t\t= sc8280xp_qmp_gen3x2_pcie_rc_serdes_tbl,\n\t\t.serdes_num\t= ARRAY_SIZE(sc8280xp_qmp_gen3x2_pcie_rc_serdes_tbl),\n\t},\n\n\t.serdes_4ln_tbl\t\t= sc8280xp_qmp_gen3x4_pcie_serdes_4ln_tbl,\n\t.serdes_4ln_num\t\t= ARRAY_SIZE(sc8280xp_qmp_gen3x4_pcie_serdes_4ln_tbl),\n\n\t.reset_list\t\t= sdm845_pciephy_reset_l,\n\t.num_resets\t\t= ARRAY_SIZE(sdm845_pciephy_reset_l),\n\t.vreg_list\t\t= qmp_phy_vreg_l,\n\t.num_vregs\t\t= ARRAY_SIZE(qmp_phy_vreg_l),\n\t.regs\t\t\t= pciephy_v5_regs_layout,\n\n\t.pwrdn_ctrl\t\t= SW_PWRDN | REFCLK_DRV_DSBL,\n\t.phy_status\t\t= PHYSTATUS,\n};\n\nstatic const struct qmp_phy_cfg sdx55_qmp_pciephy_cfg = {\n\t.lanes\t\t\t= 2,\n\n\t.offsets\t\t= &qmp_pcie_offsets_v4_20,\n\n\t.tbls = {\n\t\t.serdes\t\t= sdx55_qmp_pcie_serdes_tbl,\n\t\t.serdes_num\t= ARRAY_SIZE(sdx55_qmp_pcie_serdes_tbl),\n\t\t.tx\t\t= sdx55_qmp_pcie_tx_tbl,\n\t\t.tx_num\t\t= ARRAY_SIZE(sdx55_qmp_pcie_tx_tbl),\n\t\t.rx\t\t= sdx55_qmp_pcie_rx_tbl,\n\t\t.rx_num\t\t= ARRAY_SIZE(sdx55_qmp_pcie_rx_tbl),\n\t\t.pcs\t\t= sdx55_qmp_pcie_pcs_tbl,\n\t\t.pcs_num\t= ARRAY_SIZE(sdx55_qmp_pcie_pcs_tbl),\n\t\t.pcs_misc\t= sdx55_qmp_pcie_pcs_misc_tbl,\n\t\t.pcs_misc_num\t= ARRAY_SIZE(sdx55_qmp_pcie_pcs_misc_tbl),\n\t},\n\n\t.tbls_rc = &(const struct qmp_phy_cfg_tbls) {\n\t\t.serdes\t\t= sdx55_qmp_pcie_rc_serdes_tbl,\n\t\t.serdes_num\t= ARRAY_SIZE(sdx55_qmp_pcie_rc_serdes_tbl),\n\t\t.pcs_misc\t= sdx55_qmp_pcie_rc_pcs_misc_tbl,\n\t\t.pcs_misc_num\t= ARRAY_SIZE(sdx55_qmp_pcie_rc_pcs_misc_tbl),\n\t},\n\n\t.tbls_ep = &(const struct qmp_phy_cfg_tbls) {\n\t\t.serdes\t\t= sdx55_qmp_pcie_ep_serdes_tbl,\n\t\t.serdes_num\t= ARRAY_SIZE(sdx55_qmp_pcie_ep_serdes_tbl),\n\t\t.pcs_misc\t= sdx55_qmp_pcie_ep_pcs_misc_tbl,\n\t\t.pcs_misc_num\t= ARRAY_SIZE(sdx55_qmp_pcie_ep_pcs_misc_tbl),\n\t},\n\n\t.reset_list\t\t= sdm845_pciephy_reset_l,\n\t.num_resets\t\t= ARRAY_SIZE(sdm845_pciephy_reset_l),\n\t.vreg_list\t\t= qmp_phy_vreg_l,\n\t.num_vregs\t\t= ARRAY_SIZE(qmp_phy_vreg_l),\n\t.regs\t\t\t= pciephy_v4_regs_layout,\n\n\t.pwrdn_ctrl\t\t= SW_PWRDN | REFCLK_DRV_DSBL,\n\t.phy_status\t\t= PHYSTATUS_4_20,\n};\n\nstatic const struct qmp_phy_cfg sm8350_qmp_gen3x1_pciephy_cfg = {\n\t.lanes\t\t\t= 1,\n\n\t.offsets\t\t= &qmp_pcie_offsets_v5,\n\n\t.tbls = {\n\t\t.serdes\t\t= sm8450_qmp_gen3_pcie_serdes_tbl,\n\t\t.serdes_num\t= ARRAY_SIZE(sm8450_qmp_gen3_pcie_serdes_tbl),\n\t\t.tx\t\t= sm8350_qmp_gen3x1_pcie_tx_tbl,\n\t\t.tx_num\t\t= ARRAY_SIZE(sm8350_qmp_gen3x1_pcie_tx_tbl),\n\t\t.rx\t\t= sm8450_qmp_gen3_pcie_rx_tbl,\n\t\t.rx_num\t\t= ARRAY_SIZE(sm8450_qmp_gen3_pcie_rx_tbl),\n\t\t.pcs\t\t= sm8450_qmp_gen3_pcie_pcs_tbl,\n\t\t.pcs_num\t= ARRAY_SIZE(sm8450_qmp_gen3_pcie_pcs_tbl),\n\t\t.pcs_misc\t= sm8450_qmp_gen3x1_pcie_pcs_misc_tbl,\n\t\t.pcs_misc_num\t= ARRAY_SIZE(sm8450_qmp_gen3x1_pcie_pcs_misc_tbl),\n\t},\n\n\t.tbls_rc = &(const struct qmp_phy_cfg_tbls) {\n\t\t.serdes\t\t= sm8450_qmp_gen3x1_pcie_rc_serdes_tbl,\n\t\t.serdes_num\t= ARRAY_SIZE(sm8450_qmp_gen3x1_pcie_rc_serdes_tbl),\n\t\t.rx\t\t= sm8350_qmp_gen3x1_pcie_rc_rx_tbl,\n\t\t.rx_num\t\t= ARRAY_SIZE(sm8350_qmp_gen3x1_pcie_rc_rx_tbl),\n\t},\n\n\t.reset_list\t\t= sdm845_pciephy_reset_l,\n\t.num_resets\t\t= ARRAY_SIZE(sdm845_pciephy_reset_l),\n\t.vreg_list\t\t= qmp_phy_vreg_l,\n\t.num_vregs\t\t= ARRAY_SIZE(qmp_phy_vreg_l),\n\t.regs\t\t\t= pciephy_v5_regs_layout,\n\n\t.pwrdn_ctrl\t\t= SW_PWRDN | REFCLK_DRV_DSBL,\n\t.phy_status\t\t= PHYSTATUS,\n};\n\nstatic const struct qmp_phy_cfg sm8350_qmp_gen3x2_pciephy_cfg = {\n\t.lanes\t\t\t= 2,\n\n\t.offsets\t\t= &qmp_pcie_offsets_v5,\n\n\t.tbls = {\n\t\t.serdes\t\t= sm8450_qmp_gen3_pcie_serdes_tbl,\n\t\t.serdes_num\t= ARRAY_SIZE(sm8450_qmp_gen3_pcie_serdes_tbl),\n\t\t.tx\t\t= sm8350_qmp_gen3x2_pcie_tx_tbl,\n\t\t.tx_num\t\t= ARRAY_SIZE(sm8350_qmp_gen3x2_pcie_tx_tbl),\n\t\t.rx\t\t= sm8450_qmp_gen3_pcie_rx_tbl,\n\t\t.rx_num\t\t= ARRAY_SIZE(sm8450_qmp_gen3_pcie_rx_tbl),\n\t\t.pcs\t\t= sm8450_qmp_gen3_pcie_pcs_tbl,\n\t\t.pcs_num\t= ARRAY_SIZE(sm8450_qmp_gen3_pcie_pcs_tbl),\n\t\t.pcs_misc\t= sc8280xp_qmp_gen3x2_pcie_pcs_misc_tbl,\n\t\t.pcs_misc_num\t= ARRAY_SIZE(sc8280xp_qmp_gen3x2_pcie_pcs_misc_tbl),\n\t},\n\n\t.tbls_rc = &(const struct qmp_phy_cfg_tbls) {\n\t\t.rx\t\t= sm8350_qmp_gen3x2_pcie_rc_rx_tbl,\n\t\t.rx_num\t\t= ARRAY_SIZE(sm8350_qmp_gen3x2_pcie_rc_rx_tbl),\n\t\t.pcs\t\t= sm8350_qmp_gen3x2_pcie_rc_pcs_tbl,\n\t\t.pcs_num\t= ARRAY_SIZE(sm8350_qmp_gen3x2_pcie_rc_pcs_tbl),\n\t},\n\n\t.reset_list\t\t= sdm845_pciephy_reset_l,\n\t.num_resets\t\t= ARRAY_SIZE(sdm845_pciephy_reset_l),\n\t.vreg_list\t\t= qmp_phy_vreg_l,\n\t.num_vregs\t\t= ARRAY_SIZE(qmp_phy_vreg_l),\n\t.regs\t\t\t= pciephy_v5_regs_layout,\n\n\t.pwrdn_ctrl\t\t= SW_PWRDN | REFCLK_DRV_DSBL,\n\t.phy_status\t\t= PHYSTATUS,\n};\n\nstatic const struct qmp_phy_cfg sdx65_qmp_pciephy_cfg = {\n\t.lanes                  = 2,\n\n\t.offsets\t\t= &qmp_pcie_offsets_v6_20,\n\n\t.tbls = {\n\t\t\t.serdes         = sdx65_qmp_pcie_serdes_tbl,\n\t\t\t.serdes_num     = ARRAY_SIZE(sdx65_qmp_pcie_serdes_tbl),\n\t\t\t.tx             = sdx65_qmp_pcie_tx_tbl,\n\t\t\t.tx_num         = ARRAY_SIZE(sdx65_qmp_pcie_tx_tbl),\n\t\t\t.rx             = sdx65_qmp_pcie_rx_tbl,\n\t\t\t.rx_num         = ARRAY_SIZE(sdx65_qmp_pcie_rx_tbl),\n\t\t\t.pcs            = sdx65_qmp_pcie_pcs_tbl,\n\t\t\t.pcs_num        = ARRAY_SIZE(sdx65_qmp_pcie_pcs_tbl),\n\t\t\t.pcs_misc       = sdx65_qmp_pcie_pcs_misc_tbl,\n\t\t\t.pcs_misc_num   = ARRAY_SIZE(sdx65_qmp_pcie_pcs_misc_tbl),\n\t\t},\n\t.reset_list             = sdm845_pciephy_reset_l,\n\t.num_resets             = ARRAY_SIZE(sdm845_pciephy_reset_l),\n\t.vreg_list              = qmp_phy_vreg_l,\n\t.num_vregs              = ARRAY_SIZE(qmp_phy_vreg_l),\n\t.regs                   = pciephy_v5_regs_layout,\n\n\t.pwrdn_ctrl             = SW_PWRDN,\n\t.phy_status             = PHYSTATUS_4_20,\n};\n\nstatic const struct qmp_phy_cfg sm8450_qmp_gen3x1_pciephy_cfg = {\n\t.lanes\t\t\t= 1,\n\n\t.offsets\t\t= &qmp_pcie_offsets_v5,\n\n\t.tbls = {\n\t\t.serdes\t\t= sm8450_qmp_gen3_pcie_serdes_tbl,\n\t\t.serdes_num\t= ARRAY_SIZE(sm8450_qmp_gen3_pcie_serdes_tbl),\n\t\t.tx\t\t= sm8450_qmp_gen3x1_pcie_tx_tbl,\n\t\t.tx_num\t\t= ARRAY_SIZE(sm8450_qmp_gen3x1_pcie_tx_tbl),\n\t\t.rx\t\t= sm8450_qmp_gen3_pcie_rx_tbl,\n\t\t.rx_num\t\t= ARRAY_SIZE(sm8450_qmp_gen3_pcie_rx_tbl),\n\t\t.pcs\t\t= sm8450_qmp_gen3_pcie_pcs_tbl,\n\t\t.pcs_num\t= ARRAY_SIZE(sm8450_qmp_gen3_pcie_pcs_tbl),\n\t\t.pcs_misc\t= sm8450_qmp_gen3x1_pcie_pcs_misc_tbl,\n\t\t.pcs_misc_num\t= ARRAY_SIZE(sm8450_qmp_gen3x1_pcie_pcs_misc_tbl),\n\t},\n\n\t.tbls_rc = &(const struct qmp_phy_cfg_tbls) {\n\t\t.serdes\t\t= sm8450_qmp_gen3x1_pcie_rc_serdes_tbl,\n\t\t.serdes_num\t= ARRAY_SIZE(sm8450_qmp_gen3x1_pcie_rc_serdes_tbl),\n\t\t.rx\t\t= sm8450_qmp_gen3x1_pcie_rc_rx_tbl,\n\t\t.rx_num\t\t= ARRAY_SIZE(sm8450_qmp_gen3x1_pcie_rc_rx_tbl),\n\t},\n\n\t.reset_list\t\t= sdm845_pciephy_reset_l,\n\t.num_resets\t\t= ARRAY_SIZE(sdm845_pciephy_reset_l),\n\t.vreg_list\t\t= qmp_phy_vreg_l,\n\t.num_vregs\t\t= ARRAY_SIZE(qmp_phy_vreg_l),\n\t.regs\t\t\t= pciephy_v5_regs_layout,\n\n\t.pwrdn_ctrl\t\t= SW_PWRDN | REFCLK_DRV_DSBL,\n\t.phy_status\t\t= PHYSTATUS,\n};\n\nstatic const struct qmp_phy_cfg sm8450_qmp_gen4x2_pciephy_cfg = {\n\t.lanes\t\t\t= 2,\n\n\t.offsets\t\t= &qmp_pcie_offsets_v5_20,\n\n\t.tbls = {\n\t\t.serdes\t\t= sm8450_qmp_gen4x2_pcie_serdes_tbl,\n\t\t.serdes_num\t= ARRAY_SIZE(sm8450_qmp_gen4x2_pcie_serdes_tbl),\n\t\t.tx\t\t= sm8450_qmp_gen4x2_pcie_tx_tbl,\n\t\t.tx_num\t\t= ARRAY_SIZE(sm8450_qmp_gen4x2_pcie_tx_tbl),\n\t\t.rx\t\t= sm8450_qmp_gen4x2_pcie_rx_tbl,\n\t\t.rx_num\t\t= ARRAY_SIZE(sm8450_qmp_gen4x2_pcie_rx_tbl),\n\t\t.pcs\t\t= sm8450_qmp_gen4x2_pcie_pcs_tbl,\n\t\t.pcs_num\t= ARRAY_SIZE(sm8450_qmp_gen4x2_pcie_pcs_tbl),\n\t\t.pcs_misc\t= sm8450_qmp_gen4x2_pcie_pcs_misc_tbl,\n\t\t.pcs_misc_num\t= ARRAY_SIZE(sm8450_qmp_gen4x2_pcie_pcs_misc_tbl),\n\t},\n\n\t.tbls_rc = &(const struct qmp_phy_cfg_tbls) {\n\t\t.serdes\t\t= sm8450_qmp_gen4x2_pcie_rc_serdes_tbl,\n\t\t.serdes_num\t= ARRAY_SIZE(sm8450_qmp_gen4x2_pcie_rc_serdes_tbl),\n\t\t.pcs_misc\t= sm8450_qmp_gen4x2_pcie_rc_pcs_misc_tbl,\n\t\t.pcs_misc_num\t= ARRAY_SIZE(sm8450_qmp_gen4x2_pcie_rc_pcs_misc_tbl),\n\t},\n\n\t.tbls_ep = &(const struct qmp_phy_cfg_tbls) {\n\t\t.serdes\t\t= sm8450_qmp_gen4x2_pcie_ep_serdes_tbl,\n\t\t.serdes_num\t= ARRAY_SIZE(sm8450_qmp_gen4x2_pcie_ep_serdes_tbl),\n\t\t.pcs_misc\t= sm8450_qmp_gen4x2_pcie_ep_pcs_misc_tbl,\n\t\t.pcs_misc_num\t= ARRAY_SIZE(sm8450_qmp_gen4x2_pcie_ep_pcs_misc_tbl),\n\t},\n\n\t.reset_list\t\t= sdm845_pciephy_reset_l,\n\t.num_resets\t\t= ARRAY_SIZE(sdm845_pciephy_reset_l),\n\t.vreg_list\t\t= qmp_phy_vreg_l,\n\t.num_vregs\t\t= ARRAY_SIZE(qmp_phy_vreg_l),\n\t.regs\t\t\t= pciephy_v5_regs_layout,\n\n\t.pwrdn_ctrl\t\t= SW_PWRDN | REFCLK_DRV_DSBL,\n\t.phy_status\t\t= PHYSTATUS_4_20,\n};\n\nstatic const struct qmp_phy_cfg sm8550_qmp_gen3x2_pciephy_cfg = {\n\t.lanes = 2,\n\n\t.offsets\t\t= &qmp_pcie_offsets_v5,\n\n\t.tbls = {\n\t\t.serdes\t\t= sm8550_qmp_gen3x2_pcie_serdes_tbl,\n\t\t.serdes_num\t= ARRAY_SIZE(sm8550_qmp_gen3x2_pcie_serdes_tbl),\n\t\t.tx\t\t= sm8550_qmp_gen3x2_pcie_tx_tbl,\n\t\t.tx_num\t\t= ARRAY_SIZE(sm8550_qmp_gen3x2_pcie_tx_tbl),\n\t\t.rx\t\t= sm8550_qmp_gen3x2_pcie_rx_tbl,\n\t\t.rx_num\t\t= ARRAY_SIZE(sm8550_qmp_gen3x2_pcie_rx_tbl),\n\t\t.pcs\t\t= sm8550_qmp_gen3x2_pcie_pcs_tbl,\n\t\t.pcs_num\t= ARRAY_SIZE(sm8550_qmp_gen3x2_pcie_pcs_tbl),\n\t\t.pcs_misc\t= sm8550_qmp_gen3x2_pcie_pcs_misc_tbl,\n\t\t.pcs_misc_num\t= ARRAY_SIZE(sm8550_qmp_gen3x2_pcie_pcs_misc_tbl),\n\t},\n\t.reset_list\t\t= sdm845_pciephy_reset_l,\n\t.num_resets\t\t= ARRAY_SIZE(sdm845_pciephy_reset_l),\n\t.vreg_list\t\t= qmp_phy_vreg_l,\n\t.num_vregs\t\t= ARRAY_SIZE(qmp_phy_vreg_l),\n\t.regs\t\t\t= pciephy_v5_regs_layout,\n\n\t.pwrdn_ctrl\t\t= SW_PWRDN | REFCLK_DRV_DSBL,\n\t.phy_status\t\t= PHYSTATUS,\n};\n\nstatic const struct qmp_phy_cfg sm8550_qmp_gen4x2_pciephy_cfg = {\n\t.lanes = 2,\n\n\t.offsets\t\t= &qmp_pcie_offsets_v6_20,\n\n\t.tbls = {\n\t\t.serdes\t\t\t= sm8550_qmp_gen4x2_pcie_serdes_tbl,\n\t\t.serdes_num\t\t= ARRAY_SIZE(sm8550_qmp_gen4x2_pcie_serdes_tbl),\n\t\t.tx\t\t\t= sm8550_qmp_gen4x2_pcie_tx_tbl,\n\t\t.tx_num\t\t\t= ARRAY_SIZE(sm8550_qmp_gen4x2_pcie_tx_tbl),\n\t\t.rx\t\t\t= sm8550_qmp_gen4x2_pcie_rx_tbl,\n\t\t.rx_num\t\t\t= ARRAY_SIZE(sm8550_qmp_gen4x2_pcie_rx_tbl),\n\t\t.pcs\t\t\t= sm8550_qmp_gen4x2_pcie_pcs_tbl,\n\t\t.pcs_num\t\t= ARRAY_SIZE(sm8550_qmp_gen4x2_pcie_pcs_tbl),\n\t\t.pcs_misc\t\t= sm8550_qmp_gen4x2_pcie_pcs_misc_tbl,\n\t\t.pcs_misc_num\t\t= ARRAY_SIZE(sm8550_qmp_gen4x2_pcie_pcs_misc_tbl),\n\t\t.ln_shrd\t\t= sm8550_qmp_gen4x2_pcie_ln_shrd_tbl,\n\t\t.ln_shrd_num\t\t= ARRAY_SIZE(sm8550_qmp_gen4x2_pcie_ln_shrd_tbl),\n\t},\n\t.reset_list\t\t= sdm845_pciephy_reset_l,\n\t.num_resets\t\t= ARRAY_SIZE(sdm845_pciephy_reset_l),\n\t.vreg_list\t\t= sm8550_qmp_phy_vreg_l,\n\t.num_vregs\t\t= ARRAY_SIZE(sm8550_qmp_phy_vreg_l),\n\t.regs\t\t\t= pciephy_v5_regs_layout,\n\n\t.pwrdn_ctrl\t\t= SW_PWRDN | REFCLK_DRV_DSBL,\n\t.phy_status\t\t= PHYSTATUS_4_20,\n\t.has_nocsr_reset\t= true,\n};\n\nstatic const struct qmp_phy_cfg sa8775p_qmp_gen4x2_pciephy_cfg = {\n\t.lanes\t\t\t= 2,\n\t.offsets\t\t= &qmp_pcie_offsets_v5_20,\n\n\t.tbls = {\n\t\t.serdes\t\t= sa8775p_qmp_gen4x2_pcie_serdes_alt_tbl,\n\t\t.serdes_num\t\t= ARRAY_SIZE(sa8775p_qmp_gen4x2_pcie_serdes_alt_tbl),\n\t\t.tx\t\t= sa8775p_qmp_gen4_pcie_tx_tbl,\n\t\t.tx_num\t\t= ARRAY_SIZE(sa8775p_qmp_gen4_pcie_tx_tbl),\n\t\t.rx\t\t= sa8775p_qmp_gen4x2_pcie_rx_alt_tbl,\n\t\t.rx_num\t\t= ARRAY_SIZE(sa8775p_qmp_gen4x2_pcie_rx_alt_tbl),\n\t\t.pcs\t\t= sa8775p_qmp_gen4x2_pcie_pcs_alt_tbl,\n\t\t.pcs_num\t\t= ARRAY_SIZE(sa8775p_qmp_gen4x2_pcie_pcs_alt_tbl),\n\t\t.pcs_misc\t\t= sa8775p_qmp_gen4_pcie_pcs_misc_tbl,\n\t\t.pcs_misc_num\t= ARRAY_SIZE(sa8775p_qmp_gen4_pcie_pcs_misc_tbl),\n\t},\n\n\t.tbls_rc = &(const struct qmp_phy_cfg_tbls) {\n\t\t.serdes\t\t= sa8775p_qmp_gen4x2_pcie_rc_serdes_alt_tbl,\n\t\t.serdes_num\t= ARRAY_SIZE(sa8775p_qmp_gen4x2_pcie_rc_serdes_alt_tbl),\n\t\t.pcs_misc\t= sa8775p_qmp_gen4_pcie_rc_pcs_misc_tbl,\n\t\t.pcs_misc_num\t= ARRAY_SIZE(sa8775p_qmp_gen4_pcie_rc_pcs_misc_tbl),\n\t},\n\n\t.reset_list\t\t= sdm845_pciephy_reset_l,\n\t.num_resets\t\t= ARRAY_SIZE(sdm845_pciephy_reset_l),\n\t.vreg_list\t\t= qmp_phy_vreg_l,\n\t.num_vregs\t\t= ARRAY_SIZE(qmp_phy_vreg_l),\n\t.regs\t\t\t= pciephy_v5_regs_layout,\n\n\t.pwrdn_ctrl\t\t= SW_PWRDN | REFCLK_DRV_DSBL,\n\t.phy_status\t\t= PHYSTATUS_4_20,\n};\n\nstatic const struct qmp_phy_cfg sa8775p_qmp_gen4x4_pciephy_cfg = {\n\t.lanes = 4,\n\t.offsets\t\t= &qmp_pcie_offsets_v5_30,\n\n\t.tbls = {\n\t\t.serdes\t\t= sa8775p_qmp_gen4x4_pcie_serdes_alt_tbl,\n\t\t.serdes_num\t\t= ARRAY_SIZE(sa8775p_qmp_gen4x4_pcie_serdes_alt_tbl),\n\t\t.tx\t\t= sa8775p_qmp_gen4_pcie_tx_tbl,\n\t\t.tx_num\t\t= ARRAY_SIZE(sa8775p_qmp_gen4_pcie_tx_tbl),\n\t\t.rx\t\t\t= sa8775p_qmp_gen4x4_pcie_rx_alt_tbl,\n\t\t.rx_num\t\t= ARRAY_SIZE(sa8775p_qmp_gen4x4_pcie_rx_alt_tbl),\n\t\t.pcs\t\t= sa8775p_qmp_gen4x4_pcie_pcs_alt_tbl,\n\t\t.pcs_num\t\t= ARRAY_SIZE(sa8775p_qmp_gen4x4_pcie_pcs_alt_tbl),\n\t\t.pcs_misc\t\t= sa8775p_qmp_gen4_pcie_pcs_misc_tbl,\n\t\t.pcs_misc_num\t= ARRAY_SIZE(sa8775p_qmp_gen4_pcie_pcs_misc_tbl),\n\t},\n\n\t.tbls_rc = &(const struct qmp_phy_cfg_tbls) {\n\t\t.serdes\t\t= sa8775p_qmp_gen4x4_pcie_rc_serdes_alt_tbl,\n\t\t.serdes_num\t= ARRAY_SIZE(sa8775p_qmp_gen4x4_pcie_rc_serdes_alt_tbl),\n\t\t.pcs_misc\t= sa8775p_qmp_gen4_pcie_rc_pcs_misc_tbl,\n\t\t.pcs_misc_num\t= ARRAY_SIZE(sa8775p_qmp_gen4_pcie_rc_pcs_misc_tbl),\n\t},\n\n\t.reset_list\t\t= sdm845_pciephy_reset_l,\n\t.num_resets\t\t= ARRAY_SIZE(sdm845_pciephy_reset_l),\n\t.vreg_list\t\t= qmp_phy_vreg_l,\n\t.num_vregs\t\t= ARRAY_SIZE(qmp_phy_vreg_l),\n\t.regs\t\t\t= pciephy_v5_regs_layout,\n\n\t.pwrdn_ctrl\t\t= SW_PWRDN | REFCLK_DRV_DSBL,\n\t.phy_status\t\t= PHYSTATUS_4_20,\n};\n\nstatic void qmp_pcie_configure_lane(void __iomem *base,\n\t\t\t\t\tconst struct qmp_phy_init_tbl tbl[],\n\t\t\t\t\tint num,\n\t\t\t\t\tu8 lane_mask)\n{\n\tint i;\n\tconst struct qmp_phy_init_tbl *t = tbl;\n\n\tif (!t)\n\t\treturn;\n\n\tfor (i = 0; i < num; i++, t++) {\n\t\tif (!(t->lane_mask & lane_mask))\n\t\t\tcontinue;\n\n\t\twritel(t->val, base + t->offset);\n\t}\n}\n\nstatic void qmp_pcie_configure(void __iomem *base,\n\t\t\t\t\tconst struct qmp_phy_init_tbl tbl[],\n\t\t\t\t\tint num)\n{\n\tqmp_pcie_configure_lane(base, tbl, num, 0xff);\n}\n\nstatic void qmp_pcie_init_port_b(struct qmp_pcie *qmp, const struct qmp_phy_cfg_tbls *tbls)\n{\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\tconst struct qmp_pcie_offsets *offs = cfg->offsets;\n\tvoid __iomem *tx3, *rx3, *tx4, *rx4;\n\n\ttx3 = qmp->port_b + offs->tx;\n\trx3 = qmp->port_b + offs->rx;\n\ttx4 = qmp->port_b + offs->tx2;\n\trx4 = qmp->port_b + offs->rx2;\n\n\tqmp_pcie_configure_lane(tx3, tbls->tx, tbls->tx_num, 1);\n\tqmp_pcie_configure_lane(rx3, tbls->rx, tbls->rx_num, 1);\n\n\tqmp_pcie_configure_lane(tx4, tbls->tx, tbls->tx_num, 2);\n\tqmp_pcie_configure_lane(rx4, tbls->rx, tbls->rx_num, 2);\n}\n\nstatic void qmp_pcie_init_registers(struct qmp_pcie *qmp, const struct qmp_phy_cfg_tbls *tbls)\n{\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\tvoid __iomem *serdes = qmp->serdes;\n\tvoid __iomem *tx = qmp->tx;\n\tvoid __iomem *rx = qmp->rx;\n\tvoid __iomem *tx2 = qmp->tx2;\n\tvoid __iomem *rx2 = qmp->rx2;\n\tvoid __iomem *pcs = qmp->pcs;\n\tvoid __iomem *pcs_misc = qmp->pcs_misc;\n\tvoid __iomem *ln_shrd = qmp->ln_shrd;\n\n\tif (!tbls)\n\t\treturn;\n\n\tqmp_pcie_configure(serdes, tbls->serdes, tbls->serdes_num);\n\n\tqmp_pcie_configure_lane(tx, tbls->tx, tbls->tx_num, 1);\n\tqmp_pcie_configure_lane(rx, tbls->rx, tbls->rx_num, 1);\n\n\tif (cfg->lanes >= 2) {\n\t\tqmp_pcie_configure_lane(tx2, tbls->tx, tbls->tx_num, 2);\n\t\tqmp_pcie_configure_lane(rx2, tbls->rx, tbls->rx_num, 2);\n\t}\n\n\tqmp_pcie_configure(pcs, tbls->pcs, tbls->pcs_num);\n\tqmp_pcie_configure(pcs_misc, tbls->pcs_misc, tbls->pcs_misc_num);\n\n\tif (cfg->lanes >= 4 && qmp->tcsr_4ln_config) {\n\t\tqmp_pcie_configure(serdes, cfg->serdes_4ln_tbl, cfg->serdes_4ln_num);\n\t\tqmp_pcie_init_port_b(qmp, tbls);\n\t}\n\n\tqmp_pcie_configure(ln_shrd, tbls->ln_shrd, tbls->ln_shrd_num);\n}\n\nstatic int qmp_pcie_init(struct phy *phy)\n{\n\tstruct qmp_pcie *qmp = phy_get_drvdata(phy);\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\tint ret;\n\n\tret = regulator_bulk_enable(cfg->num_vregs, qmp->vregs);\n\tif (ret) {\n\t\tdev_err(qmp->dev, \"failed to enable regulators, err=%d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tret = reset_control_bulk_assert(cfg->num_resets, qmp->resets);\n\tif (ret) {\n\t\tdev_err(qmp->dev, \"reset assert failed\\n\");\n\t\tgoto err_disable_regulators;\n\t}\n\n\tret = reset_control_assert(qmp->nocsr_reset);\n\tif (ret) {\n\t\tdev_err(qmp->dev, \"no-csr reset assert failed\\n\");\n\t\tgoto err_assert_reset;\n\t}\n\n\tusleep_range(200, 300);\n\n\tret = reset_control_bulk_deassert(cfg->num_resets, qmp->resets);\n\tif (ret) {\n\t\tdev_err(qmp->dev, \"reset deassert failed\\n\");\n\t\tgoto err_assert_reset;\n\t}\n\n\tret = clk_bulk_prepare_enable(ARRAY_SIZE(qmp_pciephy_clk_l), qmp->clks);\n\tif (ret)\n\t\tgoto err_assert_reset;\n\n\treturn 0;\n\nerr_assert_reset:\n\treset_control_bulk_assert(cfg->num_resets, qmp->resets);\nerr_disable_regulators:\n\tregulator_bulk_disable(cfg->num_vregs, qmp->vregs);\n\n\treturn ret;\n}\n\nstatic int qmp_pcie_exit(struct phy *phy)\n{\n\tstruct qmp_pcie *qmp = phy_get_drvdata(phy);\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\n\treset_control_bulk_assert(cfg->num_resets, qmp->resets);\n\n\tclk_bulk_disable_unprepare(ARRAY_SIZE(qmp_pciephy_clk_l), qmp->clks);\n\n\tregulator_bulk_disable(cfg->num_vregs, qmp->vregs);\n\n\treturn 0;\n}\n\nstatic int qmp_pcie_power_on(struct phy *phy)\n{\n\tstruct qmp_pcie *qmp = phy_get_drvdata(phy);\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\tconst struct qmp_phy_cfg_tbls *mode_tbls;\n\tvoid __iomem *pcs = qmp->pcs;\n\tvoid __iomem *status;\n\tunsigned int mask, val;\n\tint ret;\n\n\tqphy_setbits(pcs, cfg->regs[QPHY_PCS_POWER_DOWN_CONTROL],\n\t\t\tcfg->pwrdn_ctrl);\n\n\tif (qmp->mode == PHY_MODE_PCIE_RC)\n\t\tmode_tbls = cfg->tbls_rc;\n\telse\n\t\tmode_tbls = cfg->tbls_ep;\n\n\tqmp_pcie_init_registers(qmp, &cfg->tbls);\n\tqmp_pcie_init_registers(qmp, mode_tbls);\n\n\tret = clk_bulk_prepare_enable(qmp->num_pipe_clks, qmp->pipe_clks);\n\tif (ret)\n\t\treturn ret;\n\n\tret = reset_control_deassert(qmp->nocsr_reset);\n\tif (ret) {\n\t\tdev_err(qmp->dev, \"no-csr reset deassert failed\\n\");\n\t\tgoto err_disable_pipe_clk;\n\t}\n\n\t \n\tqphy_clrbits(pcs, cfg->regs[QPHY_SW_RESET], SW_RESET);\n\n\t \n\tqphy_setbits(pcs, cfg->regs[QPHY_START_CTRL], SERDES_START | PCS_START);\n\n\tif (!cfg->skip_start_delay)\n\t\tusleep_range(1000, 1200);\n\n\tstatus = pcs + cfg->regs[QPHY_PCS_STATUS];\n\tmask = cfg->phy_status;\n\tret = readl_poll_timeout(status, val, !(val & mask), 200,\n\t\t\t\t PHY_INIT_COMPLETE_TIMEOUT);\n\tif (ret) {\n\t\tdev_err(qmp->dev, \"phy initialization timed-out\\n\");\n\t\tgoto err_disable_pipe_clk;\n\t}\n\n\treturn 0;\n\nerr_disable_pipe_clk:\n\tclk_bulk_disable_unprepare(qmp->num_pipe_clks, qmp->pipe_clks);\n\n\treturn ret;\n}\n\nstatic int qmp_pcie_power_off(struct phy *phy)\n{\n\tstruct qmp_pcie *qmp = phy_get_drvdata(phy);\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\n\tclk_bulk_disable_unprepare(qmp->num_pipe_clks, qmp->pipe_clks);\n\n\t \n\tqphy_setbits(qmp->pcs, cfg->regs[QPHY_SW_RESET], SW_RESET);\n\n\t \n\tqphy_clrbits(qmp->pcs, cfg->regs[QPHY_START_CTRL],\n\t\t\tSERDES_START | PCS_START);\n\n\t \n\tqphy_clrbits(qmp->pcs, cfg->regs[QPHY_PCS_POWER_DOWN_CONTROL],\n\t\t\tcfg->pwrdn_ctrl);\n\n\treturn 0;\n}\n\nstatic int qmp_pcie_enable(struct phy *phy)\n{\n\tint ret;\n\n\tret = qmp_pcie_init(phy);\n\tif (ret)\n\t\treturn ret;\n\n\tret = qmp_pcie_power_on(phy);\n\tif (ret)\n\t\tqmp_pcie_exit(phy);\n\n\treturn ret;\n}\n\nstatic int qmp_pcie_disable(struct phy *phy)\n{\n\tint ret;\n\n\tret = qmp_pcie_power_off(phy);\n\tif (ret)\n\t\treturn ret;\n\n\treturn qmp_pcie_exit(phy);\n}\n\nstatic int qmp_pcie_set_mode(struct phy *phy, enum phy_mode mode, int submode)\n{\n\tstruct qmp_pcie *qmp = phy_get_drvdata(phy);\n\n\tswitch (submode) {\n\tcase PHY_MODE_PCIE_RC:\n\tcase PHY_MODE_PCIE_EP:\n\t\tqmp->mode = submode;\n\t\tbreak;\n\tdefault:\n\t\tdev_err(&phy->dev, \"Unsupported submode %d\\n\", submode);\n\t\treturn -EINVAL;\n\t}\n\n\treturn 0;\n}\n\nstatic const struct phy_ops qmp_pcie_phy_ops = {\n\t.power_on\t= qmp_pcie_enable,\n\t.power_off\t= qmp_pcie_disable,\n\t.set_mode\t= qmp_pcie_set_mode,\n\t.owner\t\t= THIS_MODULE,\n};\n\nstatic int qmp_pcie_vreg_init(struct qmp_pcie *qmp)\n{\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\tstruct device *dev = qmp->dev;\n\tint num = cfg->num_vregs;\n\tint i;\n\n\tqmp->vregs = devm_kcalloc(dev, num, sizeof(*qmp->vregs), GFP_KERNEL);\n\tif (!qmp->vregs)\n\t\treturn -ENOMEM;\n\n\tfor (i = 0; i < num; i++)\n\t\tqmp->vregs[i].supply = cfg->vreg_list[i];\n\n\treturn devm_regulator_bulk_get(dev, num, qmp->vregs);\n}\n\nstatic int qmp_pcie_reset_init(struct qmp_pcie *qmp)\n{\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\tstruct device *dev = qmp->dev;\n\tint i;\n\tint ret;\n\n\tqmp->resets = devm_kcalloc(dev, cfg->num_resets,\n\t\t\t\t   sizeof(*qmp->resets), GFP_KERNEL);\n\tif (!qmp->resets)\n\t\treturn -ENOMEM;\n\n\tfor (i = 0; i < cfg->num_resets; i++)\n\t\tqmp->resets[i].id = cfg->reset_list[i];\n\n\tret = devm_reset_control_bulk_get_exclusive(dev, cfg->num_resets, qmp->resets);\n\tif (ret)\n\t\treturn dev_err_probe(dev, ret, \"failed to get resets\\n\");\n\n\tif (cfg->has_nocsr_reset) {\n\t\tqmp->nocsr_reset = devm_reset_control_get_exclusive(dev, \"phy_nocsr\");\n\t\tif (IS_ERR(qmp->nocsr_reset))\n\t\t\treturn dev_err_probe(dev, PTR_ERR(qmp->nocsr_reset),\n\t\t\t\t\t\t\"failed to get no-csr reset\\n\");\n\t}\n\n\treturn 0;\n}\n\nstatic int qmp_pcie_clk_init(struct qmp_pcie *qmp)\n{\n\tstruct device *dev = qmp->dev;\n\tint num = ARRAY_SIZE(qmp_pciephy_clk_l);\n\tint i;\n\n\tqmp->clks = devm_kcalloc(dev, num, sizeof(*qmp->clks), GFP_KERNEL);\n\tif (!qmp->clks)\n\t\treturn -ENOMEM;\n\n\tfor (i = 0; i < num; i++)\n\t\tqmp->clks[i].id = qmp_pciephy_clk_l[i];\n\n\treturn devm_clk_bulk_get_optional(dev, num, qmp->clks);\n}\n\nstatic void phy_clk_release_provider(void *res)\n{\n\tof_clk_del_provider(res);\n}\n\n \nstatic int phy_pipe_clk_register(struct qmp_pcie *qmp, struct device_node *np)\n{\n\tstruct clk_fixed_rate *fixed = &qmp->pipe_clk_fixed;\n\tstruct clk_init_data init = { };\n\tint ret;\n\n\tret = of_property_read_string(np, \"clock-output-names\", &init.name);\n\tif (ret) {\n\t\tdev_err(qmp->dev, \"%pOFn: No clock-output-names\\n\", np);\n\t\treturn ret;\n\t}\n\n\tinit.ops = &clk_fixed_rate_ops;\n\n\t \n\tif (qmp->cfg->pipe_clock_rate)\n\t\tfixed->fixed_rate = qmp->cfg->pipe_clock_rate;\n\telse\n\t\tfixed->fixed_rate = 125000000;\n\n\tfixed->hw.init = &init;\n\n\tret = devm_clk_hw_register(qmp->dev, &fixed->hw);\n\tif (ret)\n\t\treturn ret;\n\n\tret = of_clk_add_hw_provider(np, of_clk_hw_simple_get, &fixed->hw);\n\tif (ret)\n\t\treturn ret;\n\n\t \n\treturn devm_add_action_or_reset(qmp->dev, phy_clk_release_provider, np);\n}\n\nstatic int qmp_pcie_parse_dt_legacy(struct qmp_pcie *qmp, struct device_node *np)\n{\n\tstruct platform_device *pdev = to_platform_device(qmp->dev);\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\tstruct device *dev = qmp->dev;\n\tstruct clk *clk;\n\n\tqmp->serdes = devm_platform_ioremap_resource(pdev, 0);\n\tif (IS_ERR(qmp->serdes))\n\t\treturn PTR_ERR(qmp->serdes);\n\n\t \n\tqmp->tx = devm_of_iomap(dev, np, 0, NULL);\n\tif (IS_ERR(qmp->tx))\n\t\treturn PTR_ERR(qmp->tx);\n\n\tif (of_device_is_compatible(dev->of_node, \"qcom,sdm845-qhp-pcie-phy\"))\n\t\tqmp->rx = qmp->tx;\n\telse\n\t\tqmp->rx = devm_of_iomap(dev, np, 1, NULL);\n\tif (IS_ERR(qmp->rx))\n\t\treturn PTR_ERR(qmp->rx);\n\n\tqmp->pcs = devm_of_iomap(dev, np, 2, NULL);\n\tif (IS_ERR(qmp->pcs))\n\t\treturn PTR_ERR(qmp->pcs);\n\n\tif (cfg->lanes >= 2) {\n\t\tqmp->tx2 = devm_of_iomap(dev, np, 3, NULL);\n\t\tif (IS_ERR(qmp->tx2))\n\t\t\treturn PTR_ERR(qmp->tx2);\n\n\t\tqmp->rx2 = devm_of_iomap(dev, np, 4, NULL);\n\t\tif (IS_ERR(qmp->rx2))\n\t\t\treturn PTR_ERR(qmp->rx2);\n\n\t\tqmp->pcs_misc = devm_of_iomap(dev, np, 5, NULL);\n\t} else {\n\t\tqmp->pcs_misc = devm_of_iomap(dev, np, 3, NULL);\n\t}\n\n\tif (IS_ERR(qmp->pcs_misc) &&\n\t    of_device_is_compatible(dev->of_node, \"qcom,ipq6018-qmp-pcie-phy\"))\n\t\tqmp->pcs_misc = qmp->pcs + 0x400;\n\n\tif (IS_ERR(qmp->pcs_misc)) {\n\t\tif (cfg->tbls.pcs_misc ||\n\t\t    (cfg->tbls_rc && cfg->tbls_rc->pcs_misc) ||\n\t\t    (cfg->tbls_ep && cfg->tbls_ep->pcs_misc)) {\n\t\t\treturn PTR_ERR(qmp->pcs_misc);\n\t\t}\n\t}\n\n\tclk = devm_get_clk_from_child(dev, np, NULL);\n\tif (IS_ERR(clk)) {\n\t\treturn dev_err_probe(dev, PTR_ERR(clk),\n\t\t\t\t     \"failed to get pipe clock\\n\");\n\t}\n\n\tqmp->num_pipe_clks = 1;\n\tqmp->pipe_clks[0].id = \"pipe\";\n\tqmp->pipe_clks[0].clk = clk;\n\n\treturn 0;\n}\n\nstatic int qmp_pcie_get_4ln_config(struct qmp_pcie *qmp)\n{\n\tstruct regmap *tcsr;\n\tunsigned int args[2];\n\tint ret;\n\n\ttcsr = syscon_regmap_lookup_by_phandle_args(qmp->dev->of_node,\n\t\t\t\t\t\t    \"qcom,4ln-config-sel\",\n\t\t\t\t\t\t    ARRAY_SIZE(args), args);\n\tif (IS_ERR(tcsr)) {\n\t\tret = PTR_ERR(tcsr);\n\t\tif (ret == -ENOENT)\n\t\t\treturn 0;\n\n\t\tdev_err(qmp->dev, \"failed to lookup syscon: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tret = regmap_test_bits(tcsr, args[0], BIT(args[1]));\n\tif (ret < 0) {\n\t\tdev_err(qmp->dev, \"failed to read tcsr: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tqmp->tcsr_4ln_config = ret;\n\n\tdev_dbg(qmp->dev, \"4ln_config_sel = %d\\n\", qmp->tcsr_4ln_config);\n\n\treturn 0;\n}\n\nstatic int qmp_pcie_parse_dt(struct qmp_pcie *qmp)\n{\n\tstruct platform_device *pdev = to_platform_device(qmp->dev);\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\tconst struct qmp_pcie_offsets *offs = cfg->offsets;\n\tstruct device *dev = qmp->dev;\n\tvoid __iomem *base;\n\tint ret;\n\n\tif (!offs)\n\t\treturn -EINVAL;\n\n\tret = qmp_pcie_get_4ln_config(qmp);\n\tif (ret)\n\t\treturn ret;\n\n\tbase = devm_platform_ioremap_resource(pdev, 0);\n\tif (IS_ERR(base))\n\t\treturn PTR_ERR(base);\n\n\tqmp->serdes = base + offs->serdes;\n\tqmp->pcs = base + offs->pcs;\n\tqmp->pcs_misc = base + offs->pcs_misc;\n\tqmp->tx = base + offs->tx;\n\tqmp->rx = base + offs->rx;\n\n\tif (cfg->lanes >= 2) {\n\t\tqmp->tx2 = base + offs->tx2;\n\t\tqmp->rx2 = base + offs->rx2;\n\t}\n\n\tif (qmp->cfg->lanes >= 4 && qmp->tcsr_4ln_config) {\n\t\tqmp->port_b = devm_platform_ioremap_resource(pdev, 1);\n\t\tif (IS_ERR(qmp->port_b))\n\t\t\treturn PTR_ERR(qmp->port_b);\n\t}\n\n\tif (cfg->tbls.ln_shrd)\n\t\tqmp->ln_shrd = base + offs->ln_shrd;\n\n\tqmp->num_pipe_clks = 2;\n\tqmp->pipe_clks[0].id = \"pipe\";\n\tqmp->pipe_clks[1].id = \"pipediv2\";\n\n\tret = devm_clk_bulk_get(dev, 1, qmp->pipe_clks);\n\tif (ret)\n\t\treturn ret;\n\n\tret = devm_clk_bulk_get_optional(dev, qmp->num_pipe_clks - 1, qmp->pipe_clks + 1);\n\tif (ret)\n\t\treturn ret;\n\n\treturn 0;\n}\n\nstatic int qmp_pcie_probe(struct platform_device *pdev)\n{\n\tstruct device *dev = &pdev->dev;\n\tstruct phy_provider *phy_provider;\n\tstruct device_node *np;\n\tstruct qmp_pcie *qmp;\n\tint ret;\n\n\tqmp = devm_kzalloc(dev, sizeof(*qmp), GFP_KERNEL);\n\tif (!qmp)\n\t\treturn -ENOMEM;\n\n\tqmp->dev = dev;\n\n\tqmp->cfg = of_device_get_match_data(dev);\n\tif (!qmp->cfg)\n\t\treturn -EINVAL;\n\n\tWARN_ON_ONCE(!qmp->cfg->pwrdn_ctrl);\n\tWARN_ON_ONCE(!qmp->cfg->phy_status);\n\n\tret = qmp_pcie_clk_init(qmp);\n\tif (ret)\n\t\treturn ret;\n\n\tret = qmp_pcie_reset_init(qmp);\n\tif (ret)\n\t\treturn ret;\n\n\tret = qmp_pcie_vreg_init(qmp);\n\tif (ret)\n\t\treturn ret;\n\n\t \n\tnp = of_get_next_available_child(dev->of_node, NULL);\n\tif (np) {\n\t\tret = qmp_pcie_parse_dt_legacy(qmp, np);\n\t} else {\n\t\tnp = of_node_get(dev->of_node);\n\t\tret = qmp_pcie_parse_dt(qmp);\n\t}\n\tif (ret)\n\t\tgoto err_node_put;\n\n\tret = phy_pipe_clk_register(qmp, np);\n\tif (ret)\n\t\tgoto err_node_put;\n\n\tqmp->mode = PHY_MODE_PCIE_RC;\n\n\tqmp->phy = devm_phy_create(dev, np, &qmp_pcie_phy_ops);\n\tif (IS_ERR(qmp->phy)) {\n\t\tret = PTR_ERR(qmp->phy);\n\t\tdev_err(dev, \"failed to create PHY: %d\\n\", ret);\n\t\tgoto err_node_put;\n\t}\n\n\tphy_set_drvdata(qmp->phy, qmp);\n\n\tof_node_put(np);\n\n\tphy_provider = devm_of_phy_provider_register(dev, of_phy_simple_xlate);\n\n\treturn PTR_ERR_OR_ZERO(phy_provider);\n\nerr_node_put:\n\tof_node_put(np);\n\treturn ret;\n}\n\nstatic const struct of_device_id qmp_pcie_of_match_table[] = {\n\t{\n\t\t.compatible = \"qcom,ipq6018-qmp-pcie-phy\",\n\t\t.data = &ipq6018_pciephy_cfg,\n\t}, {\n\t\t.compatible = \"qcom,ipq8074-qmp-gen3-pcie-phy\",\n\t\t.data = &ipq8074_pciephy_gen3_cfg,\n\t}, {\n\t\t.compatible = \"qcom,ipq8074-qmp-pcie-phy\",\n\t\t.data = &ipq8074_pciephy_cfg,\n\t}, {\n\t\t.compatible = \"qcom,msm8998-qmp-pcie-phy\",\n\t\t.data = &msm8998_pciephy_cfg,\n\t}, {\n\t\t.compatible = \"qcom,sa8775p-qmp-gen4x2-pcie-phy\",\n\t\t.data = &sa8775p_qmp_gen4x2_pciephy_cfg,\n\t}, {\n\t\t.compatible = \"qcom,sa8775p-qmp-gen4x4-pcie-phy\",\n\t\t.data = &sa8775p_qmp_gen4x4_pciephy_cfg,\n\t}, {\n\t\t.compatible = \"qcom,sc8180x-qmp-pcie-phy\",\n\t\t.data = &sc8180x_pciephy_cfg,\n\t}, {\n\t\t.compatible = \"qcom,sc8280xp-qmp-gen3x1-pcie-phy\",\n\t\t.data = &sc8280xp_qmp_gen3x1_pciephy_cfg,\n\t}, {\n\t\t.compatible = \"qcom,sc8280xp-qmp-gen3x2-pcie-phy\",\n\t\t.data = &sc8280xp_qmp_gen3x2_pciephy_cfg,\n\t}, {\n\t\t.compatible = \"qcom,sc8280xp-qmp-gen3x4-pcie-phy\",\n\t\t.data = &sc8280xp_qmp_gen3x4_pciephy_cfg,\n\t}, {\n\t\t.compatible = \"qcom,sdm845-qhp-pcie-phy\",\n\t\t.data = &sdm845_qhp_pciephy_cfg,\n\t}, {\n\t\t.compatible = \"qcom,sdm845-qmp-pcie-phy\",\n\t\t.data = &sdm845_qmp_pciephy_cfg,\n\t}, {\n\t\t.compatible = \"qcom,sdx55-qmp-pcie-phy\",\n\t\t.data = &sdx55_qmp_pciephy_cfg,\n\t}, {\n\t\t.compatible = \"qcom,sdx65-qmp-gen4x2-pcie-phy\",\n\t\t.data = &sdx65_qmp_pciephy_cfg,\n\t}, {\n\t\t.compatible = \"qcom,sm8150-qmp-gen3x1-pcie-phy\",\n\t\t.data = &sm8250_qmp_gen3x1_pciephy_cfg,\n\t}, {\n\t\t.compatible = \"qcom,sm8150-qmp-gen3x2-pcie-phy\",\n\t\t.data = &sm8250_qmp_gen3x2_pciephy_cfg,\n\t}, {\n\t\t.compatible = \"qcom,sm8250-qmp-gen3x1-pcie-phy\",\n\t\t.data = &sm8250_qmp_gen3x1_pciephy_cfg,\n\t}, {\n\t\t.compatible = \"qcom,sm8250-qmp-gen3x2-pcie-phy\",\n\t\t.data = &sm8250_qmp_gen3x2_pciephy_cfg,\n\t}, {\n\t\t.compatible = \"qcom,sm8250-qmp-modem-pcie-phy\",\n\t\t.data = &sm8250_qmp_gen3x2_pciephy_cfg,\n\t}, {\n\t\t.compatible = \"qcom,sm8350-qmp-gen3x1-pcie-phy\",\n\t\t.data = &sm8350_qmp_gen3x1_pciephy_cfg,\n\t}, {\n\t\t.compatible = \"qcom,sm8350-qmp-gen3x2-pcie-phy\",\n\t\t.data = &sm8350_qmp_gen3x2_pciephy_cfg,\n\t}, {\n\t\t.compatible = \"qcom,sm8450-qmp-gen3x1-pcie-phy\",\n\t\t.data = &sm8450_qmp_gen3x1_pciephy_cfg,\n\t}, {\n\t\t.compatible = \"qcom,sm8450-qmp-gen4x2-pcie-phy\",\n\t\t.data = &sm8450_qmp_gen4x2_pciephy_cfg,\n\t}, {\n\t\t.compatible = \"qcom,sm8550-qmp-gen3x2-pcie-phy\",\n\t\t.data = &sm8550_qmp_gen3x2_pciephy_cfg,\n\t}, {\n\t\t.compatible = \"qcom,sm8550-qmp-gen4x2-pcie-phy\",\n\t\t.data = &sm8550_qmp_gen4x2_pciephy_cfg,\n\t},\n\t{ },\n};\nMODULE_DEVICE_TABLE(of, qmp_pcie_of_match_table);\n\nstatic struct platform_driver qmp_pcie_driver = {\n\t.probe\t\t= qmp_pcie_probe,\n\t.driver = {\n\t\t.name\t= \"qcom-qmp-pcie-phy\",\n\t\t.of_match_table = qmp_pcie_of_match_table,\n\t},\n};\n\nmodule_platform_driver(qmp_pcie_driver);\n\nMODULE_AUTHOR(\"Vivek Gautam <vivek.gautam@codeaurora.org>\");\nMODULE_DESCRIPTION(\"Qualcomm QMP PCIe PHY driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}