[{"DBLP title": "Post-silicon validation challenges: how EDA and academia can help.", "DBLP authors": ["Jagannath Keshava", "Nagib Hakim", "Chinna Prudvi"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837278", "OA papers": [{"PaperId": "https://openalex.org/W2090692734", "PaperTitle": "Post-silicon validation challenges", "Year": 2010, "CitationCount": 68, "EstimatedCitation": 68, "Affiliations": {"Intel (United States)": 2.0, "Mission College": 1.0}, "Authors": ["J. Keshava", "Nagib Hakim", "Chinna Prudvi"]}]}, {"DBLP title": "Post-silicon is too late avoiding the $50 million paperweight starts with validated designs.", "DBLP authors": ["John Goodenough", "Rob Aitken"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837279", "OA papers": [{"PaperId": "https://openalex.org/W1980282924", "PaperTitle": "Post-silicon is too late avoiding the $50 million paperweight starts with validated designs", "Year": 2010, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"ARM 150 Rose Orchard Way San Jose, CA": 2.0}, "Authors": ["John B. Goodenough", "Robert Campbell Aitken"]}]}, {"DBLP title": "Post-silicon validation opportunities, challenges and recent advances.", "DBLP authors": ["Subhasish Mitra", "Sanjit A. Seshia", "Nicola Nicolici"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837280", "OA papers": [{"PaperId": "https://openalex.org/W2024436253", "PaperTitle": "Post-silicon validation opportunities, challenges and recent advances", "Year": 2010, "CitationCount": 125, "EstimatedCitation": 125, "Affiliations": {"Stanford University": 1.0, "University of California, Berkeley": 1.0, "McMaster University": 1.0}, "Authors": ["Subhasish Mitra", "Sanjit A. Seshia", "Nicola Nicolici"]}]}, {"DBLP title": "A mixed-mode vector-based dataflow approach for modeling and simulating LTE physical layer.", "DBLP authors": ["Chia-Jui Hsu", "Jos\u00e9 Luis Pino", "Fei-Jiang Hu"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837282", "OA papers": [{"PaperId": "https://openalex.org/W2117068356", "PaperTitle": "A mixed-mode vector-based dataflow approach for modeling and simulating LTE physical layer", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Agilent Technologies (United States)": 2.0, "Agilent Technologies, Inc., Beijing, China#TAB#": 1.0}, "Authors": ["Chia-Jui Hsu", "Jos\u00e9 A. Pino", "Fei-Jiang Hu"]}]}, {"DBLP title": "Abstraction of RTL IPs into embedded software.", "DBLP authors": ["Nicola Bombieri", "Franco Fummi", "Graziano Pravadelli"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837283", "OA papers": [{"PaperId": "https://openalex.org/W2028177656", "PaperTitle": "Abstraction of RTL IPs into embedded software", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Verona": 3.0}, "Authors": ["Nicola Bombieri", "Franco Fummi", "Graziano Pravadelli"]}]}, {"DBLP title": "Online SystemC emulation acceleration.", "DBLP authors": ["Scott Sirowy", "Chen Huang", "Frank Vahid"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837284", "OA papers": [{"PaperId": "https://openalex.org/W2044169128", "PaperTitle": "Online SystemC emulation acceleration", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of California, Riverside": 3.0}, "Authors": ["Scott Sirowy", "Chen Huang", "Frank Vahid"]}]}, {"DBLP title": "LATA: a latency and throughput-aware packet processing system.", "DBLP authors": ["Jilong Kuang", "Laxmi N. Bhuyan"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837286", "OA papers": [{"PaperId": "https://openalex.org/W1970987226", "PaperTitle": "LATA", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of California, Riverside": 2.0}, "Authors": ["Jilong Kuang", "Laxmi N. Bhuyan"]}]}, {"DBLP title": "A probabilistic and energy-efficient scheduling approach for online application in real-time systems.", "DBLP authors": ["Thorsten Zitterell", "Christoph Scholl"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837287", "OA papers": [{"PaperId": "https://openalex.org/W2085625496", "PaperTitle": "A probabilistic and energy-efficient scheduling approach for online application in real-time systems", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Freiburg": 2.0}, "Authors": ["Thorsten Zitterell", "Christoph Scholl"]}]}, {"DBLP title": "Timing analysis of esterel programs on general-purpose multiprocessors.", "DBLP authors": ["Lei Ju", "Bach Khoa Huynh", "Abhik Roychoudhury", "Samarjit Chakraborty"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837288", "OA papers": [{"PaperId": "https://openalex.org/W1990147325", "PaperTitle": "Timing analysis of esterel programs on general-purpose multiprocessors", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"National University of Singapore": 3.0, ", Institute for Real-Time Computer Systems, TU Munich, Germany": 1.0}, "Authors": ["Lei Ju", "Bach Khoa Huynh", "Abhik Roychoudhury", "Samarjit Chakraborty"]}]}, {"DBLP title": "An effective GPU implementation of breadth-first search.", "DBLP authors": ["Lijuan Luo", "Martin D. F. Wong", "Wen-mei W. Hwu"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837289", "OA papers": [{"PaperId": "https://openalex.org/W2143114052", "PaperTitle": "An effective GPU implementation of breadth-first search", "Year": 2010, "CitationCount": 174, "EstimatedCitation": 174, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0}, "Authors": ["Lijuan Luo", "Martin C.S. Wong", "Wen-mei W. Hwu"]}]}, {"DBLP title": "Thermal monitoring of real processors: techniques for sensor allocation and full characterization.", "DBLP authors": ["Abdullah Nazma Nowroz", "Ryan Cochran", "Sherief Reda"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837291", "OA papers": [{"PaperId": "https://openalex.org/W2067183916", "PaperTitle": "Thermal monitoring of real processors", "Year": 2010, "CitationCount": 68, "EstimatedCitation": 68, "Affiliations": {"Brown University": 1.5, "Providence College": 1.5}, "Authors": ["Abdullah Nazma Nowroz", "Ryan Cochran", "Sherief Reda"]}]}, {"DBLP title": "Consistent runtime thermal prediction and control through workload phase detection.", "DBLP authors": ["Ryan Cochran", "Sherief Reda"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837292", "OA papers": [{"PaperId": "https://openalex.org/W2105533108", "PaperTitle": "Consistent runtime thermal prediction and control through workload phase detection", "Year": 2010, "CitationCount": 72, "EstimatedCitation": 72, "Affiliations": {"Brown University": 1.0, "Providence College": 1.0}, "Authors": ["Ryan Cochran", "Sherief Reda"]}]}, {"DBLP title": "Adaptive and autonomous thermal tracking for high performance computing systems.", "DBLP authors": ["Yufu Zhang", "Ankur Srivastava"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837293", "OA papers": [{"PaperId": "https://openalex.org/W2066750119", "PaperTitle": "Adaptive and autonomous thermal tracking for high performance computing systems", "Year": 2010, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"University of Maryland, College Park,MD,USA.": 2.0}, "Authors": ["Yufu Zhang", "Ankur Srivastava"]}]}, {"DBLP title": "Non-uniform clock mesh optimization with linear programming buffer insertion.", "DBLP authors": ["Matthew R. Guthaus", "Gustavo Wilke", "Ricardo Reis"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837295", "OA papers": [{"PaperId": "https://openalex.org/W2032024709", "PaperTitle": "Non-uniform clock mesh optimization with linear programming buffer insertion", "Year": 2010, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"University of California, Santa Cruz": 1.0, "Federal University of Rio Grande do Sul": 2.0}, "Authors": ["Matthew R. Guthaus", "Gustavo Wilke", "Ricardo Reis"]}]}, {"DBLP title": "Fast timing-model independent buffered clock-tree synthesis.", "DBLP authors": ["Xin-Wei Shih", "Yao-Wen Chang"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837296", "OA papers": [{"PaperId": "https://openalex.org/W2117616504", "PaperTitle": "Fast timing-model independent buffered clock-tree synthesis", "Year": 2010, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"National Taiwan University": 2.0}, "Authors": ["Xin-Wei Shih", "Yao-Wen Chang"]}]}, {"DBLP title": "Clock tree synthesis under aggressive buffer insertion.", "DBLP authors": ["Ying-Yu Chen", "Chen Dong", "Deming Chen"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837297", "OA papers": [{"PaperId": "https://openalex.org/W2025594056", "PaperTitle": "Clock tree synthesis under aggressive buffer insertion", "Year": 2010, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0}, "Authors": ["Yingyu Chen", "Chen Dong", "Deming Chen"]}]}, {"DBLP title": "Global routing and track assignment for flip-chip designs.", "DBLP authors": ["Xiaodong Liu", "Yifan Zhang", "Gary K. Yeap", "Chunlei Chu", "Jian Sun", "Xuan Zeng"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837298", "OA papers": [{"PaperId": "https://openalex.org/W1997205369", "PaperTitle": "Global routing and track assignment for flip-chip designs", "Year": 2010, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Shanghai Fudan Microelectronics (China)": 1.5, "Fudan University": 1.5, "Syngenta (China)": 2.0, "Synopsys (United States)": 1.0}, "Authors": ["Xiaodong Liu", "Yifan Zhang", "Gary K. Yeap", "Chunlei Chu", "Jian Sun", "Xuan Zeng"]}]}, {"DBLP title": "Compilation and virtualization in the HiPEAC vision.", "DBLP authors": ["Christian Bertin", "Christophe Guillon", "Koen De Bosschere"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837302", "OA papers": [{"PaperId": "https://openalex.org/W2106040863", "PaperTitle": "Compilation and virtualization in the HiPEAC vision", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"STMicroelectronics (France)": 2.0, "Ghent University": 1.0}, "Authors": ["Christian Bertin", "Christophe Guillon", "Koen De Bosschere"]}]}, {"DBLP title": "Processor virtualization and split compilation for heterogeneous multicore embedded systems.", "DBLP authors": ["Albert Cohen", "Erven Rohou"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837303", "OA papers": [{"PaperId": "https://openalex.org/W2125154868", "PaperTitle": "Processor virtualization and split compilation for heterogeneous multicore embedded systems", "Year": 2010, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"French Institute for Research in Computer Science and Automation": 1.5, "Inria Rennes - Bretagne Atlantique Research Centre": 0.5}, "Authors": ["Albert Cohen", "Erven Rohou"]}]}, {"DBLP title": "Fine-grained I/O access control based on Xen virtualization for 3G/4G mobile devices.", "DBLP authors": ["Sung-Min Lee", "Sang-Bum Suh", "Jong-Deok Choi"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837304", "OA papers": [{"PaperId": "https://openalex.org/W2042741133", "PaperTitle": "Fine-grained I/O access control based on Xen virtualization for 3G/4G mobile devices", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Samsung (South Korea)": 3.0}, "Authors": ["Sung-Min Lee", "Sang-bum Suh", "Jong-Deok Choi"]}]}, {"DBLP title": "Device hypervisors.", "DBLP authors": ["Johan Fornaeus"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837305", "OA papers": [{"PaperId": "https://openalex.org/W2295754035", "PaperTitle": "Device hypervisors", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Wind River Systems Inc, Alameda, CA": 1.0}, "Authors": ["Johan Fornaeus"]}]}, {"DBLP title": "A correlation-based design space exploration methodology for multi-processor systems-on-chip.", "DBLP authors": ["Giovanni Mariani", "Aleksandar Brankovic", "Gianluca Palermo", "Jovana Jovic", "Vittorio Zaccaria", "Cristina Silvano"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837307", "OA papers": [{"PaperId": "https://openalex.org/W2158034620", "PaperTitle": "A correlation-based design space exploration methodology for multi-processor systems-on-chip", "Year": 2010, "CitationCount": 44, "EstimatedCitation": 44, "Affiliations": {"Universit\u00e0 della Svizzera italiana": 3.0, "Politecnico di Milano": 3.0}, "Authors": ["Giovanni Mariani", "Aleksandar Brankovic", "Gianluca Palermo", "Jovana Jovic", "Vittorio Zaccaria", "Cristina Silvano"]}]}, {"DBLP title": "Cost-aware three-dimensional (3D) many-core multiprocessor design.", "DBLP authors": ["Jishen Zhao", "Xiangyu Dong", "Yuan Xie"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837308", "OA papers": [{"PaperId": "https://openalex.org/W2125146620", "PaperTitle": "Cost-aware three-dimensional (3D) many-core multiprocessor design", "Year": 2010, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Pennsylvania State University": 3.0}, "Authors": ["Jishen Zhao", "Xiangyu Dong", "Yuan Xie"]}]}, {"DBLP title": "Off-chip memory bandwidth minimization through cache partitioning for multi-core platforms.", "DBLP authors": ["Chenjie Yu", "Peter Petrov"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837309", "OA papers": [{"PaperId": "https://openalex.org/W1992180455", "PaperTitle": "Off-chip memory bandwidth minimization through cache partitioning for multi-core platforms", "Year": 2010, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"University of Maryland, College Park": 2.0}, "Authors": ["Chenjie Yu", "Peter K. Petrov"]}]}, {"DBLP title": "Virtual prototyper (ViPro): an early design space exploration and optimization tool for SRAM designers.", "DBLP authors": ["Satyanand Nalam", "Mudit Bhargava", "Ken Mai", "Benton H. Calhoun"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837310", "OA papers": [{"PaperId": "https://openalex.org/W2110664174", "PaperTitle": "Virtual prototyper (ViPro)", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Virginia": 2.0, "Carnegie Mellon University": 2.0}, "Authors": ["Satyanand Nalam", "Mudit Bhargava", "Ken Mai", "Benton H. Calhoun"]}]}, {"DBLP title": "Quantifying and coping with parametric variations in 3D-stacked microarchitectures.", "DBLP authors": ["Serkan Ozdemir", "Yan Pan", "Abhishek Das", "Gokhan Memik", "Gabriel H. Loh", "Alok N. Choudhary"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837312", "OA papers": [{"PaperId": "https://openalex.org/W2053822874", "PaperTitle": "Quantifying and coping with parametric variations in 3D-stacked microarchitectures", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Northwestern University, Evanston, IL 60208": 5.0, "Georgia Institute of Technology": 1.0}, "Authors": ["Serkan Ozdemir", "Gokhan Memik", "Yan Pan", "Gabriel H. Loh", "Abhishek Das", "Alok Choudhary"]}]}, {"DBLP title": "Cost-driven 3D integration with interconnect layers.", "DBLP authors": ["Xiaoxia Wu", "Guangyu Sun", "Xiangyu Dong", "Reetuparna Das", "Yuan Xie", "Chita R. Das", "Jian Li"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837313", "OA papers": [{"PaperId": "https://openalex.org/W2127907001", "PaperTitle": "Cost-driven 3D integration with interconnect layers", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Pennsylvania State University": 6.0, "IBM Research - Austin": 1.0}, "Authors": ["Xiaoxia Wu", "Guangyu Sun", "Xiangyu Dong", "Reetuparna Das", "Yuan Xie", "Chita R. Das", "Jian Li"]}]}, {"DBLP title": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "DBLP authors": ["Xiang Zhang", "Ahmed Louri"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837314", "OA papers": [{"PaperId": "https://openalex.org/W2127169269", "PaperTitle": "A multilayer nanophotonic interconnection network for on-chip many-core communications", "Year": 2010, "CitationCount": 46, "EstimatedCitation": 46, "Affiliations": {"University of Arizona": 2.0}, "Authors": ["Xiang Zhang", "Ahmed Louri"]}]}, {"DBLP title": "Virtual channels vs. multiple physical networks: a comparative analysis.", "DBLP authors": ["Young-Jin Yoon", "Nicola Concer", "Michele Petracca", "Luca P. Carloni"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837315", "OA papers": [{"PaperId": "https://openalex.org/W1974554881", "PaperTitle": "Virtual channels vs. multiple physical networks", "Year": 2010, "CitationCount": 61, "EstimatedCitation": 61, "Affiliations": {"Columbia University": 4.0}, "Authors": ["Young Soo Yoon", "Nicola Concer", "Michele Petracca", "Luca P. Carloni"]}]}, {"DBLP title": "An efficient dynamically reconfigurable on-chip network architecture.", "DBLP authors": ["Mehdi Modarressi", "Hamid Sarbazi-Azad", "Arash Tavakkol"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837316", "OA papers": [{"PaperId": "https://openalex.org/W2104771645", "PaperTitle": "An efficient dynamically reconfigurable on-chip network architecture", "Year": 2010, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Sharif University of Technology": 2.0, "IPM School of Computer Science, Tehran, Iran": 1.0}, "Authors": ["Mehdi Modarressi", "Hamid Sarbazi-Azad", "Arash Tavakkol"]}]}, {"DBLP title": "An AIG-Based QBF-solver using SAT for preprocessing.", "DBLP authors": ["Florian Pigorsch", "Christoph Scholl"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837318", "OA papers": [{"PaperId": "https://openalex.org/W2124690755", "PaperTitle": "An AIG-Based QBF-solver using SAT for preprocessing", "Year": 2010, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"University of Freiburg": 2.0}, "Authors": ["Florian Pigorsch", "Christoph Scholl"]}]}, {"DBLP title": "Analyzing k-step induction to compute invariants for SAT-based property checking.", "DBLP authors": ["Max Thalmaier", "Minh D. Nguyen", "Markus Wedler", "Dominik Stoffel", "J\u00f6rg Bormann", "Wolfgang Kunz"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837319", "OA papers": [{"PaperId": "https://openalex.org/W2113677233", "PaperTitle": "Analyzingk-step induction to compute invariants for SAT-based property checking", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Electronic Design Automation Group University of Kaiserslautern": 5.0, "Remote Sensing Solutions (Germany)": 1.0}, "Authors": ["Max Thalmaier", "Minh Tho Nguyen", "Markus Wedler", "Dominik Stoffel", "J\u00f6rg Bormann", "Wolfgang G. Kunz"]}]}, {"DBLP title": "Coverage in interpolation-based model checking.", "DBLP authors": ["Hana Chockler", "Daniel Kroening", "Mitra Purandare"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837320", "OA papers": [{"PaperId": "https://openalex.org/W2118373675", "PaperTitle": "Coverage in interpolation-based model checking", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"IBM Research - Haifa": 1.0, "University of Oxford": 1.0, "ETH Zurich": 1.0}, "Authors": ["Hana Chockler", "Daniel Kroening", "Mitra Purandare"]}]}, {"DBLP title": "An efficient algorithm to verify generalized false paths.", "DBLP authors": ["Olivier Coudert"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837321", "OA papers": [{"PaperId": "https://openalex.org/W2164653142", "PaperTitle": "An efficient algorithm to verify generalized false paths", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"OC Consulting, Holzkirchen, Germany": 1.0}, "Authors": ["Olivier Coudert"]}]}, {"DBLP title": "A parallel integer programming approach to global routing.", "DBLP authors": ["Tai-Hsuan Wu", "Azadeh Davoodi", "Jeffrey T. Linderoth"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837323", "OA papers": [{"PaperId": "https://openalex.org/W2166264746", "PaperTitle": "A parallel integer programming approach to global routing", "Year": 2010, "CitationCount": 43, "EstimatedCitation": 43, "Affiliations": {"University of Wisconsin\u2013Madison": 3.0}, "Authors": ["Tai-Hsuan Wu", "Azadeh Davoodi", "Jeff Linderoth"]}]}, {"DBLP title": "Multi-threaded collision-aware global routing with bounded-length maze routing.", "DBLP authors": ["Wen-Hao Liu", "Wei-Chun Kao", "Yih-Lang Li", "Kai-Yuan Chao"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837324", "OA papers": [{"PaperId": "https://openalex.org/W2022844803", "PaperTitle": "Multi-threaded collision-aware global routing with bounded-length maze routing", "Year": 2010, "CitationCount": 66, "EstimatedCitation": 66, "Affiliations": {"National Yang Ming Chiao Tung University": 3.0, "Intel (United States)": 1.0}, "Authors": ["Wen-Hao Liu", "Wei-Chun Kao", "Yih-Lang Li", "Kai-Yuan Chao"]}]}, {"DBLP title": "Two-sided single-detour untangling for bus routing.", "DBLP authors": ["Jin-Tai Yan", "Zhi-Wei Chen"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837325", "OA papers": [{"PaperId": "https://openalex.org/W2048399412", "PaperTitle": "Two-sided single-detour untangling for bus routing", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Chung Hua University": 2.0}, "Authors": ["Jin-Tai Yan", "Zhiwei Chen"]}]}, {"DBLP title": "An optimal algorithm for finding disjoint rectangles and its application to PCB routing.", "DBLP authors": ["Hui Kong", "Qiang Ma", "Tan Yan", "Martin D. F. Wong"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837326", "OA papers": [{"PaperId": "https://openalex.org/W2124195871", "PaperTitle": "An optimal algorithm for finding disjoint rectangles and its application to PCB routing", "Year": 2010, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"University of Illinois Urbana-Champaign": 4.0}, "Authors": ["Hui Kong", "Qiang Ma", "Tan Yan", "Martin C.S. Wong"]}]}, {"DBLP title": "Gate-level characterization: foundations and hardware security applications.", "DBLP authors": ["Sheng Wei", "Saro Meguerdichian", "Miodrag Potkonjak"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837332", "OA papers": [{"PaperId": "https://openalex.org/W1975359679", "PaperTitle": "Gate-level characterization", "Year": 2010, "CitationCount": 71, "EstimatedCitation": 71, "Affiliations": {"University of California, Los Angeles": 3.0}, "Authors": ["Qingyi Wei", "Saro Meguerdichian", "Miodrag Potkonjak"]}]}, {"DBLP title": "SCEMIT: a systemc error and mutation injection tool.", "DBLP authors": ["Peter Lisherness", "Kwang-Ting (Tim) Cheng"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837333", "OA papers": [{"PaperId": "https://openalex.org/W2154809971", "PaperTitle": "SCEMIT", "Year": 2010, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"University of California, Santa Barbara": 2.0}, "Authors": ["Peter Lisherness", "Kwang-Ting Cheng"]}]}, {"DBLP title": "Towards scalable system-level reliability analysis.", "DBLP authors": ["Michael Gla\u00df", "Martin Lukasiewycz", "Christian Haubelt", "J\u00fcrgen Teich"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837334", "OA papers": [{"PaperId": "https://openalex.org/W1964742093", "PaperTitle": "Towards scalable system-level reliability analysis", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Erlangen-Nuremberg": 4.0}, "Authors": ["Michael Gla\u00df", "Martin Lukasiewycz", "Christian Haubelt", "J\u00fcrgen Teich"]}]}, {"DBLP title": "Quality metric evaluation of a physical unclonable function derived from an IC's power distribution system.", "DBLP authors": ["Ryan Helinski", "Dhruva Acharyya", "Jim Plusquellic"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837336", "OA papers": [{"PaperId": "https://openalex.org/W2049465119", "PaperTitle": "Quality metric evaluation of a physical unclonable function derived from an IC's power distribution system", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of New Mexico": 2.0, "Verigy Inc. Cupertino, CA#TAB#": 1.0}, "Authors": ["Ryan Helinski", "Dhruva Acharyya", "Jim Plusquellic"]}]}, {"DBLP title": "Theoretical analysis of gate level information flow tracking.", "DBLP authors": ["Jason Oberg", "Wei Hu", "Ali Irturk", "Mohit Tiwari", "Timothy Sherwood", "Ryan Kastner"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837337", "OA papers": [{"PaperId": "https://openalex.org/W2016224355", "PaperTitle": "Theoretical analysis of gate level information flow tracking", "Year": 2010, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"University of California, San Diego": 3.0, "Northwestern Polytechnical University": 1.0, "University of California, Santa Barbara": 2.0}, "Authors": ["Jason Oberg", "Wei Hu", "Ali Irturk", "Mohit Tiwari", "Timothy Sherwood", "Ryan Kastner"]}]}, {"DBLP title": "Exploiting finite precision information to guide data-flow mapping.", "DBLP authors": ["David Novo", "Min Li", "Robert Fasthuber", "Praveen Raghavan", "Francky Catthoor"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837338", "OA papers": [{"PaperId": "https://openalex.org/W2021766674", "PaperTitle": "Exploiting finite precision information to guide data-flow mapping", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Imec": 5.0}, "Authors": ["David Novo", "Shelley D. Minteer", "Robert Fasthuber", "Praveen Raghavan", "Francky Catthoor"]}]}, {"DBLP title": "Robust design methods for hardware accelerators for iterative algorithms in scientific computing.", "DBLP authors": ["Adam B. Kinsman", "Nicola Nicolici"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837339", "OA papers": [{"PaperId": "https://openalex.org/W2151354607", "PaperTitle": "Robust design methods for hardware accelerators for iterative algorithms in scientific computing", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"McMaster University": 2.0}, "Authors": ["Adam B. Kinsman", "Nicola Nicolici"]}]}, {"DBLP title": "New model-driven design and generation of multi-facet arbiters part I: from the design model to the architecture model.", "DBLP authors": ["Jer-Min Jou", "Sih-Sian Wu", "Yun-Lung Lee", "Cheng Chou", "Yuan-Long Jeang"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837340", "OA papers": [{"PaperId": "https://openalex.org/W2048268756", "PaperTitle": "New model-driven design and generation of multi-facet arbiters part I", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Cheng Kung University": 4.0, "Kun Shan University": 1.0}, "Authors": ["Jer Min Jou", "Sih-Sian Wu", "Yun-Lung Lee", "Cheng Yang Chou", "Yuan-Long Jeang"]}]}, {"DBLP title": "Bayesian virtual probe: minimizing variation characterization cost for nanoscale IC technologies via Bayesian inference.", "DBLP authors": ["Wangyang Zhang", "Xin Li", "Rob A. Rutenbar"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837342", "OA papers": [{"PaperId": "https://openalex.org/W2063237963", "PaperTitle": "Bayesian virtual probe", "Year": 2010, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"Carnegie Mellon University": 2.0, "University of Illinois Urbana-Champaign": 1.0}, "Authors": ["Wangyang Zhang", "Xin Li", "Rob A. Rutenbar"]}]}, {"DBLP title": "Speedpath analysis under parametric timing models.", "DBLP authors": ["Lu\u00eds Guerra e Silva", "Joel R. Phillips", "L. Miguel Silveira"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837343", "OA papers": [{"PaperId": "https://openalex.org/W1990170167", "PaperTitle": "Speedpath analysis under parametric timing models", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 1.5, "Cadence Design Systems (United States)": 1.5}, "Authors": ["Luis Guerra e Silva", "Joel R. Phillips", "Luis Miguel Silveira"]}]}, {"DBLP title": "Post-silicon diagnosis of segments of failing speedpaths due to manufacturing variations.", "DBLP authors": ["Lin Xie", "Azadeh Davoodi", "Kewal K. Saluja"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837344", "OA papers": [{"PaperId": "https://openalex.org/W2106397260", "PaperTitle": "Post-silicon diagnosis of segments of failing speedpaths due to manufacturing variations", "Year": 2010, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"University of Wisconsin\u2013Madison": 3.0}, "Authors": ["Lin Xie", "Azadeh Davoodi", "Kewal K. Saluja"]}]}, {"DBLP title": "Pulsed-latch aware placement for timing-integrity optimization.", "DBLP authors": ["Yi-Lin Chuang", "Sangmin Kim", "Youngsoo Shin", "Yao-Wen Chang"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837346", "OA papers": [{"PaperId": "https://openalex.org/W2142398851", "PaperTitle": "Pulsed-latch aware placement for timing-integrity optimization", "Year": 2010, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"National Taiwan University": 2.0, "Korea Advanced Institute of Science and Technology": 2.0}, "Authors": ["Yi-Lin Chuang", "Sangmin Kim", "Youngsoo Shin", "Yao-Wen Chang"]}]}, {"DBLP title": "History-based VLSI legalization using network flow.", "DBLP authors": ["Minsik Cho", "Haoxing Ren", "Hua Xiang", "Ruchir Puri"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837347", "OA papers": [{"PaperId": "https://openalex.org/W2019637633", "PaperTitle": "History-based VLSI legalization using network flow", "Year": 2010, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"IBM (United States)": 4.0}, "Authors": ["Minsik Cho", "Haoxing Ren", "Hua Xiang", "Ruchir Puri"]}]}, {"DBLP title": "Performance-driven analog placement considering boundary constraint.", "DBLP authors": ["Cheng-Wu Lin", "Jai-Ming Lin", "Chun-Po Huang", "Soon-Jyh Chang"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837348", "OA papers": [{"PaperId": "https://openalex.org/W2043503568", "PaperTitle": "Performance-driven analog placement considering boundary constraint", "Year": 2010, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"National Cheng Kung University": 4.0}, "Authors": ["Cheng-Wu Lin", "Jia-Horng Lin", "Chun-Po Huang", "Soon-Jyh Chang"]}]}, {"DBLP title": "Networks on Chips: from research to products.", "DBLP authors": ["Giovanni De Micheli", "Ciprian Seiculescu", "Srinivasan Murali", "Luca Benini", "Federico Angiolini", "Antonio Pullini"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837352", "OA papers": [{"PaperId": "https://openalex.org/W2111309226", "PaperTitle": "Networks on Chips", "Year": 2010, "CitationCount": 47, "EstimatedCitation": 47, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 2.0, "iNoCs, Lausanne, Switzerland": 3.0, "University of Bologna": 1.0}, "Authors": ["G. De Micheli", "Ciprian Seiculescu", "Srinivas Murali", "Luca Benini", "Federico Angiolini", "Antonio Pullini"]}]}, {"DBLP title": "The aethereal network on chip after ten years: goals, evolution, lessons, and future.", "DBLP authors": ["Kees Goossens", "Andreas Hansson"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837353", "OA papers": [{"PaperId": "https://openalex.org/W2012959791", "PaperTitle": "The aethereal network on chip after ten years", "Year": 2010, "CitationCount": 164, "EstimatedCitation": 164, "Affiliations": {"Eindhoven University of Technology": 1.0, "University of Twente": 1.0}, "Authors": ["Kees Goossens", "Andreas Hansson"]}]}, {"DBLP title": "Automatic multithreaded pipeline synthesis from transactional datapath specifications.", "DBLP authors": ["Eriko Nurvitadhi", "James C. Hoe", "Shih-Lien Lu", "Timothy Kam"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837356", "OA papers": [{"PaperId": "https://openalex.org/W2043735637", "PaperTitle": "Automatic multithreaded pipeline synthesis from transactional datapath specifications", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Carnegie Mellon University": 2.0, "INTEL Corporation#TAB#": 2.0}, "Authors": ["Eriko Nurvitadhi", "James C. Hoe", "Shih-Lien Lu", "Timothy Kam"]}]}, {"DBLP title": "On the costs and benefits of stochasticity in stream processing.", "DBLP authors": ["Raj R. Nadakuditi", "Igor L. Markov"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837357", "OA papers": [{"PaperId": "https://openalex.org/W2167925585", "PaperTitle": "On the costs and benefits of stochasticity in stream processing", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Michigan\u2013Ann Arbor": 2.0}, "Authors": ["Raj Rao Nadakuditi", "Igor L. Markov"]}]}, {"DBLP title": "Performance yield-driven task allocation and scheduling for MPSoCs under process variation.", "DBLP authors": ["Lin Huang", "Qiang Xu"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837358", "OA papers": [{"PaperId": "https://openalex.org/W1972453692", "PaperTitle": "Performance yield-driven task allocation and scheduling for MPSoCs under process variation", "Year": 2010, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Chinese University of Hong Kong": 2.0}, "Authors": ["L. Q. Huang", "Qiang Xu"]}]}, {"DBLP title": "Worst-case response time analysis of resource access models in multi-core systems.", "DBLP authors": ["Andreas Schranzhofer", "Rodolfo Pellizzoni", "Jian-Jia Chen", "Lothar Thiele", "Marco Caccamo"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837359", "OA papers": [{"PaperId": "https://openalex.org/W2070388906", "PaperTitle": "Worst-case response time analysis of resource access models in multi-core systems", "Year": 2010, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 1.5, "ETH Zurich": 1.5, "University of Illinois Urbana-Champaign": 2.0}, "Authors": ["Andreas Schranzhofer", "Rodolfo Pellizzoni", "Jian-Jia Chen", "Lothar Thiele", "Marco Caccamo"]}]}, {"DBLP title": "A new IP lookup cache for high performance IP routers.", "DBLP authors": ["Guangdeng Liao", "Heeyeol Yu", "Laxmi N. Bhuyan"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837361", "OA papers": [{"PaperId": "https://openalex.org/W2057717673", "PaperTitle": "A new IP lookup cache for high performance IP routers", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of California, Riverside": 3.0}, "Authors": ["Guangdeng Liao", "Heeyeol Yu", "Laxmi N. Bhuyan"]}]}, {"DBLP title": "Instruction cache locking using temporal reuse profile.", "DBLP authors": ["Yun Liang", "Tulika Mitra"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837362", "OA papers": [{"PaperId": "https://openalex.org/W2029009124", "PaperTitle": "Instruction cache locking using temporal reuse profile", "Year": 2010, "CitationCount": 44, "EstimatedCitation": 44, "Affiliations": {"National University of Singapore": 2.0}, "Authors": ["Yun Liang", "Tulika Mitra"]}]}, {"DBLP title": "Reducing write activities on non-volatile memories in embedded CMPs via data migration and recomputation.", "DBLP authors": ["Jingtong Hu", "Chun Jason Xue", "Wei-Che Tseng", "Yi He", "Meikang Qiu", "Edwin Hsing-Mean Sha"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837363", "OA papers": [{"PaperId": "https://openalex.org/W1984418330", "PaperTitle": "Reducing write activities on non-volatile memories in embedded CMPs via data migration and recomputation", "Year": 2010, "CitationCount": 96, "EstimatedCitation": 96, "Affiliations": {"The University of Texas at Dallas": 4.0, "City University of Hong Kong": 1.0, "University of Kentucky": 1.0}, "Authors": ["Jingtong Hu", "Chun Jason Xue", "Wei-Che Tseng", "Yi He", "Meikang Qiu", "Edwin H.-M. Sha"]}]}, {"DBLP title": "SCUD: a fast single-pass L1 cache simulation approach for embedded processors with round-robin replacement policy.", "DBLP authors": ["Mohammad Shihabul Haque", "Jorgen Peddersen", "Andhi Janapsatya", "Sri Parameswaran"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837364", "OA papers": [{"PaperId": "https://openalex.org/W2017018799", "PaperTitle": "SCUD", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"UNSW Sydney": 4.0}, "Authors": ["Mohammad Rashedul Haque", "Jorgen Peddersen", "Andhi Janapsatya", "Sri Parameswaran"]}]}, {"DBLP title": "Fully X-tolerant, very high scan compression.", "DBLP authors": ["Peter Wohl", "John A. Waicukauski", "Frederic Neuveux", "Emil Gizdarski"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837366", "OA papers": [{"PaperId": "https://openalex.org/W2131432014", "PaperTitle": "Fully X-tolerant, very high scan compression", "Year": 2010, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"Synopsys (Switzerland)": 4.0}, "Authors": ["Peter Wohl", "John A. Waicukauski", "Frederic J. Neuveux", "Emil Gizdarski"]}]}, {"DBLP title": "BLoG: post-silicon bug localization in processors using bug localization graphs.", "DBLP authors": ["Sung-Boem Park", "Anne Bracy", "Hong Wang", "Subhasish Mitra"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837367", "OA papers": [{"PaperId": "https://openalex.org/W1974635992", "PaperTitle": "BLoG", "Year": 2010, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"Stanford University": 2.0, "Intel (United States)": 1.5, "Washington University in St. Louis": 0.5}, "Authors": ["Sung-Boem Park", "Anne Bracy", "Hong Wang", "Subhasish Mitra"]}]}, {"DBLP title": "Classification rule learning using subgroup discovery of cross-domain attributes responsible for design-silicon mismatch.", "DBLP authors": ["Nicholas Callegari", "Dragoljub Gagi Drmanac", "Li-C. Wang", "Magdy S. Abadir"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837368", "OA papers": [{"PaperId": "https://openalex.org/W2071340128", "PaperTitle": "Classification rule learning using subgroup discovery of cross-domain attributes responsible for design-silicon mismatch", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of California, Santa Barbara": 3.0, "FREESCALE SEMICONDUCTORS, INC.": 1.0}, "Authors": ["Nicholas Callegari", "Dragoljub (Gagi) Drmanac", "Li-C. Wang", "Magdy S. Abadir"]}]}, {"DBLP title": "Efficient fault simulation on many-core processors.", "DBLP authors": ["Michael A. Kochte", "Marcel Schaal", "Hans-Joachim Wunderlich", "Christian G. Zoellin"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837369", "OA papers": [{"PaperId": "https://openalex.org/W2062716389", "PaperTitle": "Efficient fault simulation on many-core processors", "Year": 2010, "CitationCount": 49, "EstimatedCitation": 49, "Affiliations": {"University of Stuttgart": 4.0}, "Authors": ["Michael A. Kochte", "Marcel Schaal", "Hans-Joachim Wunderlich", "Christian Zoellin"]}]}, {"DBLP title": "Representative path selection for post-silicon timing prediction under variability.", "DBLP authors": ["Lin Xie", "Azadeh Davoodi"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837371", "OA papers": [{"PaperId": "https://openalex.org/W2060473790", "PaperTitle": "Representative path selection for post-silicon timing prediction under variability", "Year": 2010, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0}, "Authors": ["Lin Xie", "Azadeh Davoodi"]}]}, {"DBLP title": "QuickYield: an efficient global-search based parametric yield estimation with performance constraints.", "DBLP authors": ["Fang Gong", "Hao Yu", "Yiyu Shi", "Daesoo Kim", "Junyan Ren", "Lei He"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837372", "OA papers": [{"PaperId": "https://openalex.org/W1973615069", "PaperTitle": "QuickYield", "Year": 2010, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"University of California, Los Angeles": 4.0, "Nanyang Technological University": 1.0, "Fudan University": 1.0}, "Authors": ["Fang Gong", "Hao Yu", "Yiyu Shi", "Dae-Soo Kim", "Junyan Ren", "Lei He"]}]}, {"DBLP title": "Double patterning lithography aware gridless detailed routing with innovative conflict graph.", "DBLP authors": ["Yen-Hung Lin", "Yih-Lang Li"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837373", "OA papers": [{"PaperId": "https://openalex.org/W1980519916", "PaperTitle": "Double patterning lithography aware gridless detailed routing with innovative conflict graph", "Year": 2010, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"National Yang Ming Chiao Tung University": 2.0}, "Authors": ["Yen-Hung Lin", "Yih-Lang Li"]}]}, {"DBLP title": "Frequency domain decomposition of layouts for double dipole lithography.", "DBLP authors": ["Kanak Agarwal"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837374", "OA papers": [{"PaperId": "https://openalex.org/W1964908622", "PaperTitle": "Frequency domain decomposition of layouts for double dipole lithography", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"IBM (United States)": 1.0}, "Authors": ["Kanak B. Agarwal"]}]}, {"DBLP title": "Compact modeling and robust layout optimization for contacts in deep sub-wavelength lithography.", "DBLP authors": ["Yongchan Ban", "David Z. Pan"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837375", "OA papers": [{"PaperId": "https://openalex.org/W2154403063", "PaperTitle": "Compact modeling and robust layout optimization for contacts in deep sub-wavelength lithography", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"The University of Texas at Austin": 2.0}, "Authors": ["Yongchan Ban", "David Z. Pan"]}]}, {"DBLP title": "Automated compact dynamical modeling: an enabling tool for analog designers.", "DBLP authors": ["Bradley N. Bond", "Luca Daniel"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837379", "OA papers": [{"PaperId": "https://openalex.org/W2130026566", "PaperTitle": "Automated compact dynamical modeling", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Massachusetts Institute of Technology": 2.0}, "Authors": ["Bradley J. Bond", "Daniel K. Sodickson"]}]}, {"DBLP title": "Model-based functional verification.", "DBLP authors": ["Kenneth S. Kundert", "Henry Chang"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837380", "OA papers": [{"PaperId": "https://openalex.org/W1997716024", "PaperTitle": "Model-based functional verification", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Designer's Guide Consulting": 2.0}, "Authors": ["Ken Kundert", "Henry Ker-Chang Chang"]}]}, {"DBLP title": "Fortifying analog models with equivalence checking and coverage analysis.", "DBLP authors": ["Mark Horowitz", "Metha Jeeradit", "Frances Lau", "Sabrina Liao", "ByongChan Lim", "James Mao"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837381", "OA papers": [{"PaperId": "https://openalex.org/W2047080991", "PaperTitle": "Fortifying analog models with equivalence checking and coverage analysis", "Year": 2010, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Stanford University": 6.0}, "Authors": ["Mark Horowitz", "Metha Jeeradit", "Frances Lau", "Sabrina Liao", "Byong Chan Lim", "James C. T. Mao"]}]}, {"DBLP title": "Automated modeling and emulation of interconnect designs for many-core chip multiprocessors.", "DBLP authors": ["Colin J. Ihrig", "Rami G. Melhem", "Alex K. Jones"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837383", "OA papers": [{"PaperId": "https://openalex.org/W2048001788", "PaperTitle": "Automated modeling and emulation of interconnect designs for many-core chip multiprocessors", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Pittsburgh": 3.0}, "Authors": ["Colin J. Ihrig", "Rami Melhem", "Alex K. Jones"]}]}, {"DBLP title": "Trace-driven optimization of networks-on-chip configurations.", "DBLP authors": ["Andrew B. Kahng", "Bill Lin", "Kambiz Samadi", "Rohit Sunkam Ramanujam"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837384", "OA papers": [{"PaperId": "https://openalex.org/W2097156648", "PaperTitle": "Trace-driven optimization of networks-on-chip configurations", "Year": 2010, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of California, San Diego": 4.0}, "Authors": ["Andrew B. Kahng", "Bill Lin", "Kambiz Samadi", "Rohit Sunkam Ramanujam"]}]}, {"DBLP title": "ACES: application-specific cycle elimination and splitting for deadlock-free routing on irregular network-on-chip.", "DBLP authors": ["Jason Cong", "Chunyue Liu", "Glenn Reinman"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837385", "OA papers": [{"PaperId": "https://openalex.org/W2050410157", "PaperTitle": "ACES", "Year": 2010, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Computer Science Department, University of California, Los Angeles, Los Angeles, CA, 90095, USA.": 3.0}, "Authors": ["Jason Cong", "Chunyue Liu", "Glenn Reinman"]}]}, {"DBLP title": "NTPT: on the end-to-end traffic prediction in the on-chip networks.", "DBLP authors": ["Yoshi Shih-Chieh Huang", "Kaven Chun-Kai Chou", "Chung-Ta King", "Shau-Yin Tseng"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837386", "OA papers": [{"PaperId": "https://openalex.org/W2137094415", "PaperTitle": "NTPT", "Year": 2010, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"National Tsing Hua University": 3.0, "Industrial Technology Research Institute": 1.0}, "Authors": ["Yoshi Shih-Chieh Huang", "Kaven Chun-Kai Chou", "Chung-Ta King", "Shau-Yin Tseng"]}]}, {"DBLP title": "Application-aware NoC design for efficient SDRAM access.", "DBLP authors": ["Wooyoung Jang", "David Z. Pan"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837387", "OA papers": [{"PaperId": "https://openalex.org/W2057420294", "PaperTitle": "Application-aware NoC design for efficient SDRAM access", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"The University of Texas at Austin": 2.0}, "Authors": ["Wooyoung Jang", "David Z. Pan"]}]}, {"DBLP title": "Embedded memory binding in FPGAs.", "DBLP authors": ["Kaveh Elizeh", "Nicola Nicolici"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837389", "OA papers": [{"PaperId": "https://openalex.org/W2164418982", "PaperTitle": "Embedded memory binding in FPGAs", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Gennum Corporation, Burlington, Ontario, Canada": 1.0, "McMaster University": 1.0}, "Authors": ["Kaveh Elizeh", "Nicola Nicolici"]}]}, {"DBLP title": "RAMP gold: an FPGA-based architecture simulator for multiprocessors.", "DBLP authors": ["Zhangxi Tan", "Andrew Waterman", "Rimas Avizienis", "Yunsup Lee", "Henry Cook", "David A. Patterson", "Krste Asanovic"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837390", "OA papers": [{"PaperId": "https://openalex.org/W2134470641", "PaperTitle": "RAMP gold", "Year": 2010, "CitationCount": 92, "EstimatedCitation": 92, "Affiliations": {"University of California, Berkeley": 7.0}, "Authors": ["Zhangxi Tan", "Andrew Waterman", "Rimas Avizienis", "Yunsup Lee", "Henry Cook", "David A. Patterson", "Krste Asanovica"]}]}, {"DBLP title": "Rewiring for robustness.", "DBLP authors": ["Manu Jose", "Yu Hu", "Rupak Majumdar", "Lei He"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837391", "OA papers": [{"PaperId": "https://openalex.org/W2150689124", "PaperTitle": "Rewiring for robustness", "Year": 2010, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"University of California, Los Angeles": 3.0, "University of Alberta": 1.0}, "Authors": ["Manu Jose", "Yu Hu", "Rupak Majumdar", "Lei He"]}]}, {"DBLP title": "Efficient tail estimation for massive correlated log-normal sums: with applications in statistical leakage analysis.", "DBLP authors": ["Mingzhi Gao", "Zuochang Ye", "Yan Wang", "Zhiping Yu"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837393", "OA papers": [{"PaperId": "https://openalex.org/W2077758186", "PaperTitle": "Efficient tail estimation for massive correlated log-normal sums", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Tsinghua University": 4.0}, "Authors": ["Mingzhi Gao", "Zuochang Ye", "Yan Wang", "Zhiping Yu"]}]}, {"DBLP title": "A linear algorithm for full-chip statistical leakage power analysis considering weak spatial correlation.", "DBLP authors": ["Ruijing Shen", "Sheldon X.-D. Tan", "Jinjun Xiong"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837394", "OA papers": [{"PaperId": "https://openalex.org/W2121483324", "PaperTitle": "A linear algorithm for full-chip statistical leakage power analysis considering weak spatial correlation", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of California, Riverside": 2.0, "IBM Research - Thomas J. Watson Research Center": 1.0}, "Authors": ["Ruijing Shen", "Sheldon X.-D. Tan", "Jinjun Xiong"]}]}, {"DBLP title": "Synthesis and implementation of active mode power gating circuits.", "DBLP authors": ["Jun Seomun", "Insup Shin", "Youngsoo Shin"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837395", "OA papers": [{"PaperId": "https://openalex.org/W2048984379", "PaperTitle": "Synthesis and implementation of active mode power gating circuits", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Korea Advanced Institute of Science and Technology": 3.0}, "Authors": ["Jun Seomun", "Insup Shin", "Youngsoo Shin"]}]}, {"DBLP title": "Leakage-aware dynamic scheduling for real-time adaptive applications on multiprocessor systems.", "DBLP authors": ["Heng Yu", "Bharadwaj Veeravalli", "Yajun Ha"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837396", "OA papers": [{"PaperId": "https://openalex.org/W2020177995", "PaperTitle": "Leakage-aware dynamic scheduling for real-time adaptive applications on multiprocessor systems", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"National University of Singapore": 3.0}, "Authors": ["Heng Yu", "Bharadwaj Veeravalli", "Yajun Ha"]}]}, {"DBLP title": "BooM: a decision procedure for boolean matching with abstraction and dynamic learning.", "DBLP authors": ["Chih-Fan Lai", "Jie-Hong R. Jiang", "Kuo-Hua Wang"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837398", "OA papers": [{"PaperId": "https://openalex.org/W2134717767", "PaperTitle": "BooM", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"National Taiwan University": 2.0, "Fu Jen Catholic University": 1.0}, "Authors": ["Chih-Fan Lai", "Jie-Hong R. Jiang", "Kuo-Hua Wang"]}]}, {"DBLP title": "Node addition and removal in the presence of don't cares.", "DBLP authors": ["Yung-Chih Chen", "Chun-Yao Wang"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837399", "OA papers": [{"PaperId": "https://openalex.org/W2009499420", "PaperTitle": "Node addition and removal in the presence of don't cares", "Year": 2010, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"National Tsing Hua University": 2.0}, "Authors": ["Yung-Chih Chen", "Chun-Yao Wang"]}]}, {"DBLP title": "ECR: a low complexity generalized error cancellation rewiring scheme.", "DBLP authors": ["Xiaoqing Yang", "Tak-Kei Lam", "Yu-Liang Wu"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837400", "OA papers": [{"PaperId": "https://openalex.org/W2169938611", "PaperTitle": "ECR", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Chinese University of Hong Kong": 3.0}, "Authors": ["Xiao-Qing Yang", "Tak-Kei Lam", "Yu-Liang Wu"]}]}, {"DBLP title": "LUT-based FPGA technology mapping for reliability.", "DBLP authors": ["Jason Cong", "Kirill Minkovich"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837401", "OA papers": [{"PaperId": "https://openalex.org/W2013784404", "PaperTitle": "LUT-based FPGA technology mapping for reliability", "Year": 2010, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Computer Science Department, University of California, Los Angeles, Los Angeles, CA, 90095, USA.": 2.0}, "Authors": ["Jason Cong", "Kirill Minkovich"]}]}, {"DBLP title": "Verification for fault tolerance of the IBM system z microprocessor.", "DBLP authors": ["Brian W. Thompto", "Bodo Hoppe"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837405", "OA papers": [{"PaperId": "https://openalex.org/W2052055895", "PaperTitle": "Verification for fault tolerance of the IBM system z microprocessor", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"IBM Systems & Technology Group 11400 Burnet Road, Austin, Texas, 78758-3493": 1.0, "IBM (Germany)": 1.0}, "Authors": ["Thompto Brian W", "Bodo Hoppe"]}]}, {"DBLP title": "Formal modeling and reasoning for reliability analysis.", "DBLP authors": ["Natasa Miskov-Zivanov", "Diana Marculescu"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837406", "OA papers": [{"PaperId": "https://openalex.org/W2075370925", "PaperTitle": "Formal modeling and reasoning for reliability analysis", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Pittsburgh": 1.0, "Carnegie Mellon University": 1.0}, "Authors": ["Natasa Miskov-Zivanov", "Diana Marculescu"]}]}, {"DBLP title": "Using introspective software-based testing for post-silicon debug and repair.", "DBLP authors": ["Kypros Constantinides", "Todd M. Austin"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837407", "OA papers": [{"PaperId": "https://openalex.org/W2040365614", "PaperTitle": "Using introspective software-based testing for post-silicon debug and repair", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Advanced Micro Devices (United States)": 1.0, "University of Michigan\u2013Ann Arbor": 1.0}, "Authors": ["Kypros Constantinides", "Todd Austin"]}]}, {"DBLP title": "Xetal-Pro: an ultra-low energy and high throughput SIMD processor.", "DBLP authors": ["Yifan He", "Yu Pu", "Richard P. Kleihorst", "Zhenyu Ye", "Anteneh A. Abbo", "Sebastian M. Londono", "Henk Corporaal"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837409", "OA papers": [{"PaperId": "https://openalex.org/W1998441272", "PaperTitle": "Xetal-Pro", "Year": 2010, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Eindhoven University of Technology": 5.0, "VITO, Belgium": 1.0, "Philips Research, The Netherlands.": 1.0}, "Authors": ["Yifan He", "Yu Pu", "Richard Kleihorst", "Zhenyu Ye", "Anteneh Alemu Abbo", "Sebastian Moreno Londono", "Henk Corporaal"]}]}, {"DBLP title": "A framework for automatic parallelization, static and dynamic memory optimization in MPSoC platforms.", "DBLP authors": ["Yiannis Iosifidis", "Arindam Mallik", "Stylianos Mamagkakis", "Eddy de Greef", "Alexandros Bartzas", "Dimitrios Soudris", "Francky Catthoor"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837410", "OA papers": [{"PaperId": "https://openalex.org/W1998193903", "PaperTitle": "A framework for automatic parallelization, static and dynamic memory optimization in MPSoC platforms", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"National Technical University of Athens": 3.0, "[imec vzw, Leuven, Belgium]": 4.0}, "Authors": ["Yiannis Iosifidis", "Arindam Mallik", "Stylianos Mamagkakis", "Eddy De Greef", "Alexandros Bartzas", "Dimitrios Soudris", "Francky Catthoor"]}]}, {"DBLP title": "Scalable effort hardware design: exploiting algorithmic resilience for energy efficiency.", "DBLP authors": ["Vinay K. Chippa", "Debabrata Mohapatra", "Anand Raghunathan", "Kaushik Roy", "Srimat T. Chakradhar"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837411", "OA papers": [{"PaperId": "https://openalex.org/W2156425544", "PaperTitle": "Scalable effort hardware design", "Year": 2010, "CitationCount": 146, "EstimatedCitation": 146, "Affiliations": {"Purdue University System": 4.0, "NEC (United States)": 1.0}, "Authors": ["Vinay K. Chippa", "Debabrata Mohapatra", "Anand Raghunathan", "Kaushik Roy", "Srimat Chakradhar"]}]}, {"DBLP title": "Parallel program performance modeling for runtime optimization of multi-algorithm circuit simulation.", "DBLP authors": ["Xiaoji Ye", "Peng Li"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837413", "OA papers": [{"PaperId": "https://openalex.org/W2028582549", "PaperTitle": "Parallel program performance modeling for runtime optimization of multi-algorithm circuit simulation", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Texas A&M University": 2.0}, "Authors": ["Xiaoji Ye", "Peng Li"]}]}, {"DBLP title": "Separatrices in high-dimensional state space: system-theoretical tangent computation and application to SRAM dynamic stability analysis.", "DBLP authors": ["Yong Zhang", "Peng Li", "Garng M. Huang"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837414", "OA papers": [{"PaperId": "https://openalex.org/W2059095235", "PaperTitle": "Separatrices in high-dimensional state space", "Year": 2010, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Texas A&M University": 3.0}, "Authors": ["Yong Zhang", "Peng Li", "Garng M. Huang"]}]}, {"DBLP title": "A robust periodic arnoldi shooting algorithm for efficient analysis of large-scale RF/MM ICs.", "DBLP authors": ["Xuexin Liu", "Hao Yu", "Sheldon X.-D. Tan"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837415", "OA papers": [{"PaperId": "https://openalex.org/W2036296646", "PaperTitle": "A robust periodic arnoldi shooting algorithm for efficient analysis of large-scale RF/MM ICs", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of California, Riverside": 2.0, "Nanyang Technological University": 1.0}, "Authors": ["Xue-Xin Liu", "Hao Yu", "Sheldon X.-D. Tan"]}]}, {"DBLP title": "Distributed task migration for thermal management in many-core systems.", "DBLP authors": ["Yang Ge", "Parth Malani", "Qinru Qiu"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837417", "OA papers": [{"PaperId": "https://openalex.org/W2006645291", "PaperTitle": "Distributed task migration for thermal management in many-core systems", "Year": 2010, "CitationCount": 98, "EstimatedCitation": 98, "Affiliations": {"Binghamton University": 3.0}, "Authors": ["Yang Ge", "Parth Malani", "Qinru Qiu"]}]}, {"DBLP title": "Thermal aware task sequencing on embedded processors.", "DBLP authors": ["Sushu Zhang", "Karam S. Chatha"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837418", "OA papers": [{"PaperId": "https://openalex.org/W2088056325", "PaperTitle": "Thermal aware task sequencing on embedded processors", "Year": 2010, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"Arizona State University": 2.0}, "Authors": ["Sushu Zhang", "Karam S. Chatha"]}]}, {"DBLP title": "A framework for optimizing thermoelectric active cooling systems.", "DBLP authors": ["Jieyi Long", "Seda Ogrenci Memik"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837419", "OA papers": [{"PaperId": "https://openalex.org/W2036228695", "PaperTitle": "A framework for optimizing thermoelectric active cooling systems", "Year": 2010, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Dept. of EECS, Northwestern University": 2.0}, "Authors": ["Jieyi Long", "Gokhan Memik"]}]}, {"DBLP title": "Eyecharts: constructive benchmarking of gate sizing heuristics.", "DBLP authors": ["Puneet Gupta", "Andrew B. Kahng", "Amarnath Kasibhatla", "Puneet Sharma"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837421", "OA papers": [{"PaperId": "https://openalex.org/W2051485741", "PaperTitle": "Eyecharts", "Year": 2010, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of California, Los Angeles": 2.0, "University of California, San Diego": 1.0, "Freescale semiconductor": 1.0}, "Authors": ["Puneet Gupta", "Andrew B. Kahng", "Amarnath Kasibhatla", "Puneet Sharma"]}]}, {"DBLP title": "Detecting tangled logic structures in VLSI netlists.", "DBLP authors": ["Tanuj Jindal", "Charles J. Alpert", "Jiang Hu", "Zhuo Li", "Gi-Joon Nam", "Charles B. Winn"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837422", "OA papers": [{"PaperId": "https://openalex.org/W2096117010", "PaperTitle": "Detecting tangled logic structures in VLSI netlists", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Texas A&M University": 2.0, "IBM Research - Austin": 3.0, "Essex Westford School District": 1.0}, "Authors": ["Tanuj Jindal", "Charles J. Alpert", "Jiang Hu", "Zhuo Li", "Gi-Joon Nam", "Charles O. N. Winn"]}]}, {"DBLP title": "Lattice-based computation of Boolean functions.", "DBLP authors": ["Mustafa Altun", "Marc D. Riedel"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837423", "OA papers": [{"PaperId": "https://openalex.org/W2080423274", "PaperTitle": "Lattice-based computation of Boolean functions", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Twin Cities Orthopedics": 1.0, "University of Minnesota": 1.0}, "Authors": ["Mustafa Altun", "Marc D. Riedel"]}]}, {"DBLP title": "A novel optimal single constant multiplication algorithm.", "DBLP authors": ["Jason Thong", "Nicola Nicolici"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837424", "OA papers": [{"PaperId": "https://openalex.org/W2050784420", "PaperTitle": "A novel optimal single constant multiplication algorithm", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"McMaster University": 2.0}, "Authors": ["Jason Thong", "Nicola Nicolici"]}]}, {"DBLP title": "Synchronization of washing operations with droplet routing for cross-contamination avoidance in digital microfluidic biochips.", "DBLP authors": ["Yang Zhao", "Krishnendu Chakrabarty"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837437", "OA papers": [{"PaperId": "https://openalex.org/W2097972685", "PaperTitle": "Synchronization of washing operations with droplet routing for cross-contamination avoidance in digital microfluidic biochips", "Year": 2010, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"Duke University": 2.0}, "Authors": ["Yang Zhao", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Cross-contamination aware design methodology for pin-constrained digital microfluidic biochips.", "DBLP authors": ["Cliff Chiung-Yu Lin", "Yao-Wen Chang"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837438", "OA papers": [{"PaperId": "https://openalex.org/W2157791749", "PaperTitle": "Cross-contamination aware design methodology for pin-constrained digital microfluidic biochips", "Year": 2010, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"National Taiwan University": 2.0}, "Authors": ["Cliff Ji-Fan Lin", "Yao-Wen Chang"]}]}, {"DBLP title": "Reducing the number of lines in reversible circuits.", "DBLP authors": ["Robert Wille", "Mathias Soeken", "Rolf Drechsler"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837439", "OA papers": [{"PaperId": "https://openalex.org/W2058967095", "PaperTitle": "Reducing the number of lines in reversible circuits", "Year": 2010, "CitationCount": 57, "EstimatedCitation": 57, "Affiliations": {"University of Bremen": 3.0}, "Authors": ["Robert Wille", "Mathias Soeken", "Rolf Drechsler"]}]}, {"DBLP title": "Synthesis of the optimal 4-bit reversible circuits.", "DBLP authors": ["Oleg Golubitsky", "Sean M. Falconer", "Dmitri Maslov"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837440", "OA papers": [{"PaperId": "https://openalex.org/W1975989874", "PaperTitle": "Synthesis of the optimal 4-bit reversible circuits", "Year": 2010, "CitationCount": 53, "EstimatedCitation": 53, "Affiliations": {"Google (Canada)": 1.0, "Stanford University": 1.0, "University of Waterloo": 1.0}, "Authors": ["Oleg Golubitsky", "Sean M. Falconer", "Dmitri A. Maslov"]}]}, {"DBLP title": "Crosstalk noise and bit error rate analysis for optical network-on-chip.", "DBLP authors": ["Yiyuan Xie", "Mahdi Nikdast", "Jiang Xu", "Wei Zhang", "Qi Li", "Xiaowen Wu", "Yaoyao Ye", "Xuan Wang", "Weichen Liu"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837441", "OA papers": [{"PaperId": "https://openalex.org/W2093081916", "PaperTitle": "Crosstalk noise and bit error rate analysis for optical network-on-chip", "Year": 2010, "CitationCount": 91, "EstimatedCitation": 91, "Affiliations": {"Hong Kong University of Science and Technology": 8.0, "Nanyang Technological University": 1.0}, "Authors": ["Yiyuan Xie", "Mahdi Nikdast", "Jiang Xu", "Wei Zhang", "Qi Li", "Xiaowen Wu", "Yaoyao Ye", "Xuan Wang", "Weichen Liu"]}]}, {"DBLP title": "Parallel multigrid preconditioning on graphics processing units (GPUs) for robust power grid analysis.", "DBLP authors": ["Zhuo Feng", "Zhiyu Zeng"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837443", "OA papers": [{"PaperId": "https://openalex.org/W1972462303", "PaperTitle": "Parallel multigrid preconditioning on graphics processing units (GPUs) for robust power grid analysis", "Year": 2010, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"Michigan Technological University": 1.0, "Texas A&M University": 1.0}, "Authors": ["Zhuo Feng", "Zhiyu Zeng"]}]}, {"DBLP title": "Stochastic dominant singular vectors method for variation-aware extraction.", "DBLP authors": ["Tarek A. El-Moselhy", "Luca Daniel"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837444", "OA papers": [{"PaperId": "https://openalex.org/W2095731867", "PaperTitle": "Stochastic dominant singular vectors method for variation-aware extraction", "Year": 2010, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Massachusetts Institute of Technology": 2.0}, "Authors": ["Tarek F. El-Moselhy", "Daniel K. Sodickson"]}]}, {"DBLP title": "Closed-form modeling of layout-dependent mechanical stress.", "DBLP authors": ["Vivek Joshi", "Valeriy Sukharev", "Andres Torres", "Kanak Agarwal", "Dennis Sylvester", "David T. Blaauw"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837445", "OA papers": [{"PaperId": "https://openalex.org/W1987176210", "PaperTitle": "Closed-form modeling of layout-dependent mechanical stress", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Michigan\u2013Ann Arbor": 3.0, "Mentor Technologies": 2.0, "IBM Research - Austin": 1.0}, "Authors": ["Vivek Joshi", "Valeriy Sukharev", "Andr\u00e9s Torres", "Kanak B. Agarwal", "Dennis Sylvester", "David Blaauw"]}]}, {"DBLP title": "Generating parametric models from tabulated data.", "DBLP authors": ["Sanda Lefteriu", "Jan Mohring"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837446", "OA papers": [{"PaperId": "https://openalex.org/W2060246371", "PaperTitle": "Generating parametric models from tabulated data", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Fraunhofer Institute for Industrial Mathematics": 1.5, "Rice University": 0.5}, "Authors": ["Sanda Lefteriu", "Jan Mohring"]}]}, {"DBLP title": "MFTI: matrix-format tangential interpolation for modeling multi-port systems.", "DBLP authors": ["Yuanzhe Wang", "Chi-Un Lei", "Grantham K. H. Pang", "Ngai Wong"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837447", "OA papers": [{"PaperId": "https://openalex.org/W2155970503", "PaperTitle": "MFTI", "Year": 2010, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"[Department of Electrical and Electronic Engineering The University of Hong Kong, Pokfulam Road, Hong Kong]": 4.0}, "Authors": ["Yuanzhe Wang", "Chi-Un Lei", "Grantham K. H. Pang", "Ngai Wong"]}]}, {"DBLP title": "A universal state-of-charge algorithm for batteries.", "DBLP authors": ["Bingjun Xiao", "Yiyu Shi", "Lei He"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837449", "OA papers": [{"PaperId": "https://openalex.org/W2074303121", "PaperTitle": "A universal state-of-charge algorithm for batteries", "Year": 2010, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"University of California, Los Angeles": 3.0}, "Authors": ["Bingjun Xiao", "Yiyu Shi", "Lei He"]}]}, {"DBLP title": "A complete design-flow for the generation of ultra low-power WSN node architectures based on micro-tasking.", "DBLP authors": ["Muhammad Adeel Pasha", "Steven Derrien", "Olivier Sentieys"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837450", "OA papers": [{"PaperId": "https://openalex.org/W2032117691", "PaperTitle": "A complete design-flow for the generation of ultra low-power WSN node architectures based on micro-tasking", "Year": 2010, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 1.0, "University of Rennes": 1.0, "French Institute for Research in Computer Science and Automation": 1.0}, "Authors": ["Muhammad Adeel Pasha", "Steven Derrien", "Olivier Sentieys"]}]}, {"DBLP title": "Stacking SRAM banks for ultra low power standby mode operation.", "DBLP authors": ["Adam C. Cabe", "Zhenyu Qi", "Mircea R. Stan"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837451", "OA papers": [{"PaperId": "https://openalex.org/W2019971949", "PaperTitle": "Stacking SRAM banks for ultra low power standby mode operation", "Year": 2010, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Virginia": 3.0}, "Authors": ["Adam C. Cabe", "Zhenyu Qi", "Mircea R. Stan"]}]}, {"DBLP title": "PreDVS: preemptive dynamic voltage scaling for real-time systems using approximation scheme.", "DBLP authors": ["Weixun Wang", "Prabhat Mishra"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837452", "OA papers": [{"PaperId": "https://openalex.org/W2003841907", "PaperTitle": "PreDVS", "Year": 2010, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"University of Florida": 2.0}, "Authors": ["Weixun Wang", "Prabhat Mishra"]}]}, {"DBLP title": "In-situ characterization and extraction of SRAM variability.", "DBLP authors": ["Srivatsan Chellappa", "Jia Ni", "Xiaoyin Yao", "Nathan D. Hindman", "Jyothi Velamala", "Min Chen", "Yu Cao", "Lawrence T. Clark"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837454", "OA papers": [{"PaperId": "https://openalex.org/W2004982717", "PaperTitle": "In-situ characterization and extraction of SRAM variability", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Arizona State University": 8.0}, "Authors": ["Srivatsan Chellappa", "Jia Ni", "Xiaoyin Yao", "Nathan D. Hindman", "Jyothi Velamala", "Min Chen", "Yu Cao", "Lawrence T. Clark"]}]}, {"DBLP title": "A holistic approach for statistical SRAM analysis.", "DBLP authors": ["Paul Zuber", "Petr Dobrovoln\u00fd", "Miguel Miranda"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837455", "OA papers": [{"PaperId": "https://openalex.org/W2041230794", "PaperTitle": "A holistic approach for statistical SRAM analysis", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Imec - SSET - Digital Components - Insite Kapeldreef 75, 3001 Leuven, Belgium": 3.0}, "Authors": ["Paul Zuber", "Petr Dobrovolny", "Miguel A. Miranda"]}]}, {"DBLP title": "Clock tree synthesis with pre-bond testability for 3D stacked IC designs.", "DBLP authors": ["Tak-Yung Kim", "Taewhan Kim"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837456", "OA papers": [{"PaperId": "https://openalex.org/W1979936813", "PaperTitle": "Clock tree synthesis with pre-bond testability for 3D stacked IC designs", "Year": 2010, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Seoul National University": 2.0}, "Authors": ["Tak-Yung Kim", "Taewhan Kim"]}]}, {"DBLP title": "An efficient phase detector connection structure for the skew synchronization system.", "DBLP authors": ["Yu-Chien Kao", "Hsuan-Ming Chou", "Kun-Ting Tsai", "Shih-Chieh Chang"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837457", "OA papers": [{"PaperId": "https://openalex.org/W2157538032", "PaperTitle": "An efficient phase detector connection structure for the skew synchronization system", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National Tsing Hua University": 4.0}, "Authors": ["Yu-Chien Kao", "Hsuan-Ming Chou", "Kun-Ting Tsai", "Shih-Chieh Chang"]}]}, {"DBLP title": "Cyber-physical systems: the next computing revolution.", "DBLP authors": ["Ragunathan Rajkumar", "Insup Lee", "Lui Sha", "John A. Stankovic"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837461", "OA papers": [{"PaperId": "https://openalex.org/W2149713648", "PaperTitle": "Cyber-physical systems", "Year": 2010, "CitationCount": 1191, "EstimatedCitation": 1191, "Affiliations": {"Carnegie Mellon University": 1.0, "University of Pennsylvania": 1.0, "University of Illinois Urbana-Champaign": 1.0, "University of Virginia": 1.0}, "Authors": ["Ragunathan Rajkumar", "Insup Lee", "Lui Sha", "John A. Stankovic"]}]}, {"DBLP title": "CPS foundations.", "DBLP authors": ["Edward A. Lee"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837462", "OA papers": [{"PaperId": "https://openalex.org/W2293702630", "PaperTitle": "CPS foundations", "Year": 2010, "CitationCount": 247, "EstimatedCitation": 247, "Affiliations": {"University of California, Berkeley": 1.0}, "Authors": ["Edward A. Lee"]}]}, {"DBLP title": "Medical cyber physical systems.", "DBLP authors": ["Insup Lee", "Oleg Sokolsky"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837463", "OA papers": [{"PaperId": "https://openalex.org/W2037031363", "PaperTitle": "Medical cyber physical systems", "Year": 2010, "CitationCount": 135, "EstimatedCitation": 135, "Affiliations": {"University of Pennsylvania": 2.0}, "Authors": ["Insup Lee", "Oleg Sokolsky"]}]}, {"DBLP title": "Cyber-physical energy systems: focus on smart buildings.", "DBLP authors": ["Jan Kleissl", "Yuvraj Agarwal"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837464", "OA papers": [{"PaperId": "https://openalex.org/W2012645343", "PaperTitle": "Cyber-physical energy systems", "Year": 2010, "CitationCount": 96, "EstimatedCitation": 96, "Affiliations": {"University of California, San Diego": 2.0}, "Authors": ["Jan Kleissl", "Yuvraj Agarwal"]}]}, {"DBLP title": "Scalable specification mining for verification and diagnosis.", "DBLP authors": ["Wenchao Li", "Alessandro Forin", "Sanjit A. Seshia"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837466", "OA papers": [{"PaperId": "https://openalex.org/W2147556214", "PaperTitle": "Scalable specification mining for verification and diagnosis", "Year": 2010, "CitationCount": 100, "EstimatedCitation": 100, "Affiliations": {"Berkeley College": 1.0, "University of California, Berkeley": 1.0, "Microsoft Research (United Kingdom)": 1.0}, "Authors": ["Wenchao Li", "Alessandro Forin", "Sanjit A. Seshia"]}]}, {"DBLP title": "Distributed time, conservative parallel logic simulation on GPUs.", "DBLP authors": ["Bo D. Wang", "Yuhao Zhu", "Yangdong Deng"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837467", "OA papers": [{"PaperId": "https://openalex.org/W2151250761", "PaperTitle": "Distributed time, conservative parallel logic simulation on GPUs", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Tsinghua University": 2.0, "Department of Computer Science Beihang University": 1.0}, "Authors": ["Bo Wang", "Yuhao Zhu", "Yangdong Deng"]}]}, {"DBLP title": "An efficient test vector generation for checking analog/mixed-signal functional models.", "DBLP authors": ["ByongChan Lim", "Jaeha Kim", "Mark A. Horowitz"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837468", "OA papers": [{"PaperId": "https://openalex.org/W2007333924", "PaperTitle": "An efficient test vector generation for checking analog/mixed-signal functional models", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Stanford University": 2.0, "Seoul National University": 1.0}, "Authors": ["Byong Chan Lim", "Jaeha Kim", "Mark Horowitz"]}]}, {"DBLP title": "Leveraging UPF-extracted assertions for modeling and formal verification of architectural power intent.", "DBLP authors": ["Aritra Hazra", "Srobona Mitra", "Pallab Dasgupta", "Ajit Pal", "Debabrata Bagchi", "Kaustav Guha"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837469", "OA papers": [{"PaperId": "https://openalex.org/W2151494804", "PaperTitle": "Leveraging UPF-extracted assertions for modeling and formal verification of architectural power intent", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Indian Institute of Technology Kharagpur": 4.0, "Synopsys India pvt ltd,Bangalore,India": 2.0}, "Authors": ["Aritra Hazra", "Srobona Mitra", "Pallab Dasgupta", "Ajit Pal", "Debabrata Bagchi", "Kaustav Guha"]}]}, {"DBLP title": "Efficient simulation of oscillatory combinational loops.", "DBLP authors": ["Morteza Fayyazi", "Laurent Kirsch"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837470", "OA papers": [{"PaperId": "https://openalex.org/W2119668931", "PaperTitle": "Efficient simulation of oscillatory combinational loops", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Mentor Graphics Corporation Waltham, MA 02451, USA": 2.0}, "Authors": ["Morteza Fayyazi", "Laurent Kirsch"]}]}, {"DBLP title": "Transistor sizing of custom high-performance digital circuits with parametric yield considerations.", "DBLP authors": ["Daniel K. Beece", "Jinjun Xiong", "Chandu Visweswariah", "Vladimir Zolotov", "Yifang Liu"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837472", "OA papers": [{"PaperId": "https://openalex.org/W2039490436", "PaperTitle": "Transistor sizing of custom high-performance digital circuits with parametric yield considerations", "Year": 2010, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"IBM Research - Thomas J. Watson Research Center": 4.0, "Texas A&M University": 1.0}, "Authors": ["D.K. Beece", "Jinjun Xiong", "Chandu Visweswariah", "Vladimir Zolotov", "Yifang Liu"]}]}, {"DBLP title": "RDE-based transistor-level gate simulation for statistical static timing analysis.", "DBLP authors": ["Qin Tang", "Amir Zjajo", "Michel Berkelaar", "Nick van der Meijs"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837473", "OA papers": [{"PaperId": "https://openalex.org/W2086855053", "PaperTitle": "RDE-based transistor-level gate simulation for statistical static timing analysis", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Delft University of Technology": 4.0}, "Authors": ["Qin Tang", "Amir Zjajo", "Michel Berkelaar", "Nick van der Meijs"]}]}, {"DBLP title": "Efficient smart monte carlo based SSTA on graphics processing units with improved resource utilization.", "DBLP authors": ["Vineeth Veetil", "Yung-Hsu Chang", "Dennis Sylvester", "David T. Blaauw"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837474", "OA papers": [{"PaperId": "https://openalex.org/W2071225775", "PaperTitle": "Efficient smart monte carlo based SSTA on graphics processing units with improved resource utilization", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Michigan\u2013Ann Arbor": 4.0}, "Authors": ["Vineeth Veetil", "Yung-Hsu Chang", "Dennis Sylvester", "David Blaauw"]}]}, {"DBLP title": "Static timing analysis for flexible TFT circuits.", "DBLP authors": ["Chao-Hsuan Hsu", "Chester Liu", "En-Hua Ma", "James Chien-Mo Li"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837475", "OA papers": [{"PaperId": "https://openalex.org/W2024558115", "PaperTitle": "Static timing analysis for flexible TFT circuits", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"GIEE, NTU, Taipei, Taiwan": 4.0}, "Authors": ["Chao-Hsuan Hsu", "Chester Liu", "En Ma", "James T. Li"]}]}, {"DBLP title": "TSV stress aware timing analysis with applications to 3D-IC layout optimization.", "DBLP authors": ["Jae-Seok Yang", "Krit Athikulwongse", "Young-Joon Lee", "Sung Kyu Lim", "David Z. Pan"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837476", "OA papers": [{"PaperId": "https://openalex.org/W2126084661", "PaperTitle": "TSV stress aware timing analysis with applications to 3D-IC layout optimization", "Year": 2010, "CitationCount": 97, "EstimatedCitation": 97, "Affiliations": {"The University of Texas at Austin": 2.0, "Georgia Institute of Technology": 3.0}, "Authors": ["Jaeseok Yang", "Krit Athikulwongse", "Young-Joon Lee", "Sung Kyu Lim", "David Z. Pan"]}]}, {"DBLP title": "A system for online power prediction in virtualized environments using Gaussian mixture models.", "DBLP authors": ["Gaurav Dhiman", "Kresimir Mihic", "Tajana Rosing"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837478", "OA papers": [{"PaperId": "https://openalex.org/W2120950438", "PaperTitle": "A system for online power prediction in virtualized environments using Gaussian mixture models", "Year": 2010, "CitationCount": 93, "EstimatedCitation": 93, "Affiliations": {"University of California, San Diego": 3.0}, "Authors": ["Gaurav Dhiman", "Kresimir Mihic", "Tajana Rosing"]}]}, {"DBLP title": "Performance and power modeling in a multi-programmed multi-core environment.", "DBLP authors": ["Xi Chen", "Chi Xu", "Robert P. Dick", "Zhuoqing Morley Mao"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837479", "OA papers": [{"PaperId": "https://openalex.org/W2032671255", "PaperTitle": "Performance and power modeling in a multi-programmed multi-core environment", "Year": 2010, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"University of Michigan\u2013Ann Arbor": 3.0, "University of Minnesota": 1.0}, "Authors": ["Xi Chen", "Chi Xu", "Robert P. Dick", "Z. Morley Mao"]}]}, {"DBLP title": "Reliability aware power management for dual-processor real-time embedded systems.", "DBLP authors": ["Ranjani Sridharan", "Rabi N. Mahapatra"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837480", "OA papers": [{"PaperId": "https://openalex.org/W2130540456", "PaperTitle": "Reliability aware power management for dual-processor real-time embedded systems", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Texas A&M University": 2.0}, "Authors": ["Ranjani Sridharan", "Rabi N. Mahapatra"]}]}, {"DBLP title": "Recovery-driven design: a power minimization methodology for error-tolerant processor modules.", "DBLP authors": ["Andrew B. Kahng", "Seokhyeong Kang", "Rakesh Kumar", "John Sartori"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837481", "OA papers": [{"PaperId": "https://openalex.org/W2167037406", "PaperTitle": "Recovery-driven design", "Year": 2010, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"University of California, San Diego": 2.0, "University of Illinois Urbana-Champaign": 2.0}, "Authors": ["Andrew B. Kahng", "Seokhyeong Kang", "Rakesh Kumar", "John Sartori"]}]}, {"DBLP title": "Tradeoff analysis and optimization of power delivery networks with on-chip voltage regulation.", "DBLP authors": ["Zhiyu Zeng", "Xiaoji Ye", "Zhuo Feng", "Peng Li"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837483", "OA papers": [{"PaperId": "https://openalex.org/W2095813283", "PaperTitle": "Tradeoff analysis and optimization of power delivery networks with on-chip voltage regulation", "Year": 2010, "CitationCount": 60, "EstimatedCitation": 60, "Affiliations": {"Texas A&M University": 2.0, "Michigan Technological University": 2.0}, "Authors": ["Zhiyu Zeng", "Xiaoji Ye", "Zhuo Feng", "Peng Li"]}]}, {"DBLP title": "An efficient dual algorithm for vectorless power grid verification under linear current constraints.", "DBLP authors": ["Xuanxing Xiong", "Jia Wang"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837484", "OA papers": [{"PaperId": "https://openalex.org/W2136030309", "PaperTitle": "An efficient dual algorithm for vectorless power grid verification under linear current constraints", "Year": 2010, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Illinois Institute of Technology": 2.0}, "Authors": ["Xuanxing Xiong", "Jia Wang"]}]}, {"DBLP title": "Parallel hierarchical cross entropy optimization for on-chip decap budgeting.", "DBLP authors": ["Xueqian Zhao", "Yonghe Guo", "Zhuo Feng", "Shiyan Hu"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837485", "OA papers": [{"PaperId": "https://openalex.org/W2091554407", "PaperTitle": "Parallel hierarchical cross entropy optimization for on-chip decap budgeting", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Michigan Technological University": 4.0}, "Authors": ["Xueqian Zhao", "Yonghe Guo", "Zhuo Feng", "Shiyan Hu"]}]}, {"DBLP title": "SRAM-based NBTI/PBTI sensor system design.", "DBLP authors": ["Zhenyu Qi", "Jiajing Wang", "Adam C. Cabe", "Stuart N. Wooters", "Travis N. Blalock", "Benton H. Calhoun", "Mircea R. Stan"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837486", "OA papers": [{"PaperId": "https://openalex.org/W2011920948", "PaperTitle": "SRAM-based NBTI/PBTI sensor system design", "Year": 2010, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"University of Virginia": 7.0}, "Authors": ["Zhenyu Qi", "Jiajing Wang", "Adam C. Cabe", "Stuart N. Wooters", "Travis W. Blalock", "Benton H. Calhoun", "Mircea R. Stan"]}]}, {"DBLP title": "A statistical simulation method for reliability analysis of SRAM core-cells.", "DBLP authors": ["Renan Alves Fonseca", "Luigi Dilillo", "Alberto Bosio", "Patrick Girard", "Serge Pravossoudovitch", "Arnaud Virazel", "Nabil Badereddine"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837487", "OA papers": [{"PaperId": "https://openalex.org/W1970248392", "PaperTitle": "A statistical simulation method for reliability analysis of SRAM core-cells", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Montpellier": 3.0, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 3.0, "Infineon Technologies France 2600, route des Cr\u00eates - 06560 Sophia-Antipolis, France": 1.0}, "Authors": ["Ricardo Fonseca", "Luigi Dilillo", "Alberto Bosio", "Patrick Girard", "Serge Pravossoudovitch", "Arnaud Virazel", "N. Badereddine"]}]}, {"DBLP title": "Stochastic computation.", "DBLP authors": ["Naresh R. Shanbhag", "Rami A. Abdallah", "Rakesh Kumar", "Douglas L. Jones"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837491", "OA papers": [{"PaperId": "https://openalex.org/W2296253867", "PaperTitle": "Stochastic computation", "Year": 2010, "CitationCount": 135, "EstimatedCitation": 135, "Affiliations": {"University of Illinois Urbana-Champaign": 4.0}, "Authors": ["Naresh R. Shanbhag", "Rami A. Abdallah", "Rakesh Kumar", "Douglas L. Jones"]}]}, {"DBLP title": "Best-effort computing: re-thinking parallel software and hardware.", "DBLP authors": ["Srimat T. Chakradhar", "Anand Raghunathan"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837492", "OA papers": [{"PaperId": "https://openalex.org/W2003957094", "PaperTitle": "Best-effort computing", "Year": 2010, "CitationCount": 95, "EstimatedCitation": 95, "Affiliations": {"NEC (Japan)": 1.0, "School of Electrical & Computer Engineering, Purdue University": 1.0}, "Authors": ["Srimat Chakradhar", "Anand Raghunathan"]}]}, {"DBLP title": "Hardware that produces bounded rather than exact results.", "DBLP authors": ["Melvin A. Breuer"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837493", "OA papers": [{"PaperId": "https://openalex.org/W2088706828", "PaperTitle": "Hardware that produces bounded rather than exact results", "Year": 2010, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"University of Southern California": 1.0}, "Authors": ["Melvin A. Breuer"]}]}, {"DBLP title": "Impact of process variations on emerging memristor.", "DBLP authors": ["Dimin Niu", "Yiran Chen", "Cong Xu", "Yuan Xie"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837495", "OA papers": [{"PaperId": "https://openalex.org/W1998385236", "PaperTitle": "Impact of process variations on emerging memristor", "Year": 2010, "CitationCount": 105, "EstimatedCitation": 105, "Affiliations": {"Pennsylvania State University": 3.0, "Seagate (United States)": 1.0}, "Authors": ["Niu Dimin", "Yi Chen", "Cong Xu", "Yuan Xie"]}]}, {"DBLP title": "Reconfigurable multi-function logic based on graphene P-N junctions.", "DBLP authors": ["Sansiri Tanachutiwat", "Ji Ung Lee", "Wei Wang", "Chun Yung Sung"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837496", "OA papers": [{"PaperId": "https://openalex.org/W2085803561", "PaperTitle": "Reconfigurable multi-function logic based on graphene P-N junctions", "Year": 2010, "CitationCount": 48, "EstimatedCitation": 48, "Affiliations": {"Albany State University": 1.5, "State University of New York": 1.5, "IBM T.J. Watson Research Center, Yorktown, NY": 1.0}, "Authors": ["Sansiri Tanachutiwat", "Ji Hyun Lee", "Wei Wang", "Chun-Yung Sung"]}]}, {"DBLP title": "Carbon nanotube correlation: promising opportunity for CNFET circuit yield enhancement.", "DBLP authors": ["Jie Zhang", "Shashikanth Bobba", "Nishant Patil", "Albert Lin", "H.-S. Philip Wong", "Giovanni De Micheli", "Subhasish Mitra"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837497", "OA papers": [{"PaperId": "https://openalex.org/W2120657398", "PaperTitle": "Carbon nanotube correlation", "Year": 2010, "CitationCount": 50, "EstimatedCitation": 50, "Affiliations": {"Stanford University": 5.0, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 2.0}, "Authors": ["Jie Zhang", "Shashikanth Bobba", "Nishant Patil", "Albert Lin", "H.-S. Philip Wong", "Giovanni De Micheli", "Subhasish Mitra"]}]}, {"DBLP title": "Design and analysis of compact ultra energy-efficient logic gates using laterally-actuated double-electrode NEMS.", "DBLP authors": ["Hamed F. Dadgour", "Muhammad M. Hussain", "Casey Smith", "Kaustav Banerjee"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837498", "OA papers": [{"PaperId": "https://openalex.org/W2098417747", "PaperTitle": "Design and analysis of compact ultra energy-efficient logic gates using laterally-actuated double-electrode NEMS", "Year": 2010, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"University of California, Santa Barbara": 2.0, "King Abdullah University of Science and Technology": 1.0, "SEMATECH, AUSTIN, TX.": 1.0}, "Authors": ["Hamed F. Dadgour", "Muhammad Mustafa Hussain", "Casey Smith", "Kaustav Banerjee"]}]}, {"DBLP title": "Toward efficient large-scale performance modeling of integrated circuits via multi-mode/multi-corner sparse regression.", "DBLP authors": ["Wangyang Zhang", "Tsung-Hao Chen", "Ming Yuan Ting", "Xin Li"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837500", "OA papers": [{"PaperId": "https://openalex.org/W1983837873", "PaperTitle": "Toward efficient large-scale performance modeling of integrated circuits via multi-mode/multi-corner sparse regression", "Year": 2010, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Mentor Technologies": 3.0, "Carnegie Mellon University": 1.0}, "Authors": ["Wangyang Zhang", "Tsung-Hao Chen", "Ming-Yuan Ting", "Xin Li"]}]}, {"DBLP title": "Behavior-level yield enhancement approach for large-scaled analog circuits.", "DBLP authors": ["Chin-Cheng Kuo", "Yen-Lung Chen", "I-Ching Tsai", "Li-Yu Chan", "Chien-Nan Jimmy Liu"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837501", "OA papers": [{"PaperId": "https://openalex.org/W2046098908", "PaperTitle": "Behavior-level yield enhancement approach for large-scaled analog circuits", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Central University": 5.0}, "Authors": ["Chin-Cheng Kuo", "Yen-Lung Chen", "I-Ching Tsai", "Li-Yu Chan", "Chien-Nan Jimmy Liu"]}]}, {"DBLP title": "Generation of yield-embedded Pareto-front for simultaneous optimization of yield and performances.", "DBLP authors": ["Yu Liu", "Masato Yoshioka", "Katsumi Homma", "Toshiyuki Shibuya", "Yuzi Kanazawa"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837502", "OA papers": [{"PaperId": "https://openalex.org/W2003010595", "PaperTitle": "Generation of yield-embedded Pareto-front for simultaneous optimization of yield and performances", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Fujitsu (Japan)": 4.0, "Fujitsu (United States)": 1.0}, "Authors": ["Yu Liu", "Masato Yoshioka", "Katsumi Homma", "Toshiyuki Shibuya", "Yuzi Kanazawa"]}]}, {"DBLP title": "Pareto sampling: choosing the right weights by derivative pursuit.", "DBLP authors": ["Amith Singhee", "Pamela Castalino"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837503", "OA papers": [{"PaperId": "https://openalex.org/W2022418420", "PaperTitle": "Pareto sampling", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"IBM Research - Thomas J. Watson Research Center": 1.0, "IBM (United States)": 1.0}, "Authors": ["Amith Singhee", "Pamela Castalino"]}]}, {"DBLP title": "An error tolerance scheme for 3D CMOS imagers.", "DBLP authors": ["Hsiu-Ming Chang", "Jiun-Lang Huang", "Ding-Ming Kwai", "Kwang-Ting (Tim) Cheng", "Cheng-Wen Wu"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837505", "OA papers": [{"PaperId": "https://openalex.org/W2163896844", "PaperTitle": "An error tolerance scheme for 3D CMOS imagers", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of California, Santa Barbara": 2.0, "National Taiwan University": 1.0, "Industrial Technology Research Institute": 1.5, "National Tsing Hua University": 0.5}, "Authors": ["Hsiu-Ming Chang", "Jiun-Lang Huang", "Ding-Ming Kwai", "Kwang-Ting Cheng", "Cheng-Wen Wu"]}]}, {"DBLP title": "Fast identification of operating current for toggle MRAM by spiral search.", "DBLP authors": ["Sheng-Hung Wang", "Ching-Yi Chen", "Cheng-Wen Wu"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837506", "OA papers": [{"PaperId": "https://openalex.org/W2159969538", "PaperTitle": "Fast identification of operating current for toggle MRAM by spiral search", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Tsing Hua University": 3.0}, "Authors": ["Shih-Yu Wang", "Ching-Yi Chen", "Cheng-Wen Wu"]}]}, {"DBLP title": "Exploiting reconfigurability for low-cost in-situ test and monitoring of digital PLLs.", "DBLP authors": ["Leyi Yin", "Peng Li"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837507", "OA papers": [{"PaperId": "https://openalex.org/W2158341455", "PaperTitle": "Exploiting reconfigurability for low-cost in-situ test and monitoring of digital PLLs", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Texas A&M University": 2.0}, "Authors": ["Lingshu Yin", "Peng Li"]}]}, {"DBLP title": "On-die power grids: the missing link.", "DBLP authors": ["Eli Chiprout"], "year": 2010, "doi": "https://doi.org/10.1145/1837274.1837511", "OA papers": [{"PaperId": "https://openalex.org/W1979792996", "PaperTitle": "On-die power grids", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Intel (United States)": 1.0}, "Authors": ["Eli Chiprout"]}]}]