;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-0
	CMP @127, 100
	DJN -1, @-0
	SUB -7, <-420
	ADD 270, 60
	DJN -1, @-0
	SUB -7, <-20
	SUB 0, @2
	SUB @127, 100
	SUB -7, <-20
	SUB -7, <-20
	CMP 121, 103
	SUB #72, @240
	ADD 270, 0
	CMP 121, 103
	SUB #72, @240
	SUB -7, <-420
	SUB @0, @2
	SUB -7, <-420
	SUB @0, @2
	SUB @127, 100
	SUB -7, <20
	CMP 121, 103
	CMP 2, @10
	SUB 210, -30
	SUB #72, 201
	SUB #72, 201
	SUB @0, @2
	ADD 270, 60
	SUB @0, @2
	SUB #72, 201
	SUB #72, 201
	MOV -1, <-20
	SUB 210, 60
	MOV -1, <-20
	SUB -7, <-420
	SUB 210, <-30
	MOV -1, <-20
	SUB @127, 100
	SUB @127, 100
	SUB @127, 100
	DJN -801, @-0
	ADD 270, 60
	SUB 100, -100
	SPL 0, <-2
	SPL 0, <-2
	DJN -1, @-0
	SUB -7, <-420
