<stg><name>quant<ap_uint<256>, ap_int<32>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_100_1</name>


<trans_list>

<trans id="265" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="27" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %total_right_shift_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %total_right_shift

]]></Node>
<StgValue><ssdm name="total_right_shift_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %pos_rounding_value_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %pos_rounding_value

]]></Node>
<StgValue><ssdm name="pos_rounding_value_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:3 %conv13_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv13

]]></Node>
<StgValue><ssdm name="conv13_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:4 %cmp12_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp12

]]></Node>
<StgValue><ssdm name="cmp12_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %left_shift_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %left_shift

]]></Node>
<StgValue><ssdm name="left_shift_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
newFuncRoot:6 %div_cast_read = read i27 @_ssdm_op_Read.ap_auto.i27, i27 %div_cast

]]></Node>
<StgValue><ssdm name="div_cast_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="16">
<![CDATA[
newFuncRoot:7 %conv13_cast = sext i16 %conv13_read

]]></Node>
<StgValue><ssdm name="conv13_cast"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %data_out1, void @empty_17, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %quant_out2, void @empty_17, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i27 0, i27 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %VITIS_LOOP_103_2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="27" op_0_bw="27" op_1_bw="0">
<![CDATA[
VITIS_LOOP_103_2:0 %i_2 = load i27 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_103_2:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
VITIS_LOOP_103_2:2 %icmp_ln100 = icmp_eq  i27 %i_2, i27 %div_cast_read

]]></Node>
<StgValue><ssdm name="icmp_ln100"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
VITIS_LOOP_103_2:3 %i_3 = add i27 %i_2, i27 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_103_2:4 %br_ln100 = br i1 %icmp_ln100, void %VITIS_LOOP_103_2.split, void %for.end35.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_103_2.split:229 %store_ln100 = store i27 %i_3, i27 %i

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="24" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
VITIS_LOOP_103_2.split:1 %p_Val2_s = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %data_out1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="1024">
<![CDATA[
VITIS_LOOP_103_2.split:2 %l_val_V = trunc i1024 %p_Val2_s

]]></Node>
<StgValue><ssdm name="l_val_V"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:3 %l_val_V_1 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="l_val_V_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:4 %l_val_V_2 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="l_val_V_2"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:5 %l_val_V_3 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="l_val_V_3"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:6 %l_val_V_4 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="l_val_V_4"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:7 %l_val_V_5 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 160, i32 191

]]></Node>
<StgValue><ssdm name="l_val_V_5"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:8 %l_val_V_6 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 192, i32 223

]]></Node>
<StgValue><ssdm name="l_val_V_6"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:9 %l_val_V_7 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 224, i32 255

]]></Node>
<StgValue><ssdm name="l_val_V_7"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:10 %l_val_V_8 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 256, i32 287

]]></Node>
<StgValue><ssdm name="l_val_V_8"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:11 %l_val_V_9 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 288, i32 319

]]></Node>
<StgValue><ssdm name="l_val_V_9"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:12 %l_val_V_10 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 320, i32 351

]]></Node>
<StgValue><ssdm name="l_val_V_10"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:13 %l_val_V_11 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 352, i32 383

]]></Node>
<StgValue><ssdm name="l_val_V_11"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:14 %l_val_V_12 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 384, i32 415

]]></Node>
<StgValue><ssdm name="l_val_V_12"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:15 %l_val_V_13 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 416, i32 447

]]></Node>
<StgValue><ssdm name="l_val_V_13"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:16 %l_val_V_14 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 448, i32 479

]]></Node>
<StgValue><ssdm name="l_val_V_14"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:17 %l_val_V_15 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 480, i32 511

]]></Node>
<StgValue><ssdm name="l_val_V_15"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:18 %l_val_V_16 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 512, i32 543

]]></Node>
<StgValue><ssdm name="l_val_V_16"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:19 %l_val_V_17 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 544, i32 575

]]></Node>
<StgValue><ssdm name="l_val_V_17"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:20 %l_val_V_18 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 576, i32 607

]]></Node>
<StgValue><ssdm name="l_val_V_18"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:21 %l_val_V_19 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 608, i32 639

]]></Node>
<StgValue><ssdm name="l_val_V_19"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:22 %l_val_V_20 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 640, i32 671

]]></Node>
<StgValue><ssdm name="l_val_V_20"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:23 %l_val_V_21 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 672, i32 703

]]></Node>
<StgValue><ssdm name="l_val_V_21"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:24 %l_val_V_22 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 704, i32 735

]]></Node>
<StgValue><ssdm name="l_val_V_22"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:25 %l_val_V_23 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 736, i32 767

]]></Node>
<StgValue><ssdm name="l_val_V_23"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:26 %l_val_V_24 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 768, i32 799

]]></Node>
<StgValue><ssdm name="l_val_V_24"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:27 %l_val_V_25 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 800, i32 831

]]></Node>
<StgValue><ssdm name="l_val_V_25"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:28 %l_val_V_26 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 832, i32 863

]]></Node>
<StgValue><ssdm name="l_val_V_26"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:29 %l_val_V_27 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 864, i32 895

]]></Node>
<StgValue><ssdm name="l_val_V_27"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:30 %l_val_V_28 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 896, i32 927

]]></Node>
<StgValue><ssdm name="l_val_V_28"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:31 %l_val_V_29 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 928, i32 959

]]></Node>
<StgValue><ssdm name="l_val_V_29"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:32 %l_val_V_30 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 960, i32 991

]]></Node>
<StgValue><ssdm name="l_val_V_30"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:33 %l_val_V_31 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32, i1024 %p_Val2_s, i32 992, i32 1023

]]></Node>
<StgValue><ssdm name="l_val_V_31"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:34 %shl_ln108 = shl i32 %l_val_V, i32 %left_shift_read

]]></Node>
<StgValue><ssdm name="shl_ln108"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:35 %select_ln107 = select i1 %cmp12_read, i32 %shl_ln108, i32 %l_val_V

]]></Node>
<StgValue><ssdm name="select_ln107"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:36 %mul_ln110 = mul i32 %select_ln107, i32 %conv13_cast

]]></Node>
<StgValue><ssdm name="mul_ln110"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:40 %shl_ln108_1 = shl i32 %l_val_V_1, i32 %left_shift_read

]]></Node>
<StgValue><ssdm name="shl_ln108_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:41 %select_ln107_1 = select i1 %cmp12_read, i32 %shl_ln108_1, i32 %l_val_V_1

]]></Node>
<StgValue><ssdm name="select_ln107_1"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:42 %mul_ln110_1 = mul i32 %select_ln107_1, i32 %conv13_cast

]]></Node>
<StgValue><ssdm name="mul_ln110_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:46 %shl_ln108_2 = shl i32 %l_val_V_2, i32 %left_shift_read

]]></Node>
<StgValue><ssdm name="shl_ln108_2"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:47 %select_ln107_2 = select i1 %cmp12_read, i32 %shl_ln108_2, i32 %l_val_V_2

]]></Node>
<StgValue><ssdm name="select_ln107_2"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:48 %mul_ln110_2 = mul i32 %select_ln107_2, i32 %conv13_cast

]]></Node>
<StgValue><ssdm name="mul_ln110_2"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:52 %shl_ln108_3 = shl i32 %l_val_V_3, i32 %left_shift_read

]]></Node>
<StgValue><ssdm name="shl_ln108_3"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:53 %select_ln107_3 = select i1 %cmp12_read, i32 %shl_ln108_3, i32 %l_val_V_3

]]></Node>
<StgValue><ssdm name="select_ln107_3"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:54 %mul_ln110_3 = mul i32 %select_ln107_3, i32 %conv13_cast

]]></Node>
<StgValue><ssdm name="mul_ln110_3"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:58 %shl_ln108_4 = shl i32 %l_val_V_4, i32 %left_shift_read

]]></Node>
<StgValue><ssdm name="shl_ln108_4"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:59 %select_ln107_4 = select i1 %cmp12_read, i32 %shl_ln108_4, i32 %l_val_V_4

]]></Node>
<StgValue><ssdm name="select_ln107_4"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:60 %mul_ln110_4 = mul i32 %select_ln107_4, i32 %conv13_cast

]]></Node>
<StgValue><ssdm name="mul_ln110_4"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:64 %shl_ln108_5 = shl i32 %l_val_V_5, i32 %left_shift_read

]]></Node>
<StgValue><ssdm name="shl_ln108_5"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:65 %select_ln107_5 = select i1 %cmp12_read, i32 %shl_ln108_5, i32 %l_val_V_5

]]></Node>
<StgValue><ssdm name="select_ln107_5"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:66 %mul_ln110_5 = mul i32 %select_ln107_5, i32 %conv13_cast

]]></Node>
<StgValue><ssdm name="mul_ln110_5"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:70 %shl_ln108_6 = shl i32 %l_val_V_6, i32 %left_shift_read

]]></Node>
<StgValue><ssdm name="shl_ln108_6"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:71 %select_ln107_6 = select i1 %cmp12_read, i32 %shl_ln108_6, i32 %l_val_V_6

]]></Node>
<StgValue><ssdm name="select_ln107_6"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:72 %mul_ln110_6 = mul i32 %select_ln107_6, i32 %conv13_cast

]]></Node>
<StgValue><ssdm name="mul_ln110_6"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:76 %shl_ln108_7 = shl i32 %l_val_V_7, i32 %left_shift_read

]]></Node>
<StgValue><ssdm name="shl_ln108_7"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:77 %select_ln107_7 = select i1 %cmp12_read, i32 %shl_ln108_7, i32 %l_val_V_7

]]></Node>
<StgValue><ssdm name="select_ln107_7"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:78 %mul_ln110_7 = mul i32 %select_ln107_7, i32 %conv13_cast

]]></Node>
<StgValue><ssdm name="mul_ln110_7"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:82 %shl_ln108_8 = shl i32 %l_val_V_8, i32 %left_shift_read

]]></Node>
<StgValue><ssdm name="shl_ln108_8"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:83 %select_ln107_8 = select i1 %cmp12_read, i32 %shl_ln108_8, i32 %l_val_V_8

]]></Node>
<StgValue><ssdm name="select_ln107_8"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:84 %mul_ln110_8 = mul i32 %select_ln107_8, i32 %conv13_cast

]]></Node>
<StgValue><ssdm name="mul_ln110_8"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:88 %shl_ln108_9 = shl i32 %l_val_V_9, i32 %left_shift_read

]]></Node>
<StgValue><ssdm name="shl_ln108_9"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:89 %select_ln107_9 = select i1 %cmp12_read, i32 %shl_ln108_9, i32 %l_val_V_9

]]></Node>
<StgValue><ssdm name="select_ln107_9"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:90 %mul_ln110_9 = mul i32 %select_ln107_9, i32 %conv13_cast

]]></Node>
<StgValue><ssdm name="mul_ln110_9"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:94 %shl_ln108_10 = shl i32 %l_val_V_10, i32 %left_shift_read

]]></Node>
<StgValue><ssdm name="shl_ln108_10"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:95 %select_ln107_10 = select i1 %cmp12_read, i32 %shl_ln108_10, i32 %l_val_V_10

]]></Node>
<StgValue><ssdm name="select_ln107_10"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:96 %mul_ln110_10 = mul i32 %select_ln107_10, i32 %conv13_cast

]]></Node>
<StgValue><ssdm name="mul_ln110_10"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:100 %shl_ln108_11 = shl i32 %l_val_V_11, i32 %left_shift_read

]]></Node>
<StgValue><ssdm name="shl_ln108_11"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:101 %select_ln107_11 = select i1 %cmp12_read, i32 %shl_ln108_11, i32 %l_val_V_11

]]></Node>
<StgValue><ssdm name="select_ln107_11"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:102 %mul_ln110_11 = mul i32 %select_ln107_11, i32 %conv13_cast

]]></Node>
<StgValue><ssdm name="mul_ln110_11"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:106 %shl_ln108_12 = shl i32 %l_val_V_12, i32 %left_shift_read

]]></Node>
<StgValue><ssdm name="shl_ln108_12"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:107 %select_ln107_12 = select i1 %cmp12_read, i32 %shl_ln108_12, i32 %l_val_V_12

]]></Node>
<StgValue><ssdm name="select_ln107_12"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:108 %mul_ln110_12 = mul i32 %select_ln107_12, i32 %conv13_cast

]]></Node>
<StgValue><ssdm name="mul_ln110_12"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:112 %shl_ln108_13 = shl i32 %l_val_V_13, i32 %left_shift_read

]]></Node>
<StgValue><ssdm name="shl_ln108_13"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:113 %select_ln107_13 = select i1 %cmp12_read, i32 %shl_ln108_13, i32 %l_val_V_13

]]></Node>
<StgValue><ssdm name="select_ln107_13"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:114 %mul_ln110_13 = mul i32 %select_ln107_13, i32 %conv13_cast

]]></Node>
<StgValue><ssdm name="mul_ln110_13"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:118 %shl_ln108_14 = shl i32 %l_val_V_14, i32 %left_shift_read

]]></Node>
<StgValue><ssdm name="shl_ln108_14"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:119 %select_ln107_14 = select i1 %cmp12_read, i32 %shl_ln108_14, i32 %l_val_V_14

]]></Node>
<StgValue><ssdm name="select_ln107_14"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:120 %mul_ln110_14 = mul i32 %select_ln107_14, i32 %conv13_cast

]]></Node>
<StgValue><ssdm name="mul_ln110_14"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:124 %shl_ln108_15 = shl i32 %l_val_V_15, i32 %left_shift_read

]]></Node>
<StgValue><ssdm name="shl_ln108_15"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:125 %select_ln107_15 = select i1 %cmp12_read, i32 %shl_ln108_15, i32 %l_val_V_15

]]></Node>
<StgValue><ssdm name="select_ln107_15"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:126 %mul_ln110_15 = mul i32 %select_ln107_15, i32 %conv13_cast

]]></Node>
<StgValue><ssdm name="mul_ln110_15"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:130 %shl_ln108_16 = shl i32 %l_val_V_16, i32 %left_shift_read

]]></Node>
<StgValue><ssdm name="shl_ln108_16"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:131 %select_ln107_16 = select i1 %cmp12_read, i32 %shl_ln108_16, i32 %l_val_V_16

]]></Node>
<StgValue><ssdm name="select_ln107_16"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:132 %mul_ln110_16 = mul i32 %select_ln107_16, i32 %conv13_cast

]]></Node>
<StgValue><ssdm name="mul_ln110_16"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:136 %shl_ln108_17 = shl i32 %l_val_V_17, i32 %left_shift_read

]]></Node>
<StgValue><ssdm name="shl_ln108_17"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:137 %select_ln107_17 = select i1 %cmp12_read, i32 %shl_ln108_17, i32 %l_val_V_17

]]></Node>
<StgValue><ssdm name="select_ln107_17"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:138 %mul_ln110_17 = mul i32 %select_ln107_17, i32 %conv13_cast

]]></Node>
<StgValue><ssdm name="mul_ln110_17"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:142 %shl_ln108_18 = shl i32 %l_val_V_18, i32 %left_shift_read

]]></Node>
<StgValue><ssdm name="shl_ln108_18"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:143 %select_ln107_18 = select i1 %cmp12_read, i32 %shl_ln108_18, i32 %l_val_V_18

]]></Node>
<StgValue><ssdm name="select_ln107_18"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:144 %mul_ln110_18 = mul i32 %select_ln107_18, i32 %conv13_cast

]]></Node>
<StgValue><ssdm name="mul_ln110_18"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:148 %shl_ln108_19 = shl i32 %l_val_V_19, i32 %left_shift_read

]]></Node>
<StgValue><ssdm name="shl_ln108_19"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:149 %select_ln107_19 = select i1 %cmp12_read, i32 %shl_ln108_19, i32 %l_val_V_19

]]></Node>
<StgValue><ssdm name="select_ln107_19"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:150 %mul_ln110_19 = mul i32 %select_ln107_19, i32 %conv13_cast

]]></Node>
<StgValue><ssdm name="mul_ln110_19"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:154 %shl_ln108_20 = shl i32 %l_val_V_20, i32 %left_shift_read

]]></Node>
<StgValue><ssdm name="shl_ln108_20"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:155 %select_ln107_20 = select i1 %cmp12_read, i32 %shl_ln108_20, i32 %l_val_V_20

]]></Node>
<StgValue><ssdm name="select_ln107_20"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:156 %mul_ln110_20 = mul i32 %select_ln107_20, i32 %conv13_cast

]]></Node>
<StgValue><ssdm name="mul_ln110_20"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:160 %shl_ln108_21 = shl i32 %l_val_V_21, i32 %left_shift_read

]]></Node>
<StgValue><ssdm name="shl_ln108_21"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:161 %select_ln107_21 = select i1 %cmp12_read, i32 %shl_ln108_21, i32 %l_val_V_21

]]></Node>
<StgValue><ssdm name="select_ln107_21"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:162 %mul_ln110_21 = mul i32 %select_ln107_21, i32 %conv13_cast

]]></Node>
<StgValue><ssdm name="mul_ln110_21"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:166 %shl_ln108_22 = shl i32 %l_val_V_22, i32 %left_shift_read

]]></Node>
<StgValue><ssdm name="shl_ln108_22"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:167 %select_ln107_22 = select i1 %cmp12_read, i32 %shl_ln108_22, i32 %l_val_V_22

]]></Node>
<StgValue><ssdm name="select_ln107_22"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:168 %mul_ln110_22 = mul i32 %select_ln107_22, i32 %conv13_cast

]]></Node>
<StgValue><ssdm name="mul_ln110_22"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:172 %shl_ln108_23 = shl i32 %l_val_V_23, i32 %left_shift_read

]]></Node>
<StgValue><ssdm name="shl_ln108_23"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:173 %select_ln107_23 = select i1 %cmp12_read, i32 %shl_ln108_23, i32 %l_val_V_23

]]></Node>
<StgValue><ssdm name="select_ln107_23"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:174 %mul_ln110_23 = mul i32 %select_ln107_23, i32 %conv13_cast

]]></Node>
<StgValue><ssdm name="mul_ln110_23"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:178 %shl_ln108_24 = shl i32 %l_val_V_24, i32 %left_shift_read

]]></Node>
<StgValue><ssdm name="shl_ln108_24"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:179 %select_ln107_24 = select i1 %cmp12_read, i32 %shl_ln108_24, i32 %l_val_V_24

]]></Node>
<StgValue><ssdm name="select_ln107_24"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:180 %mul_ln110_24 = mul i32 %select_ln107_24, i32 %conv13_cast

]]></Node>
<StgValue><ssdm name="mul_ln110_24"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:184 %shl_ln108_25 = shl i32 %l_val_V_25, i32 %left_shift_read

]]></Node>
<StgValue><ssdm name="shl_ln108_25"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:185 %select_ln107_25 = select i1 %cmp12_read, i32 %shl_ln108_25, i32 %l_val_V_25

]]></Node>
<StgValue><ssdm name="select_ln107_25"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:186 %mul_ln110_25 = mul i32 %select_ln107_25, i32 %conv13_cast

]]></Node>
<StgValue><ssdm name="mul_ln110_25"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:190 %shl_ln108_26 = shl i32 %l_val_V_26, i32 %left_shift_read

]]></Node>
<StgValue><ssdm name="shl_ln108_26"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:191 %select_ln107_26 = select i1 %cmp12_read, i32 %shl_ln108_26, i32 %l_val_V_26

]]></Node>
<StgValue><ssdm name="select_ln107_26"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:192 %mul_ln110_26 = mul i32 %select_ln107_26, i32 %conv13_cast

]]></Node>
<StgValue><ssdm name="mul_ln110_26"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:196 %shl_ln108_27 = shl i32 %l_val_V_27, i32 %left_shift_read

]]></Node>
<StgValue><ssdm name="shl_ln108_27"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:197 %select_ln107_27 = select i1 %cmp12_read, i32 %shl_ln108_27, i32 %l_val_V_27

]]></Node>
<StgValue><ssdm name="select_ln107_27"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:198 %mul_ln110_27 = mul i32 %select_ln107_27, i32 %conv13_cast

]]></Node>
<StgValue><ssdm name="mul_ln110_27"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:202 %shl_ln108_28 = shl i32 %l_val_V_28, i32 %left_shift_read

]]></Node>
<StgValue><ssdm name="shl_ln108_28"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:203 %select_ln107_28 = select i1 %cmp12_read, i32 %shl_ln108_28, i32 %l_val_V_28

]]></Node>
<StgValue><ssdm name="select_ln107_28"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:204 %mul_ln110_28 = mul i32 %select_ln107_28, i32 %conv13_cast

]]></Node>
<StgValue><ssdm name="mul_ln110_28"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:208 %shl_ln108_29 = shl i32 %l_val_V_29, i32 %left_shift_read

]]></Node>
<StgValue><ssdm name="shl_ln108_29"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:209 %select_ln107_29 = select i1 %cmp12_read, i32 %shl_ln108_29, i32 %l_val_V_29

]]></Node>
<StgValue><ssdm name="select_ln107_29"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:210 %mul_ln110_29 = mul i32 %select_ln107_29, i32 %conv13_cast

]]></Node>
<StgValue><ssdm name="mul_ln110_29"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:214 %shl_ln108_30 = shl i32 %l_val_V_30, i32 %left_shift_read

]]></Node>
<StgValue><ssdm name="shl_ln108_30"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:215 %select_ln107_30 = select i1 %cmp12_read, i32 %shl_ln108_30, i32 %l_val_V_30

]]></Node>
<StgValue><ssdm name="select_ln107_30"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:216 %mul_ln110_30 = mul i32 %select_ln107_30, i32 %conv13_cast

]]></Node>
<StgValue><ssdm name="mul_ln110_30"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp12_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:220 %shl_ln108_31 = shl i32 %l_val_V_31, i32 %left_shift_read

]]></Node>
<StgValue><ssdm name="shl_ln108_31"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:221 %select_ln107_31 = select i1 %cmp12_read, i32 %shl_ln108_31, i32 %l_val_V_31

]]></Node>
<StgValue><ssdm name="select_ln107_31"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:222 %mul_ln110_31 = mul i32 %select_ln107_31, i32 %conv13_cast

]]></Node>
<StgValue><ssdm name="mul_ln110_31"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0">
<![CDATA[
for.end35.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_103_2.split:0 %specloopname_ln100 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln100"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:37 %add_ln113 = add i32 %mul_ln110, i32 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln113"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:38 %ashr_ln114 = ashr i32 %add_ln113, i32 %total_right_shift_read

]]></Node>
<StgValue><ssdm name="ashr_ln114"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:39 %trunc_ln116 = trunc i32 %ashr_ln114

]]></Node>
<StgValue><ssdm name="trunc_ln116"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:43 %add_ln113_1 = add i32 %mul_ln110_1, i32 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln113_1"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:44 %ashr_ln114_1 = ashr i32 %add_ln113_1, i32 %total_right_shift_read

]]></Node>
<StgValue><ssdm name="ashr_ln114_1"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:45 %trunc_ln116_1 = trunc i32 %ashr_ln114_1

]]></Node>
<StgValue><ssdm name="trunc_ln116_1"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:49 %add_ln113_2 = add i32 %mul_ln110_2, i32 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln113_2"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:50 %ashr_ln114_2 = ashr i32 %add_ln113_2, i32 %total_right_shift_read

]]></Node>
<StgValue><ssdm name="ashr_ln114_2"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:51 %trunc_ln116_2 = trunc i32 %ashr_ln114_2

]]></Node>
<StgValue><ssdm name="trunc_ln116_2"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:55 %add_ln113_3 = add i32 %mul_ln110_3, i32 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln113_3"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:56 %ashr_ln114_3 = ashr i32 %add_ln113_3, i32 %total_right_shift_read

]]></Node>
<StgValue><ssdm name="ashr_ln114_3"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:57 %trunc_ln116_3 = trunc i32 %ashr_ln114_3

]]></Node>
<StgValue><ssdm name="trunc_ln116_3"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:61 %add_ln113_4 = add i32 %mul_ln110_4, i32 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln113_4"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:62 %ashr_ln114_4 = ashr i32 %add_ln113_4, i32 %total_right_shift_read

]]></Node>
<StgValue><ssdm name="ashr_ln114_4"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:63 %trunc_ln116_4 = trunc i32 %ashr_ln114_4

]]></Node>
<StgValue><ssdm name="trunc_ln116_4"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:67 %add_ln113_5 = add i32 %mul_ln110_5, i32 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln113_5"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:68 %ashr_ln114_5 = ashr i32 %add_ln113_5, i32 %total_right_shift_read

]]></Node>
<StgValue><ssdm name="ashr_ln114_5"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:69 %trunc_ln116_5 = trunc i32 %ashr_ln114_5

]]></Node>
<StgValue><ssdm name="trunc_ln116_5"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:73 %add_ln113_6 = add i32 %mul_ln110_6, i32 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln113_6"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:74 %ashr_ln114_6 = ashr i32 %add_ln113_6, i32 %total_right_shift_read

]]></Node>
<StgValue><ssdm name="ashr_ln114_6"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:75 %trunc_ln116_6 = trunc i32 %ashr_ln114_6

]]></Node>
<StgValue><ssdm name="trunc_ln116_6"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:79 %add_ln113_7 = add i32 %mul_ln110_7, i32 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln113_7"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:80 %ashr_ln114_7 = ashr i32 %add_ln113_7, i32 %total_right_shift_read

]]></Node>
<StgValue><ssdm name="ashr_ln114_7"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:81 %trunc_ln116_7 = trunc i32 %ashr_ln114_7

]]></Node>
<StgValue><ssdm name="trunc_ln116_7"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:85 %add_ln113_8 = add i32 %mul_ln110_8, i32 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln113_8"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:86 %ashr_ln114_8 = ashr i32 %add_ln113_8, i32 %total_right_shift_read

]]></Node>
<StgValue><ssdm name="ashr_ln114_8"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:87 %trunc_ln116_8 = trunc i32 %ashr_ln114_8

]]></Node>
<StgValue><ssdm name="trunc_ln116_8"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:91 %add_ln113_9 = add i32 %mul_ln110_9, i32 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln113_9"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:92 %ashr_ln114_9 = ashr i32 %add_ln113_9, i32 %total_right_shift_read

]]></Node>
<StgValue><ssdm name="ashr_ln114_9"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:93 %trunc_ln116_9 = trunc i32 %ashr_ln114_9

]]></Node>
<StgValue><ssdm name="trunc_ln116_9"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:97 %add_ln113_10 = add i32 %mul_ln110_10, i32 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln113_10"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:98 %ashr_ln114_10 = ashr i32 %add_ln113_10, i32 %total_right_shift_read

]]></Node>
<StgValue><ssdm name="ashr_ln114_10"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:99 %trunc_ln116_10 = trunc i32 %ashr_ln114_10

]]></Node>
<StgValue><ssdm name="trunc_ln116_10"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:103 %add_ln113_11 = add i32 %mul_ln110_11, i32 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln113_11"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:104 %ashr_ln114_11 = ashr i32 %add_ln113_11, i32 %total_right_shift_read

]]></Node>
<StgValue><ssdm name="ashr_ln114_11"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:105 %trunc_ln116_11 = trunc i32 %ashr_ln114_11

]]></Node>
<StgValue><ssdm name="trunc_ln116_11"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:109 %add_ln113_12 = add i32 %mul_ln110_12, i32 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln113_12"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:110 %ashr_ln114_12 = ashr i32 %add_ln113_12, i32 %total_right_shift_read

]]></Node>
<StgValue><ssdm name="ashr_ln114_12"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:111 %trunc_ln116_12 = trunc i32 %ashr_ln114_12

]]></Node>
<StgValue><ssdm name="trunc_ln116_12"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:115 %add_ln113_13 = add i32 %mul_ln110_13, i32 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln113_13"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:116 %ashr_ln114_13 = ashr i32 %add_ln113_13, i32 %total_right_shift_read

]]></Node>
<StgValue><ssdm name="ashr_ln114_13"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:117 %trunc_ln116_13 = trunc i32 %ashr_ln114_13

]]></Node>
<StgValue><ssdm name="trunc_ln116_13"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:121 %add_ln113_14 = add i32 %mul_ln110_14, i32 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln113_14"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:122 %ashr_ln114_14 = ashr i32 %add_ln113_14, i32 %total_right_shift_read

]]></Node>
<StgValue><ssdm name="ashr_ln114_14"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:123 %trunc_ln116_14 = trunc i32 %ashr_ln114_14

]]></Node>
<StgValue><ssdm name="trunc_ln116_14"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:127 %add_ln113_15 = add i32 %mul_ln110_15, i32 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln113_15"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:128 %ashr_ln114_15 = ashr i32 %add_ln113_15, i32 %total_right_shift_read

]]></Node>
<StgValue><ssdm name="ashr_ln114_15"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:129 %trunc_ln116_15 = trunc i32 %ashr_ln114_15

]]></Node>
<StgValue><ssdm name="trunc_ln116_15"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:133 %add_ln113_16 = add i32 %mul_ln110_16, i32 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln113_16"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:134 %ashr_ln114_16 = ashr i32 %add_ln113_16, i32 %total_right_shift_read

]]></Node>
<StgValue><ssdm name="ashr_ln114_16"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:135 %trunc_ln116_16 = trunc i32 %ashr_ln114_16

]]></Node>
<StgValue><ssdm name="trunc_ln116_16"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:139 %add_ln113_17 = add i32 %mul_ln110_17, i32 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln113_17"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:140 %ashr_ln114_17 = ashr i32 %add_ln113_17, i32 %total_right_shift_read

]]></Node>
<StgValue><ssdm name="ashr_ln114_17"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:141 %trunc_ln116_17 = trunc i32 %ashr_ln114_17

]]></Node>
<StgValue><ssdm name="trunc_ln116_17"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:145 %add_ln113_18 = add i32 %mul_ln110_18, i32 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln113_18"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:146 %ashr_ln114_18 = ashr i32 %add_ln113_18, i32 %total_right_shift_read

]]></Node>
<StgValue><ssdm name="ashr_ln114_18"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:147 %trunc_ln116_18 = trunc i32 %ashr_ln114_18

]]></Node>
<StgValue><ssdm name="trunc_ln116_18"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:151 %add_ln113_19 = add i32 %mul_ln110_19, i32 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln113_19"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:152 %ashr_ln114_19 = ashr i32 %add_ln113_19, i32 %total_right_shift_read

]]></Node>
<StgValue><ssdm name="ashr_ln114_19"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:153 %trunc_ln116_19 = trunc i32 %ashr_ln114_19

]]></Node>
<StgValue><ssdm name="trunc_ln116_19"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:157 %add_ln113_20 = add i32 %mul_ln110_20, i32 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln113_20"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:158 %ashr_ln114_20 = ashr i32 %add_ln113_20, i32 %total_right_shift_read

]]></Node>
<StgValue><ssdm name="ashr_ln114_20"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:159 %trunc_ln116_20 = trunc i32 %ashr_ln114_20

]]></Node>
<StgValue><ssdm name="trunc_ln116_20"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:163 %add_ln113_21 = add i32 %mul_ln110_21, i32 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln113_21"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:164 %ashr_ln114_21 = ashr i32 %add_ln113_21, i32 %total_right_shift_read

]]></Node>
<StgValue><ssdm name="ashr_ln114_21"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:165 %trunc_ln116_21 = trunc i32 %ashr_ln114_21

]]></Node>
<StgValue><ssdm name="trunc_ln116_21"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:169 %add_ln113_22 = add i32 %mul_ln110_22, i32 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln113_22"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:170 %ashr_ln114_22 = ashr i32 %add_ln113_22, i32 %total_right_shift_read

]]></Node>
<StgValue><ssdm name="ashr_ln114_22"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:171 %trunc_ln116_22 = trunc i32 %ashr_ln114_22

]]></Node>
<StgValue><ssdm name="trunc_ln116_22"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:175 %add_ln113_23 = add i32 %mul_ln110_23, i32 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln113_23"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:176 %ashr_ln114_23 = ashr i32 %add_ln113_23, i32 %total_right_shift_read

]]></Node>
<StgValue><ssdm name="ashr_ln114_23"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:177 %trunc_ln116_23 = trunc i32 %ashr_ln114_23

]]></Node>
<StgValue><ssdm name="trunc_ln116_23"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:181 %add_ln113_24 = add i32 %mul_ln110_24, i32 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln113_24"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:182 %ashr_ln114_24 = ashr i32 %add_ln113_24, i32 %total_right_shift_read

]]></Node>
<StgValue><ssdm name="ashr_ln114_24"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:183 %trunc_ln116_24 = trunc i32 %ashr_ln114_24

]]></Node>
<StgValue><ssdm name="trunc_ln116_24"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:187 %add_ln113_25 = add i32 %mul_ln110_25, i32 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln113_25"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:188 %ashr_ln114_25 = ashr i32 %add_ln113_25, i32 %total_right_shift_read

]]></Node>
<StgValue><ssdm name="ashr_ln114_25"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:189 %trunc_ln116_25 = trunc i32 %ashr_ln114_25

]]></Node>
<StgValue><ssdm name="trunc_ln116_25"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:193 %add_ln113_26 = add i32 %mul_ln110_26, i32 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln113_26"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:194 %ashr_ln114_26 = ashr i32 %add_ln113_26, i32 %total_right_shift_read

]]></Node>
<StgValue><ssdm name="ashr_ln114_26"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:195 %trunc_ln116_26 = trunc i32 %ashr_ln114_26

]]></Node>
<StgValue><ssdm name="trunc_ln116_26"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:199 %add_ln113_27 = add i32 %mul_ln110_27, i32 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln113_27"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:200 %ashr_ln114_27 = ashr i32 %add_ln113_27, i32 %total_right_shift_read

]]></Node>
<StgValue><ssdm name="ashr_ln114_27"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:201 %trunc_ln116_27 = trunc i32 %ashr_ln114_27

]]></Node>
<StgValue><ssdm name="trunc_ln116_27"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:205 %add_ln113_28 = add i32 %mul_ln110_28, i32 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln113_28"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:206 %ashr_ln114_28 = ashr i32 %add_ln113_28, i32 %total_right_shift_read

]]></Node>
<StgValue><ssdm name="ashr_ln114_28"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:207 %trunc_ln116_28 = trunc i32 %ashr_ln114_28

]]></Node>
<StgValue><ssdm name="trunc_ln116_28"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:211 %add_ln113_29 = add i32 %mul_ln110_29, i32 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln113_29"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:212 %ashr_ln114_29 = ashr i32 %add_ln113_29, i32 %total_right_shift_read

]]></Node>
<StgValue><ssdm name="ashr_ln114_29"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:213 %trunc_ln116_29 = trunc i32 %ashr_ln114_29

]]></Node>
<StgValue><ssdm name="trunc_ln116_29"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:217 %add_ln113_30 = add i32 %mul_ln110_30, i32 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln113_30"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:218 %ashr_ln114_30 = ashr i32 %add_ln113_30, i32 %total_right_shift_read

]]></Node>
<StgValue><ssdm name="ashr_ln114_30"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:219 %trunc_ln116_30 = trunc i32 %ashr_ln114_30

]]></Node>
<StgValue><ssdm name="trunc_ln116_30"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:223 %add_ln113_31 = add i32 %mul_ln110_31, i32 %pos_rounding_value_read

]]></Node>
<StgValue><ssdm name="add_ln113_31"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:224 %ashr_ln114_31 = ashr i32 %add_ln113_31, i32 %total_right_shift_read

]]></Node>
<StgValue><ssdm name="ashr_ln114_31"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="32">
<![CDATA[
VITIS_LOOP_103_2.split:225 %trunc_ln116_31 = trunc i32 %ashr_ln114_31

]]></Node>
<StgValue><ssdm name="trunc_ln116_31"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="249" op_0_bw="249" op_1_bw="1" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8">
<![CDATA[
VITIS_LOOP_103_2.split:226 %p_Result_s = bitconcatenate i249 @_ssdm_op_BitConcatenate.i249.i1.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i1 %trunc_ln116_31, i8 %trunc_ln116_30, i8 %trunc_ln116_29, i8 %trunc_ln116_28, i8 %trunc_ln116_27, i8 %trunc_ln116_26, i8 %trunc_ln116_25, i8 %trunc_ln116_24, i8 %trunc_ln116_23, i8 %trunc_ln116_22, i8 %trunc_ln116_21, i8 %trunc_ln116_20, i8 %trunc_ln116_19, i8 %trunc_ln116_18, i8 %trunc_ln116_17, i8 %trunc_ln116_16, i8 %trunc_ln116_15, i8 %trunc_ln116_14, i8 %trunc_ln116_13, i8 %trunc_ln116_12, i8 %trunc_ln116_11, i8 %trunc_ln116_10, i8 %trunc_ln116_9, i8 %trunc_ln116_8, i8 %trunc_ln116_7, i8 %trunc_ln116_6, i8 %trunc_ln116_5, i8 %trunc_ln116_4, i8 %trunc_ln116_3, i8 %trunc_ln116_2, i8 %trunc_ln116_1, i8 %trunc_ln116

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="256" op_0_bw="249">
<![CDATA[
VITIS_LOOP_103_2.split:227 %sext_ln368 = sext i249 %p_Result_s

]]></Node>
<StgValue><ssdm name="sext_ln368"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
VITIS_LOOP_103_2.split:228 %write_ln121 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %quant_out2, i256 %sext_ln368

]]></Node>
<StgValue><ssdm name="write_ln121"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_103_2.split:230 %br_ln100 = br void %VITIS_LOOP_103_2

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
