
Door_Locker_MC2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002090  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000016  00800060  00002090  00002124  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000003  00800076  00800076  0000213a  2**0
                  ALLOC
  3 .stab         000022f8  00000000  00000000  0000213c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000011b7  00000000  00000000  00004434  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  000055eb  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  0000572b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  0000589b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  000074e4  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  000083cf  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  0000917c  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  000092dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  00009569  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  00009d37  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 c1 0d 	jmp	0x1b82	; 0x1b82 <__vector_7>
      20:	0c 94 f4 0d 	jmp	0x1be8	; 0x1be8 <__vector_8>
      24:	0c 94 8e 0d 	jmp	0x1b1c	; 0x1b1c <__vector_9>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e0 e9       	ldi	r30, 0x90	; 144
      68:	f0 e2       	ldi	r31, 0x20	; 32
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a6 37       	cpi	r26, 0x76	; 118
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a6 e7       	ldi	r26, 0x76	; 118
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a9 37       	cpi	r26, 0x79	; 121
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 af 05 	call	0xb5e	; 0xb5e <main>
      8a:	0c 94 46 10 	jmp	0x208c	; 0x208c <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 0f 10 	jmp	0x201e	; 0x201e <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 2b 10 	jmp	0x2056	; 0x2056 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 1b 10 	jmp	0x2036	; 0x2036 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 37 10 	jmp	0x206e	; 0x206e <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 1b 10 	jmp	0x2036	; 0x2036 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 37 10 	jmp	0x206e	; 0x206e <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 0f 10 	jmp	0x201e	; 0x201e <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 2b 10 	jmp	0x2056	; 0x2056 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 1b 10 	jmp	0x2036	; 0x2036 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 37 10 	jmp	0x206e	; 0x206e <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 1b 10 	jmp	0x2036	; 0x2036 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 37 10 	jmp	0x206e	; 0x206e <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 1b 10 	jmp	0x2036	; 0x2036 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 37 10 	jmp	0x206e	; 0x206e <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 1f 10 	jmp	0x203e	; 0x203e <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 3b 10 	jmp	0x2076	; 0x2076 <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <Timer>:

/*********************************************************************************
 *                            CallBack Function                                  *
 ********************************************************************************/
void Timer(void) /* Every 1 Second Timer ISR Call This Function */
{
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	cd b7       	in	r28, 0x3d	; 61
     b4c:	de b7       	in	r29, 0x3e	; 62
	g_count++ ;
     b4e:	80 91 76 00 	lds	r24, 0x0076
     b52:	8f 5f       	subi	r24, 0xFF	; 255
     b54:	80 93 76 00 	sts	0x0076, r24
}
     b58:	cf 91       	pop	r28
     b5a:	df 91       	pop	r29
     b5c:	08 95       	ret

00000b5e <main>:

/*********************************************************************************
 *                            Application Code                                   *
 ********************************************************************************/
int main(void)
{
     b5e:	0f 93       	push	r16
     b60:	1f 93       	push	r17
     b62:	df 93       	push	r29
     b64:	cf 93       	push	r28
     b66:	cd b7       	in	r28, 0x3d	; 61
     b68:	de b7       	in	r29, 0x3e	; 62
     b6a:	c6 54       	subi	r28, 0x46	; 70
     b6c:	d0 40       	sbci	r29, 0x00	; 0
     b6e:	0f b6       	in	r0, 0x3f	; 63
     b70:	f8 94       	cli
     b72:	de bf       	out	0x3e, r29	; 62
     b74:	0f be       	out	0x3f, r0	; 63
     b76:	cd bf       	out	0x3d, r28	; 61
	uint8 order = 0 , flag = 0 , pass1[5] = {0} , pass2[5] = {0} , i = 0 ;
     b78:	18 a2       	std	Y+32, r1	; 0x20
     b7a:	1f 8e       	std	Y+31, r1	; 0x1f
     b7c:	85 e0       	ldi	r24, 0x05	; 5
     b7e:	fe 01       	movw	r30, r28
     b80:	b1 96       	adiw	r30, 0x21	; 33
     b82:	df 01       	movw	r26, r30
     b84:	28 2f       	mov	r18, r24
     b86:	1d 92       	st	X+, r1
     b88:	2a 95       	dec	r18
     b8a:	e9 f7       	brne	.-6      	; 0xb86 <main+0x28>
     b8c:	85 e0       	ldi	r24, 0x05	; 5
     b8e:	fe 01       	movw	r30, r28
     b90:	b6 96       	adiw	r30, 0x26	; 38
     b92:	df 01       	movw	r26, r30
     b94:	28 2f       	mov	r18, r24
     b96:	1d 92       	st	X+, r1
     b98:	2a 95       	dec	r18
     b9a:	e9 f7       	brne	.-6      	; 0xb96 <main+0x38>
     b9c:	1e 8e       	std	Y+30, r1	; 0x1e
	uint8 equality = 1  , data = 0 ;
     b9e:	81 e0       	ldi	r24, 0x01	; 1
     ba0:	8d 8f       	std	Y+29, r24	; 0x1d
     ba2:	1b a6       	std	Y+43, r1	; 0x2b

	SREG |= (1<<7); /* Enable Global Interrupt */
     ba4:	af e5       	ldi	r26, 0x5F	; 95
     ba6:	b0 e0       	ldi	r27, 0x00	; 0
     ba8:	ef e5       	ldi	r30, 0x5F	; 95
     baa:	f0 e0       	ldi	r31, 0x00	; 0
     bac:	80 81       	ld	r24, Z
     bae:	80 68       	ori	r24, 0x80	; 128
     bb0:	8c 93       	st	X, r24

	/* Configure The UART ,Timer1 & TWI With Desired Specifications */
	UART_ConfigType u_configure = {BIT8 , Disable , ONE_Stop , 9600};
     bb2:	ce 01       	movw	r24, r28
     bb4:	8c 96       	adiw	r24, 0x2c	; 44
     bb6:	9e af       	std	Y+62, r25	; 0x3e
     bb8:	8d af       	std	Y+61, r24	; 0x3d
     bba:	ae e6       	ldi	r26, 0x6E	; 110
     bbc:	b0 e0       	ldi	r27, 0x00	; 0
     bbe:	21 96       	adiw	r28, 0x01	; 1
     bc0:	bf af       	std	Y+63, r27	; 0x3f
     bc2:	ae af       	std	Y+62, r26	; 0x3e
     bc4:	21 97       	sbiw	r28, 0x01	; 1
     bc6:	b7 e0       	ldi	r27, 0x07	; 7
     bc8:	22 96       	adiw	r28, 0x02	; 2
     bca:	bf af       	std	Y+63, r27	; 0x3f
     bcc:	22 97       	sbiw	r28, 0x02	; 2
     bce:	21 96       	adiw	r28, 0x01	; 1
     bd0:	ee ad       	ldd	r30, Y+62	; 0x3e
     bd2:	ff ad       	ldd	r31, Y+63	; 0x3f
     bd4:	21 97       	sbiw	r28, 0x01	; 1
     bd6:	00 80       	ld	r0, Z
     bd8:	21 96       	adiw	r28, 0x01	; 1
     bda:	2e ad       	ldd	r18, Y+62	; 0x3e
     bdc:	3f ad       	ldd	r19, Y+63	; 0x3f
     bde:	21 97       	sbiw	r28, 0x01	; 1
     be0:	2f 5f       	subi	r18, 0xFF	; 255
     be2:	3f 4f       	sbci	r19, 0xFF	; 255
     be4:	21 96       	adiw	r28, 0x01	; 1
     be6:	3f af       	std	Y+63, r19	; 0x3f
     be8:	2e af       	std	Y+62, r18	; 0x3e
     bea:	21 97       	sbiw	r28, 0x01	; 1
     bec:	ad ad       	ldd	r26, Y+61	; 0x3d
     bee:	be ad       	ldd	r27, Y+62	; 0x3e
     bf0:	0c 92       	st	X, r0
     bf2:	ed ad       	ldd	r30, Y+61	; 0x3d
     bf4:	fe ad       	ldd	r31, Y+62	; 0x3e
     bf6:	31 96       	adiw	r30, 0x01	; 1
     bf8:	fe af       	std	Y+62, r31	; 0x3e
     bfa:	ed af       	std	Y+61, r30	; 0x3d
     bfc:	22 96       	adiw	r28, 0x02	; 2
     bfe:	ff ad       	ldd	r31, Y+63	; 0x3f
     c00:	22 97       	sbiw	r28, 0x02	; 2
     c02:	f1 50       	subi	r31, 0x01	; 1
     c04:	22 96       	adiw	r28, 0x02	; 2
     c06:	ff af       	std	Y+63, r31	; 0x3f
     c08:	22 97       	sbiw	r28, 0x02	; 2
     c0a:	22 96       	adiw	r28, 0x02	; 2
     c0c:	2f ad       	ldd	r18, Y+63	; 0x3f
     c0e:	22 97       	sbiw	r28, 0x02	; 2
     c10:	22 23       	and	r18, r18
     c12:	e9 f6       	brne	.-70     	; 0xbce <main+0x70>
	Timer1_ConfigType t_configure = {0 , 7812 , Fcpu1024 , CTC };
     c14:	ce 01       	movw	r24, r28
     c16:	c3 96       	adiw	r24, 0x33	; 51
     c18:	24 96       	adiw	r28, 0x04	; 4
     c1a:	9f af       	std	Y+63, r25	; 0x3f
     c1c:	8e af       	std	Y+62, r24	; 0x3e
     c1e:	24 97       	sbiw	r28, 0x04	; 4
     c20:	a8 e6       	ldi	r26, 0x68	; 104
     c22:	b0 e0       	ldi	r27, 0x00	; 0
     c24:	26 96       	adiw	r28, 0x06	; 6
     c26:	bf af       	std	Y+63, r27	; 0x3f
     c28:	ae af       	std	Y+62, r26	; 0x3e
     c2a:	26 97       	sbiw	r28, 0x06	; 6
     c2c:	b6 e0       	ldi	r27, 0x06	; 6
     c2e:	27 96       	adiw	r28, 0x07	; 7
     c30:	bf af       	std	Y+63, r27	; 0x3f
     c32:	27 97       	sbiw	r28, 0x07	; 7
     c34:	26 96       	adiw	r28, 0x06	; 6
     c36:	ee ad       	ldd	r30, Y+62	; 0x3e
     c38:	ff ad       	ldd	r31, Y+63	; 0x3f
     c3a:	26 97       	sbiw	r28, 0x06	; 6
     c3c:	00 80       	ld	r0, Z
     c3e:	26 96       	adiw	r28, 0x06	; 6
     c40:	2e ad       	ldd	r18, Y+62	; 0x3e
     c42:	3f ad       	ldd	r19, Y+63	; 0x3f
     c44:	26 97       	sbiw	r28, 0x06	; 6
     c46:	2f 5f       	subi	r18, 0xFF	; 255
     c48:	3f 4f       	sbci	r19, 0xFF	; 255
     c4a:	26 96       	adiw	r28, 0x06	; 6
     c4c:	3f af       	std	Y+63, r19	; 0x3f
     c4e:	2e af       	std	Y+62, r18	; 0x3e
     c50:	26 97       	sbiw	r28, 0x06	; 6
     c52:	24 96       	adiw	r28, 0x04	; 4
     c54:	ae ad       	ldd	r26, Y+62	; 0x3e
     c56:	bf ad       	ldd	r27, Y+63	; 0x3f
     c58:	24 97       	sbiw	r28, 0x04	; 4
     c5a:	0c 92       	st	X, r0
     c5c:	24 96       	adiw	r28, 0x04	; 4
     c5e:	ee ad       	ldd	r30, Y+62	; 0x3e
     c60:	ff ad       	ldd	r31, Y+63	; 0x3f
     c62:	24 97       	sbiw	r28, 0x04	; 4
     c64:	31 96       	adiw	r30, 0x01	; 1
     c66:	24 96       	adiw	r28, 0x04	; 4
     c68:	ff af       	std	Y+63, r31	; 0x3f
     c6a:	ee af       	std	Y+62, r30	; 0x3e
     c6c:	24 97       	sbiw	r28, 0x04	; 4
     c6e:	27 96       	adiw	r28, 0x07	; 7
     c70:	ff ad       	ldd	r31, Y+63	; 0x3f
     c72:	27 97       	sbiw	r28, 0x07	; 7
     c74:	f1 50       	subi	r31, 0x01	; 1
     c76:	27 96       	adiw	r28, 0x07	; 7
     c78:	ff af       	std	Y+63, r31	; 0x3f
     c7a:	27 97       	sbiw	r28, 0x07	; 7
     c7c:	27 96       	adiw	r28, 0x07	; 7
     c7e:	2f ad       	ldd	r18, Y+63	; 0x3f
     c80:	27 97       	sbiw	r28, 0x07	; 7
     c82:	22 23       	and	r18, r18
     c84:	b9 f6       	brne	.-82     	; 0xc34 <main+0xd6>
	TWI_ConfigType i_configure = { 1 , 2 };
     c86:	81 e0       	ldi	r24, 0x01	; 1
     c88:	89 af       	std	Y+57, r24	; 0x39
     c8a:	82 e0       	ldi	r24, 0x02	; 2
     c8c:	8a af       	std	Y+58, r24	; 0x3a

	/* Initialization Drivers */
	UART_init(&u_configure);
     c8e:	ce 01       	movw	r24, r28
     c90:	8c 96       	adiw	r24, 0x2c	; 44
     c92:	0e 94 b7 0e 	call	0x1d6e	; 0x1d6e <UART_init>
	TWI_init(&i_configure);
     c96:	ce 01       	movw	r24, r28
     c98:	c9 96       	adiw	r24, 0x39	; 57
     c9a:	0e 94 27 0e 	call	0x1c4e	; 0x1c4e <TWI_init>
	BUZZER_init();
     c9e:	0e 94 70 08 	call	0x10e0	; 0x10e0 <BUZZER_init>
	DcMotor_init();
     ca2:	0e 94 99 08 	call	0x1132	; 0x1132 <DcMotor_init>

	Timer1_setCallBack(Timer); /* Setup CallBAck Function For Timer */
     ca6:	83 ea       	ldi	r24, 0xA3	; 163
     ca8:	95 e0       	ldi	r25, 0x05	; 5
     caa:	0e 94 7c 0d 	call	0x1af8	; 0x1af8 <Timer1_setCallBack>

	UART_sendByte(MC2_Ready); /* Send to 1st MCU That MCU2 is Ready To Receive */
     cae:	81 e0       	ldi	r24, 0x01	; 1
     cb0:	0e 94 47 0f 	call	0x1e8e	; 0x1e8e <UART_sendByte>

	while(1)
	{
		if(flag == 0) /* Enter here if user Creates Password */
     cb4:	8f 8d       	ldd	r24, Y+31	; 0x1f
     cb6:	88 23       	and	r24, r24
     cb8:	09 f0       	breq	.+2      	; 0xcbc <main+0x15e>
     cba:	e4 c0       	rjmp	.+456    	; 0xe84 <main+0x326>
		{
			equality = 1 ; /* Reset The Equality variable */
     cbc:	81 e0       	ldi	r24, 0x01	; 1
     cbe:	8d 8f       	std	Y+29, r24	; 0x1d

			/* Receive 2 Passwords From HMI MC */
			for(i = 0 ; i < 5 ; i++)
     cc0:	1e 8e       	std	Y+30, r1	; 0x1e
     cc2:	0f c0       	rjmp	.+30     	; 0xce2 <main+0x184>
			{
				pass1[i]  = UART_recieveByte();
     cc4:	8e 8d       	ldd	r24, Y+30	; 0x1e
     cc6:	08 2f       	mov	r16, r24
     cc8:	10 e0       	ldi	r17, 0x00	; 0
     cca:	0e 94 5e 0f 	call	0x1ebc	; 0x1ebc <UART_recieveByte>
     cce:	28 2f       	mov	r18, r24
     cd0:	ce 01       	movw	r24, r28
     cd2:	81 96       	adiw	r24, 0x21	; 33
     cd4:	fc 01       	movw	r30, r24
     cd6:	e0 0f       	add	r30, r16
     cd8:	f1 1f       	adc	r31, r17
     cda:	20 83       	st	Z, r18
		if(flag == 0) /* Enter here if user Creates Password */
		{
			equality = 1 ; /* Reset The Equality variable */

			/* Receive 2 Passwords From HMI MC */
			for(i = 0 ; i < 5 ; i++)
     cdc:	8e 8d       	ldd	r24, Y+30	; 0x1e
     cde:	8f 5f       	subi	r24, 0xFF	; 255
     ce0:	8e 8f       	std	Y+30, r24	; 0x1e
     ce2:	8e 8d       	ldd	r24, Y+30	; 0x1e
     ce4:	85 30       	cpi	r24, 0x05	; 5
     ce6:	70 f3       	brcs	.-36     	; 0xcc4 <main+0x166>
			{
				pass1[i]  = UART_recieveByte();
			}

			for(i = 0 ; i < 5 ; i++)
     ce8:	1e 8e       	std	Y+30, r1	; 0x1e
     cea:	0f c0       	rjmp	.+30     	; 0xd0a <main+0x1ac>
			{
				pass2[i]  = UART_recieveByte();
     cec:	8e 8d       	ldd	r24, Y+30	; 0x1e
     cee:	08 2f       	mov	r16, r24
     cf0:	10 e0       	ldi	r17, 0x00	; 0
     cf2:	0e 94 5e 0f 	call	0x1ebc	; 0x1ebc <UART_recieveByte>
     cf6:	28 2f       	mov	r18, r24
     cf8:	ce 01       	movw	r24, r28
     cfa:	86 96       	adiw	r24, 0x26	; 38
     cfc:	fc 01       	movw	r30, r24
     cfe:	e0 0f       	add	r30, r16
     d00:	f1 1f       	adc	r31, r17
     d02:	20 83       	st	Z, r18
			for(i = 0 ; i < 5 ; i++)
			{
				pass1[i]  = UART_recieveByte();
			}

			for(i = 0 ; i < 5 ; i++)
     d04:	8e 8d       	ldd	r24, Y+30	; 0x1e
     d06:	8f 5f       	subi	r24, 0xFF	; 255
     d08:	8e 8f       	std	Y+30, r24	; 0x1e
     d0a:	8e 8d       	ldd	r24, Y+30	; 0x1e
     d0c:	85 30       	cpi	r24, 0x05	; 5
     d0e:	70 f3       	brcs	.-36     	; 0xcec <main+0x18e>
			{
				pass2[i]  = UART_recieveByte();
			}

			/* Check Matching of 2 Passwords */
			for(i = 0 ; i < 5 ; i++)
     d10:	1e 8e       	std	Y+30, r1	; 0x1e
     d12:	19 c0       	rjmp	.+50     	; 0xd46 <main+0x1e8>
			{
				if(pass1[i] != pass2[i])
     d14:	8e 8d       	ldd	r24, Y+30	; 0x1e
     d16:	28 2f       	mov	r18, r24
     d18:	30 e0       	ldi	r19, 0x00	; 0
     d1a:	ce 01       	movw	r24, r28
     d1c:	81 96       	adiw	r24, 0x21	; 33
     d1e:	fc 01       	movw	r30, r24
     d20:	e2 0f       	add	r30, r18
     d22:	f3 1f       	adc	r31, r19
     d24:	40 81       	ld	r20, Z
     d26:	8e 8d       	ldd	r24, Y+30	; 0x1e
     d28:	28 2f       	mov	r18, r24
     d2a:	30 e0       	ldi	r19, 0x00	; 0
     d2c:	ce 01       	movw	r24, r28
     d2e:	86 96       	adiw	r24, 0x26	; 38
     d30:	fc 01       	movw	r30, r24
     d32:	e2 0f       	add	r30, r18
     d34:	f3 1f       	adc	r31, r19
     d36:	80 81       	ld	r24, Z
     d38:	48 17       	cp	r20, r24
     d3a:	11 f0       	breq	.+4      	; 0xd40 <main+0x1e2>
				{
					equality = 0 ;
     d3c:	1d 8e       	std	Y+29, r1	; 0x1d
     d3e:	06 c0       	rjmp	.+12     	; 0xd4c <main+0x1ee>
			{
				pass2[i]  = UART_recieveByte();
			}

			/* Check Matching of 2 Passwords */
			for(i = 0 ; i < 5 ; i++)
     d40:	8e 8d       	ldd	r24, Y+30	; 0x1e
     d42:	8f 5f       	subi	r24, 0xFF	; 255
     d44:	8e 8f       	std	Y+30, r24	; 0x1e
     d46:	8e 8d       	ldd	r24, Y+30	; 0x1e
     d48:	85 30       	cpi	r24, 0x05	; 5
     d4a:	20 f3       	brcs	.-56     	; 0xd14 <main+0x1b6>

					break ;
				}
			}

			if(equality == 1)
     d4c:	8d 8d       	ldd	r24, Y+29	; 0x1d
     d4e:	81 30       	cpi	r24, 0x01	; 1
     d50:	09 f0       	breq	.+2      	; 0xd54 <main+0x1f6>
     d52:	94 c0       	rjmp	.+296    	; 0xe7c <main+0x31e>
			{
				/* Store the Password inside EEPROM */
				for(i = 0 ; i < 5 ; i++)
     d54:	1e 8e       	std	Y+30, r1	; 0x1e
     d56:	88 c0       	rjmp	.+272    	; 0xe68 <main+0x30a>
				{
					EEPROM_writeByte((0x100+i), pass1[i]);
     d58:	8e 8d       	ldd	r24, Y+30	; 0x1e
     d5a:	88 2f       	mov	r24, r24
     d5c:	90 e0       	ldi	r25, 0x00	; 0
     d5e:	80 50       	subi	r24, 0x00	; 0
     d60:	9f 4f       	sbci	r25, 0xFF	; 255
     d62:	ac 01       	movw	r20, r24
     d64:	8e 8d       	ldd	r24, Y+30	; 0x1e
     d66:	28 2f       	mov	r18, r24
     d68:	30 e0       	ldi	r19, 0x00	; 0
     d6a:	ce 01       	movw	r24, r28
     d6c:	81 96       	adiw	r24, 0x21	; 33
     d6e:	fc 01       	movw	r30, r24
     d70:	e2 0f       	add	r30, r18
     d72:	f3 1f       	adc	r31, r19
     d74:	20 81       	ld	r18, Z
     d76:	ca 01       	movw	r24, r20
     d78:	62 2f       	mov	r22, r18
     d7a:	0e 94 fa 08 	call	0x11f4	; 0x11f4 <EEPROM_writeByte>
     d7e:	80 e0       	ldi	r24, 0x00	; 0
     d80:	90 e0       	ldi	r25, 0x00	; 0
     d82:	a0 e2       	ldi	r26, 0x20	; 32
     d84:	b1 e4       	ldi	r27, 0x41	; 65
     d86:	89 8f       	std	Y+25, r24	; 0x19
     d88:	9a 8f       	std	Y+26, r25	; 0x1a
     d8a:	ab 8f       	std	Y+27, r26	; 0x1b
     d8c:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     d8e:	69 8d       	ldd	r22, Y+25	; 0x19
     d90:	7a 8d       	ldd	r23, Y+26	; 0x1a
     d92:	8b 8d       	ldd	r24, Y+27	; 0x1b
     d94:	9c 8d       	ldd	r25, Y+28	; 0x1c
     d96:	20 e0       	ldi	r18, 0x00	; 0
     d98:	30 e0       	ldi	r19, 0x00	; 0
     d9a:	4a ef       	ldi	r20, 0xFA	; 250
     d9c:	54 e4       	ldi	r21, 0x44	; 68
     d9e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     da2:	dc 01       	movw	r26, r24
     da4:	cb 01       	movw	r24, r22
     da6:	8d 8b       	std	Y+21, r24	; 0x15
     da8:	9e 8b       	std	Y+22, r25	; 0x16
     daa:	af 8b       	std	Y+23, r26	; 0x17
     dac:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
     dae:	6d 89       	ldd	r22, Y+21	; 0x15
     db0:	7e 89       	ldd	r23, Y+22	; 0x16
     db2:	8f 89       	ldd	r24, Y+23	; 0x17
     db4:	98 8d       	ldd	r25, Y+24	; 0x18
     db6:	20 e0       	ldi	r18, 0x00	; 0
     db8:	30 e0       	ldi	r19, 0x00	; 0
     dba:	40 e8       	ldi	r20, 0x80	; 128
     dbc:	5f e3       	ldi	r21, 0x3F	; 63
     dbe:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     dc2:	88 23       	and	r24, r24
     dc4:	2c f4       	brge	.+10     	; 0xdd0 <main+0x272>
		__ticks = 1;
     dc6:	81 e0       	ldi	r24, 0x01	; 1
     dc8:	90 e0       	ldi	r25, 0x00	; 0
     dca:	9c 8b       	std	Y+20, r25	; 0x14
     dcc:	8b 8b       	std	Y+19, r24	; 0x13
     dce:	3f c0       	rjmp	.+126    	; 0xe4e <main+0x2f0>
	else if (__tmp > 65535)
     dd0:	6d 89       	ldd	r22, Y+21	; 0x15
     dd2:	7e 89       	ldd	r23, Y+22	; 0x16
     dd4:	8f 89       	ldd	r24, Y+23	; 0x17
     dd6:	98 8d       	ldd	r25, Y+24	; 0x18
     dd8:	20 e0       	ldi	r18, 0x00	; 0
     dda:	3f ef       	ldi	r19, 0xFF	; 255
     ddc:	4f e7       	ldi	r20, 0x7F	; 127
     dde:	57 e4       	ldi	r21, 0x47	; 71
     de0:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     de4:	18 16       	cp	r1, r24
     de6:	4c f5       	brge	.+82     	; 0xe3a <main+0x2dc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     de8:	69 8d       	ldd	r22, Y+25	; 0x19
     dea:	7a 8d       	ldd	r23, Y+26	; 0x1a
     dec:	8b 8d       	ldd	r24, Y+27	; 0x1b
     dee:	9c 8d       	ldd	r25, Y+28	; 0x1c
     df0:	20 e0       	ldi	r18, 0x00	; 0
     df2:	30 e0       	ldi	r19, 0x00	; 0
     df4:	40 e2       	ldi	r20, 0x20	; 32
     df6:	51 e4       	ldi	r21, 0x41	; 65
     df8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     dfc:	dc 01       	movw	r26, r24
     dfe:	cb 01       	movw	r24, r22
     e00:	bc 01       	movw	r22, r24
     e02:	cd 01       	movw	r24, r26
     e04:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     e08:	dc 01       	movw	r26, r24
     e0a:	cb 01       	movw	r24, r22
     e0c:	9c 8b       	std	Y+20, r25	; 0x14
     e0e:	8b 8b       	std	Y+19, r24	; 0x13
     e10:	0f c0       	rjmp	.+30     	; 0xe30 <main+0x2d2>
     e12:	88 ec       	ldi	r24, 0xC8	; 200
     e14:	90 e0       	ldi	r25, 0x00	; 0
     e16:	9a 8b       	std	Y+18, r25	; 0x12
     e18:	89 8b       	std	Y+17, r24	; 0x11
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     e1a:	89 89       	ldd	r24, Y+17	; 0x11
     e1c:	9a 89       	ldd	r25, Y+18	; 0x12
     e1e:	01 97       	sbiw	r24, 0x01	; 1
     e20:	f1 f7       	brne	.-4      	; 0xe1e <main+0x2c0>
     e22:	9a 8b       	std	Y+18, r25	; 0x12
     e24:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     e26:	8b 89       	ldd	r24, Y+19	; 0x13
     e28:	9c 89       	ldd	r25, Y+20	; 0x14
     e2a:	01 97       	sbiw	r24, 0x01	; 1
     e2c:	9c 8b       	std	Y+20, r25	; 0x14
     e2e:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     e30:	8b 89       	ldd	r24, Y+19	; 0x13
     e32:	9c 89       	ldd	r25, Y+20	; 0x14
     e34:	00 97       	sbiw	r24, 0x00	; 0
     e36:	69 f7       	brne	.-38     	; 0xe12 <main+0x2b4>
     e38:	14 c0       	rjmp	.+40     	; 0xe62 <main+0x304>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     e3a:	6d 89       	ldd	r22, Y+21	; 0x15
     e3c:	7e 89       	ldd	r23, Y+22	; 0x16
     e3e:	8f 89       	ldd	r24, Y+23	; 0x17
     e40:	98 8d       	ldd	r25, Y+24	; 0x18
     e42:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     e46:	dc 01       	movw	r26, r24
     e48:	cb 01       	movw	r24, r22
     e4a:	9c 8b       	std	Y+20, r25	; 0x14
     e4c:	8b 8b       	std	Y+19, r24	; 0x13
     e4e:	8b 89       	ldd	r24, Y+19	; 0x13
     e50:	9c 89       	ldd	r25, Y+20	; 0x14
     e52:	98 8b       	std	Y+16, r25	; 0x10
     e54:	8f 87       	std	Y+15, r24	; 0x0f
     e56:	8f 85       	ldd	r24, Y+15	; 0x0f
     e58:	98 89       	ldd	r25, Y+16	; 0x10
     e5a:	01 97       	sbiw	r24, 0x01	; 1
     e5c:	f1 f7       	brne	.-4      	; 0xe5a <main+0x2fc>
     e5e:	98 8b       	std	Y+16, r25	; 0x10
     e60:	8f 87       	std	Y+15, r24	; 0x0f
			}

			if(equality == 1)
			{
				/* Store the Password inside EEPROM */
				for(i = 0 ; i < 5 ; i++)
     e62:	8e 8d       	ldd	r24, Y+30	; 0x1e
     e64:	8f 5f       	subi	r24, 0xFF	; 255
     e66:	8e 8f       	std	Y+30, r24	; 0x1e
     e68:	8e 8d       	ldd	r24, Y+30	; 0x1e
     e6a:	85 30       	cpi	r24, 0x05	; 5
     e6c:	08 f4       	brcc	.+2      	; 0xe70 <main+0x312>
     e6e:	74 cf       	rjmp	.-280    	; 0xd58 <main+0x1fa>
				{
					EEPROM_writeByte((0x100+i), pass1[i]);
					_delay_ms(10);
				}

				UART_sendByte(OK); /* Send To HMI MC 2 passwords similar */
     e70:	80 e1       	ldi	r24, 0x10	; 16
     e72:	0e 94 47 0f 	call	0x1e8e	; 0x1e8e <UART_sendByte>

				flag = 1 ;
     e76:	81 e0       	ldi	r24, 0x01	; 1
     e78:	8f 8f       	std	Y+31, r24	; 0x1f
     e7a:	1c cf       	rjmp	.-456    	; 0xcb4 <main+0x156>
			}
			else
			{
				UART_sendByte(ERROR); /* Send To HMI MC 2 passwords Not similar */
     e7c:	80 e0       	ldi	r24, 0x00	; 0
     e7e:	0e 94 47 0f 	call	0x1e8e	; 0x1e8e <UART_sendByte>
     e82:	18 cf       	rjmp	.-464    	; 0xcb4 <main+0x156>
			}
		}
		else if(flag == 1) /* Enter Here if The System is in Normal Mode  */
     e84:	8f 8d       	ldd	r24, Y+31	; 0x1f
     e86:	81 30       	cpi	r24, 0x01	; 1
     e88:	09 f0       	breq	.+2      	; 0xe8c <main+0x32e>
     e8a:	14 cf       	rjmp	.-472    	; 0xcb4 <main+0x156>
		{
			order = UART_recieveByte();
     e8c:	0e 94 5e 0f 	call	0x1ebc	; 0x1ebc <UART_recieveByte>
     e90:	88 a3       	std	Y+32, r24	; 0x20

			switch(order)
     e92:	88 a1       	ldd	r24, Y+32	; 0x20
     e94:	a8 2f       	mov	r26, r24
     e96:	b0 e0       	ldi	r27, 0x00	; 0
     e98:	bc af       	std	Y+60, r27	; 0x3c
     e9a:	ab af       	std	Y+59, r26	; 0x3b
     e9c:	eb ad       	ldd	r30, Y+59	; 0x3b
     e9e:	fc ad       	ldd	r31, Y+60	; 0x3c
     ea0:	e3 31       	cpi	r30, 0x13	; 19
     ea2:	f1 05       	cpc	r31, r1
     ea4:	09 f4       	brne	.+2      	; 0xea8 <main+0x34a>
     ea6:	f4 c0       	rjmp	.+488    	; 0x1090 <main+0x532>
     ea8:	2b ad       	ldd	r18, Y+59	; 0x3b
     eaa:	3c ad       	ldd	r19, Y+60	; 0x3c
     eac:	24 31       	cpi	r18, 0x14	; 20
     eae:	31 05       	cpc	r19, r1
     eb0:	64 f4       	brge	.+24     	; 0xeca <main+0x36c>
     eb2:	8b ad       	ldd	r24, Y+59	; 0x3b
     eb4:	9c ad       	ldd	r25, Y+60	; 0x3c
     eb6:	81 31       	cpi	r24, 0x11	; 17
     eb8:	91 05       	cpc	r25, r1
     eba:	a1 f0       	breq	.+40     	; 0xee4 <main+0x386>
     ebc:	ab ad       	ldd	r26, Y+59	; 0x3b
     ebe:	bc ad       	ldd	r27, Y+60	; 0x3c
     ec0:	a2 31       	cpi	r26, 0x12	; 18
     ec2:	b1 05       	cpc	r27, r1
     ec4:	09 f4       	brne	.+2      	; 0xec8 <main+0x36a>
     ec6:	c3 c0       	rjmp	.+390    	; 0x104e <main+0x4f0>
     ec8:	f5 ce       	rjmp	.-534    	; 0xcb4 <main+0x156>
     eca:	eb ad       	ldd	r30, Y+59	; 0x3b
     ecc:	fc ad       	ldd	r31, Y+60	; 0x3c
     ece:	e4 31       	cpi	r30, 0x14	; 20
     ed0:	f1 05       	cpc	r31, r1
     ed2:	09 f4       	brne	.+2      	; 0xed6 <main+0x378>
     ed4:	f2 c0       	rjmp	.+484    	; 0x10ba <main+0x55c>
     ed6:	2b ad       	ldd	r18, Y+59	; 0x3b
     ed8:	3c ad       	ldd	r19, Y+60	; 0x3c
     eda:	25 31       	cpi	r18, 0x15	; 21
     edc:	31 05       	cpc	r19, r1
     ede:	09 f4       	brne	.+2      	; 0xee2 <main+0x384>
     ee0:	fd c0       	rjmp	.+506    	; 0x10dc <main+0x57e>
     ee2:	e8 ce       	rjmp	.-560    	; 0xcb4 <main+0x156>
			{
			case CHECK:
				equality = 1 ; /* Reset The Equality variable */
     ee4:	81 e0       	ldi	r24, 0x01	; 1
     ee6:	8d 8f       	std	Y+29, r24	; 0x1d

				/* Receive The Password From HMI MC */
				for(i = 0 ; i < 5 ; i++)
     ee8:	1e 8e       	std	Y+30, r1	; 0x1e
     eea:	0f c0       	rjmp	.+30     	; 0xf0a <main+0x3ac>
				{
					pass1[i]  = UART_recieveByte();
     eec:	8e 8d       	ldd	r24, Y+30	; 0x1e
     eee:	08 2f       	mov	r16, r24
     ef0:	10 e0       	ldi	r17, 0x00	; 0
     ef2:	0e 94 5e 0f 	call	0x1ebc	; 0x1ebc <UART_recieveByte>
     ef6:	28 2f       	mov	r18, r24
     ef8:	ce 01       	movw	r24, r28
     efa:	81 96       	adiw	r24, 0x21	; 33
     efc:	fc 01       	movw	r30, r24
     efe:	e0 0f       	add	r30, r16
     f00:	f1 1f       	adc	r31, r17
     f02:	20 83       	st	Z, r18
			{
			case CHECK:
				equality = 1 ; /* Reset The Equality variable */

				/* Receive The Password From HMI MC */
				for(i = 0 ; i < 5 ; i++)
     f04:	8e 8d       	ldd	r24, Y+30	; 0x1e
     f06:	8f 5f       	subi	r24, 0xFF	; 255
     f08:	8e 8f       	std	Y+30, r24	; 0x1e
     f0a:	8e 8d       	ldd	r24, Y+30	; 0x1e
     f0c:	85 30       	cpi	r24, 0x05	; 5
     f0e:	70 f3       	brcs	.-36     	; 0xeec <main+0x38e>
				{
					pass1[i]  = UART_recieveByte();
				}

				/* Check Matching of 2 Passwords (User & System) */
				for(i = 0 ; i < 5 ; i++)
     f10:	1e 8e       	std	Y+30, r1	; 0x1e
     f12:	8e c0       	rjmp	.+284    	; 0x1030 <main+0x4d2>
				{
					EEPROM_readByte((0x100+i), &data); /* Read From EEPROM */
     f14:	8e 8d       	ldd	r24, Y+30	; 0x1e
     f16:	88 2f       	mov	r24, r24
     f18:	90 e0       	ldi	r25, 0x00	; 0
     f1a:	80 50       	subi	r24, 0x00	; 0
     f1c:	9f 4f       	sbci	r25, 0xFF	; 255
     f1e:	9e 01       	movw	r18, r28
     f20:	25 5d       	subi	r18, 0xD5	; 213
     f22:	3f 4f       	sbci	r19, 0xFF	; 255
     f24:	b9 01       	movw	r22, r18
     f26:	0e 94 3b 09 	call	0x1276	; 0x1276 <EEPROM_readByte>

					if(data != pass1[i])
     f2a:	8e 8d       	ldd	r24, Y+30	; 0x1e
     f2c:	28 2f       	mov	r18, r24
     f2e:	30 e0       	ldi	r19, 0x00	; 0
     f30:	ce 01       	movw	r24, r28
     f32:	81 96       	adiw	r24, 0x21	; 33
     f34:	fc 01       	movw	r30, r24
     f36:	e2 0f       	add	r30, r18
     f38:	f3 1f       	adc	r31, r19
     f3a:	90 81       	ld	r25, Z
     f3c:	8b a5       	ldd	r24, Y+43	; 0x2b
     f3e:	98 17       	cp	r25, r24
     f40:	11 f0       	breq	.+4      	; 0xf46 <main+0x3e8>
					{
						equality = 0 ;
     f42:	1d 8e       	std	Y+29, r1	; 0x1d
     f44:	79 c0       	rjmp	.+242    	; 0x1038 <main+0x4da>

						break ;
     f46:	80 e0       	ldi	r24, 0x00	; 0
     f48:	90 e0       	ldi	r25, 0x00	; 0
     f4a:	a0 e2       	ldi	r26, 0x20	; 32
     f4c:	b1 e4       	ldi	r27, 0x41	; 65
     f4e:	8b 87       	std	Y+11, r24	; 0x0b
     f50:	9c 87       	std	Y+12, r25	; 0x0c
     f52:	ad 87       	std	Y+13, r26	; 0x0d
     f54:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     f56:	6b 85       	ldd	r22, Y+11	; 0x0b
     f58:	7c 85       	ldd	r23, Y+12	; 0x0c
     f5a:	8d 85       	ldd	r24, Y+13	; 0x0d
     f5c:	9e 85       	ldd	r25, Y+14	; 0x0e
     f5e:	20 e0       	ldi	r18, 0x00	; 0
     f60:	30 e0       	ldi	r19, 0x00	; 0
     f62:	4a ef       	ldi	r20, 0xFA	; 250
     f64:	54 e4       	ldi	r21, 0x44	; 68
     f66:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     f6a:	dc 01       	movw	r26, r24
     f6c:	cb 01       	movw	r24, r22
     f6e:	8f 83       	std	Y+7, r24	; 0x07
     f70:	98 87       	std	Y+8, r25	; 0x08
     f72:	a9 87       	std	Y+9, r26	; 0x09
     f74:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
     f76:	6f 81       	ldd	r22, Y+7	; 0x07
     f78:	78 85       	ldd	r23, Y+8	; 0x08
     f7a:	89 85       	ldd	r24, Y+9	; 0x09
     f7c:	9a 85       	ldd	r25, Y+10	; 0x0a
     f7e:	20 e0       	ldi	r18, 0x00	; 0
     f80:	30 e0       	ldi	r19, 0x00	; 0
     f82:	40 e8       	ldi	r20, 0x80	; 128
     f84:	5f e3       	ldi	r21, 0x3F	; 63
     f86:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     f8a:	88 23       	and	r24, r24
     f8c:	2c f4       	brge	.+10     	; 0xf98 <main+0x43a>
		__ticks = 1;
     f8e:	81 e0       	ldi	r24, 0x01	; 1
     f90:	90 e0       	ldi	r25, 0x00	; 0
     f92:	9e 83       	std	Y+6, r25	; 0x06
     f94:	8d 83       	std	Y+5, r24	; 0x05
     f96:	3f c0       	rjmp	.+126    	; 0x1016 <main+0x4b8>
	else if (__tmp > 65535)
     f98:	6f 81       	ldd	r22, Y+7	; 0x07
     f9a:	78 85       	ldd	r23, Y+8	; 0x08
     f9c:	89 85       	ldd	r24, Y+9	; 0x09
     f9e:	9a 85       	ldd	r25, Y+10	; 0x0a
     fa0:	20 e0       	ldi	r18, 0x00	; 0
     fa2:	3f ef       	ldi	r19, 0xFF	; 255
     fa4:	4f e7       	ldi	r20, 0x7F	; 127
     fa6:	57 e4       	ldi	r21, 0x47	; 71
     fa8:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     fac:	18 16       	cp	r1, r24
     fae:	4c f5       	brge	.+82     	; 0x1002 <main+0x4a4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     fb0:	6b 85       	ldd	r22, Y+11	; 0x0b
     fb2:	7c 85       	ldd	r23, Y+12	; 0x0c
     fb4:	8d 85       	ldd	r24, Y+13	; 0x0d
     fb6:	9e 85       	ldd	r25, Y+14	; 0x0e
     fb8:	20 e0       	ldi	r18, 0x00	; 0
     fba:	30 e0       	ldi	r19, 0x00	; 0
     fbc:	40 e2       	ldi	r20, 0x20	; 32
     fbe:	51 e4       	ldi	r21, 0x41	; 65
     fc0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     fc4:	dc 01       	movw	r26, r24
     fc6:	cb 01       	movw	r24, r22
     fc8:	bc 01       	movw	r22, r24
     fca:	cd 01       	movw	r24, r26
     fcc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     fd0:	dc 01       	movw	r26, r24
     fd2:	cb 01       	movw	r24, r22
     fd4:	9e 83       	std	Y+6, r25	; 0x06
     fd6:	8d 83       	std	Y+5, r24	; 0x05
     fd8:	0f c0       	rjmp	.+30     	; 0xff8 <main+0x49a>
     fda:	88 ec       	ldi	r24, 0xC8	; 200
     fdc:	90 e0       	ldi	r25, 0x00	; 0
     fde:	9c 83       	std	Y+4, r25	; 0x04
     fe0:	8b 83       	std	Y+3, r24	; 0x03
     fe2:	8b 81       	ldd	r24, Y+3	; 0x03
     fe4:	9c 81       	ldd	r25, Y+4	; 0x04
     fe6:	01 97       	sbiw	r24, 0x01	; 1
     fe8:	f1 f7       	brne	.-4      	; 0xfe6 <main+0x488>
     fea:	9c 83       	std	Y+4, r25	; 0x04
     fec:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     fee:	8d 81       	ldd	r24, Y+5	; 0x05
     ff0:	9e 81       	ldd	r25, Y+6	; 0x06
     ff2:	01 97       	sbiw	r24, 0x01	; 1
     ff4:	9e 83       	std	Y+6, r25	; 0x06
     ff6:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     ff8:	8d 81       	ldd	r24, Y+5	; 0x05
     ffa:	9e 81       	ldd	r25, Y+6	; 0x06
     ffc:	00 97       	sbiw	r24, 0x00	; 0
     ffe:	69 f7       	brne	.-38     	; 0xfda <main+0x47c>
    1000:	14 c0       	rjmp	.+40     	; 0x102a <main+0x4cc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1002:	6f 81       	ldd	r22, Y+7	; 0x07
    1004:	78 85       	ldd	r23, Y+8	; 0x08
    1006:	89 85       	ldd	r24, Y+9	; 0x09
    1008:	9a 85       	ldd	r25, Y+10	; 0x0a
    100a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    100e:	dc 01       	movw	r26, r24
    1010:	cb 01       	movw	r24, r22
    1012:	9e 83       	std	Y+6, r25	; 0x06
    1014:	8d 83       	std	Y+5, r24	; 0x05
    1016:	8d 81       	ldd	r24, Y+5	; 0x05
    1018:	9e 81       	ldd	r25, Y+6	; 0x06
    101a:	9a 83       	std	Y+2, r25	; 0x02
    101c:	89 83       	std	Y+1, r24	; 0x01
    101e:	89 81       	ldd	r24, Y+1	; 0x01
    1020:	9a 81       	ldd	r25, Y+2	; 0x02
    1022:	01 97       	sbiw	r24, 0x01	; 1
    1024:	f1 f7       	brne	.-4      	; 0x1022 <main+0x4c4>
    1026:	9a 83       	std	Y+2, r25	; 0x02
    1028:	89 83       	std	Y+1, r24	; 0x01
				{
					pass1[i]  = UART_recieveByte();
				}

				/* Check Matching of 2 Passwords (User & System) */
				for(i = 0 ; i < 5 ; i++)
    102a:	8e 8d       	ldd	r24, Y+30	; 0x1e
    102c:	8f 5f       	subi	r24, 0xFF	; 255
    102e:	8e 8f       	std	Y+30, r24	; 0x1e
    1030:	8e 8d       	ldd	r24, Y+30	; 0x1e
    1032:	85 30       	cpi	r24, 0x05	; 5
    1034:	08 f4       	brcc	.+2      	; 0x1038 <main+0x4da>
    1036:	6e cf       	rjmp	.-292    	; 0xf14 <main+0x3b6>
					}

					_delay_ms(10);
				}

				if(equality == 1)
    1038:	8d 8d       	ldd	r24, Y+29	; 0x1d
    103a:	81 30       	cpi	r24, 0x01	; 1
    103c:	21 f4       	brne	.+8      	; 0x1046 <main+0x4e8>
				{
					UART_sendByte(OK);  /* The Password by User Correct */
    103e:	80 e1       	ldi	r24, 0x10	; 16
    1040:	0e 94 47 0f 	call	0x1e8e	; 0x1e8e <UART_sendByte>
    1044:	37 ce       	rjmp	.-914    	; 0xcb4 <main+0x156>
				}
				else
				{
					UART_sendByte(ERROR); /* The Password by User not Correct */
    1046:	80 e0       	ldi	r24, 0x00	; 0
    1048:	0e 94 47 0f 	call	0x1e8e	; 0x1e8e <UART_sendByte>
    104c:	33 ce       	rjmp	.-922    	; 0xcb4 <main+0x156>

				break;

			case UNLOCK:

				DcMotor_Rotate(100, CW); /* Unlocking The Door*/
    104e:	84 e6       	ldi	r24, 0x64	; 100
    1050:	61 e0       	ldi	r22, 0x01	; 1
    1052:	0e 94 b4 08 	call	0x1168	; 0x1168 <DcMotor_Rotate>
				Timer1_init(&t_configure); /* Start Timer */
    1056:	ce 01       	movw	r24, r28
    1058:	c3 96       	adiw	r24, 0x33	; 51
    105a:	0e 94 0c 0d 	call	0x1a18	; 0x1a18 <Timer1_init>
				while(g_count != 15); /* Waiting For 15 Seconds */
    105e:	80 91 76 00 	lds	r24, 0x0076
    1062:	8f 30       	cpi	r24, 0x0F	; 15
    1064:	e1 f7       	brne	.-8      	; 0x105e <main+0x500>
				Timer1_deInit();
    1066:	0e 94 6c 0d 	call	0x1ad8	; 0x1ad8 <Timer1_deInit>
				g_count = 0 ;
    106a:	10 92 76 00 	sts	0x0076, r1

				DcMotor_Rotate(0, OFF); /* Hold */
    106e:	80 e0       	ldi	r24, 0x00	; 0
    1070:	60 e0       	ldi	r22, 0x00	; 0
    1072:	0e 94 b4 08 	call	0x1168	; 0x1168 <DcMotor_Rotate>
				Timer1_init(&t_configure); /* Start Timer */
    1076:	ce 01       	movw	r24, r28
    1078:	c3 96       	adiw	r24, 0x33	; 51
    107a:	0e 94 0c 0d 	call	0x1a18	; 0x1a18 <Timer1_init>
				while(g_count != 3); /* Waiting For 3 Seconds */
    107e:	80 91 76 00 	lds	r24, 0x0076
    1082:	83 30       	cpi	r24, 0x03	; 3
    1084:	e1 f7       	brne	.-8      	; 0x107e <main+0x520>
				Timer1_deInit();
    1086:	0e 94 6c 0d 	call	0x1ad8	; 0x1ad8 <Timer1_deInit>
				g_count = 0 ;
    108a:	10 92 76 00 	sts	0x0076, r1
    108e:	12 ce       	rjmp	.-988    	; 0xcb4 <main+0x156>

				break;

			case LOCK:

				DcMotor_Rotate(100, CCW); /* Locking The Door */
    1090:	84 e6       	ldi	r24, 0x64	; 100
    1092:	62 e0       	ldi	r22, 0x02	; 2
    1094:	0e 94 b4 08 	call	0x1168	; 0x1168 <DcMotor_Rotate>
				Timer1_init(&t_configure); /* Start Timer */
    1098:	ce 01       	movw	r24, r28
    109a:	c3 96       	adiw	r24, 0x33	; 51
    109c:	0e 94 0c 0d 	call	0x1a18	; 0x1a18 <Timer1_init>
				while(g_count != 15); /* Waiting For 15 Seconds */
    10a0:	80 91 76 00 	lds	r24, 0x0076
    10a4:	8f 30       	cpi	r24, 0x0F	; 15
    10a6:	e1 f7       	brne	.-8      	; 0x10a0 <main+0x542>
				Timer1_deInit();
    10a8:	0e 94 6c 0d 	call	0x1ad8	; 0x1ad8 <Timer1_deInit>
				g_count = 0 ;
    10ac:	10 92 76 00 	sts	0x0076, r1
				DcMotor_Rotate(0, OFF); /* Stop Motor */
    10b0:	80 e0       	ldi	r24, 0x00	; 0
    10b2:	60 e0       	ldi	r22, 0x00	; 0
    10b4:	0e 94 b4 08 	call	0x1168	; 0x1168 <DcMotor_Rotate>
    10b8:	fd cd       	rjmp	.-1030   	; 0xcb4 <main+0x156>

				break;

			case BUZZER:

				Buzzer_on(); /* Turn On Buzzer */
    10ba:	0e 94 81 08 	call	0x1102	; 0x1102 <Buzzer_on>
				Timer1_init(&t_configure); /* Start Timer */
    10be:	ce 01       	movw	r24, r28
    10c0:	c3 96       	adiw	r24, 0x33	; 51
    10c2:	0e 94 0c 0d 	call	0x1a18	; 0x1a18 <Timer1_init>
				while(g_count != 60); /* Waiting For 60 Seconds */
    10c6:	80 91 76 00 	lds	r24, 0x0076
    10ca:	8c 33       	cpi	r24, 0x3C	; 60
    10cc:	e1 f7       	brne	.-8      	; 0x10c6 <main+0x568>
				Timer1_deInit();
    10ce:	0e 94 6c 0d 	call	0x1ad8	; 0x1ad8 <Timer1_deInit>
				g_count = 0 ;
    10d2:	10 92 76 00 	sts	0x0076, r1
				Buzzer_off(); /* Turn Off Buzzer */
    10d6:	0e 94 8d 08 	call	0x111a	; 0x111a <Buzzer_off>
    10da:	ec cd       	rjmp	.-1064   	; 0xcb4 <main+0x156>

				break;

			case CR_PASS:
				flag = 0 ;
    10dc:	1f 8e       	std	Y+31, r1	; 0x1f
    10de:	ea cd       	rjmp	.-1068   	; 0xcb4 <main+0x156>

000010e0 <BUZZER_init>:
 * Description: Initialize BUZEER
 * Input: Void
 * Return: Void
 *******************************************************************************/
void BUZZER_init(void)
{
    10e0:	df 93       	push	r29
    10e2:	cf 93       	push	r28
    10e4:	cd b7       	in	r28, 0x3d	; 61
    10e6:	de b7       	in	r29, 0x3e	; 62
	/* Setup Buzzer Pin as O/P Pin*/
	GPIO_setupPinDirection(BUZZER_PORT, BUZZER_PIN, PIN_OUTPUT);
    10e8:	80 e0       	ldi	r24, 0x00	; 0
    10ea:	60 e0       	ldi	r22, 0x00	; 0
    10ec:	41 e0       	ldi	r20, 0x01	; 1
    10ee:	0e 94 9b 09 	call	0x1336	; 0x1336 <GPIO_setupPinDirection>

	/* Turn Off Buzzer */
	GPIO_writePin(BUZZER_PORT, BUZZER_PIN, LOGIC_LOW);
    10f2:	80 e0       	ldi	r24, 0x00	; 0
    10f4:	60 e0       	ldi	r22, 0x00	; 0
    10f6:	40 e0       	ldi	r20, 0x00	; 0
    10f8:	0e 94 86 0a 	call	0x150c	; 0x150c <GPIO_writePin>
}
    10fc:	cf 91       	pop	r28
    10fe:	df 91       	pop	r29
    1100:	08 95       	ret

00001102 <Buzzer_on>:
 * Description: Turn on Buzzer
 * Input: Void
 * Return: Void
 *******************************************************************************/
void Buzzer_on(void)
{
    1102:	df 93       	push	r29
    1104:	cf 93       	push	r28
    1106:	cd b7       	in	r28, 0x3d	; 61
    1108:	de b7       	in	r29, 0x3e	; 62
	/* Turn On Buzzer */
	GPIO_writePin(BUZZER_PORT, BUZZER_PIN, LOGIC_HIGH);
    110a:	80 e0       	ldi	r24, 0x00	; 0
    110c:	60 e0       	ldi	r22, 0x00	; 0
    110e:	41 e0       	ldi	r20, 0x01	; 1
    1110:	0e 94 86 0a 	call	0x150c	; 0x150c <GPIO_writePin>
}
    1114:	cf 91       	pop	r28
    1116:	df 91       	pop	r29
    1118:	08 95       	ret

0000111a <Buzzer_off>:
 * Description: Turn off Buzzer
 * Input: Void
 * Return: Void
 *******************************************************************************/
void Buzzer_off(void)
{
    111a:	df 93       	push	r29
    111c:	cf 93       	push	r28
    111e:	cd b7       	in	r28, 0x3d	; 61
    1120:	de b7       	in	r29, 0x3e	; 62
	/* Turn Off Buzzer */
	GPIO_writePin(BUZZER_PORT, BUZZER_PIN, LOGIC_LOW);
    1122:	80 e0       	ldi	r24, 0x00	; 0
    1124:	60 e0       	ldi	r22, 0x00	; 0
    1126:	40 e0       	ldi	r20, 0x00	; 0
    1128:	0e 94 86 0a 	call	0x150c	; 0x150c <GPIO_writePin>
}
    112c:	cf 91       	pop	r28
    112e:	df 91       	pop	r29
    1130:	08 95       	ret

00001132 <DcMotor_init>:
 * Description:Initialization Motor PINS
 * Input: Void
 * Return: Void
 *******************************************************************************/
void DcMotor_init(void)
{
    1132:	df 93       	push	r29
    1134:	cf 93       	push	r28
    1136:	cd b7       	in	r28, 0x3d	; 61
    1138:	de b7       	in	r29, 0x3e	; 62
	/* Define Motor Pins As Output */
	GPIO_setupPinDirection(PORT_MOTOR, IN1_MOTOR, PIN_OUTPUT);
    113a:	83 e0       	ldi	r24, 0x03	; 3
    113c:	65 e0       	ldi	r22, 0x05	; 5
    113e:	41 e0       	ldi	r20, 0x01	; 1
    1140:	0e 94 9b 09 	call	0x1336	; 0x1336 <GPIO_setupPinDirection>
	GPIO_setupPinDirection(PORT_MOTOR, IN2_MOTOR, PIN_OUTPUT);
    1144:	83 e0       	ldi	r24, 0x03	; 3
    1146:	66 e0       	ldi	r22, 0x06	; 6
    1148:	41 e0       	ldi	r20, 0x01	; 1
    114a:	0e 94 9b 09 	call	0x1336	; 0x1336 <GPIO_setupPinDirection>

	/* Stop Motor in The Beginning */
	GPIO_writePin(PORT_MOTOR, IN1_MOTOR, LOGIC_LOW);
    114e:	83 e0       	ldi	r24, 0x03	; 3
    1150:	65 e0       	ldi	r22, 0x05	; 5
    1152:	40 e0       	ldi	r20, 0x00	; 0
    1154:	0e 94 86 0a 	call	0x150c	; 0x150c <GPIO_writePin>
	GPIO_writePin(PORT_MOTOR, IN2_MOTOR, LOGIC_LOW);
    1158:	83 e0       	ldi	r24, 0x03	; 3
    115a:	66 e0       	ldi	r22, 0x06	; 6
    115c:	40 e0       	ldi	r20, 0x00	; 0
    115e:	0e 94 86 0a 	call	0x150c	; 0x150c <GPIO_writePin>
}
    1162:	cf 91       	pop	r28
    1164:	df 91       	pop	r29
    1166:	08 95       	ret

00001168 <DcMotor_Rotate>:
 * Description: Control Motor's Speed and Direction
 * Input: Duty Cycle and Motor Direction
 * Return: Void
 *********************************************************************************/
void DcMotor_Rotate(uint8 speed , DcMotor_State state)
{
    1168:	df 93       	push	r29
    116a:	cf 93       	push	r28
    116c:	00 d0       	rcall	.+0      	; 0x116e <DcMotor_Rotate+0x6>
    116e:	00 d0       	rcall	.+0      	; 0x1170 <DcMotor_Rotate+0x8>
    1170:	cd b7       	in	r28, 0x3d	; 61
    1172:	de b7       	in	r29, 0x3e	; 62
    1174:	89 83       	std	Y+1, r24	; 0x01
    1176:	6a 83       	std	Y+2, r22	; 0x02
	switch(state)
    1178:	8a 81       	ldd	r24, Y+2	; 0x02
    117a:	28 2f       	mov	r18, r24
    117c:	30 e0       	ldi	r19, 0x00	; 0
    117e:	3c 83       	std	Y+4, r19	; 0x04
    1180:	2b 83       	std	Y+3, r18	; 0x03
    1182:	8b 81       	ldd	r24, Y+3	; 0x03
    1184:	9c 81       	ldd	r25, Y+4	; 0x04
    1186:	81 30       	cpi	r24, 0x01	; 1
    1188:	91 05       	cpc	r25, r1
    118a:	51 f0       	breq	.+20     	; 0x11a0 <DcMotor_Rotate+0x38>
    118c:	2b 81       	ldd	r18, Y+3	; 0x03
    118e:	3c 81       	ldd	r19, Y+4	; 0x04
    1190:	22 30       	cpi	r18, 0x02	; 2
    1192:	31 05       	cpc	r19, r1
    1194:	81 f0       	breq	.+32     	; 0x11b6 <DcMotor_Rotate+0x4e>
    1196:	8b 81       	ldd	r24, Y+3	; 0x03
    1198:	9c 81       	ldd	r25, Y+4	; 0x04
    119a:	00 97       	sbiw	r24, 0x00	; 0
    119c:	b9 f0       	breq	.+46     	; 0x11cc <DcMotor_Rotate+0x64>
    119e:	20 c0       	rjmp	.+64     	; 0x11e0 <DcMotor_Rotate+0x78>
	{
	case CW:
		GPIO_writePin(PORT_MOTOR, IN1_MOTOR, LOGIC_LOW);
    11a0:	83 e0       	ldi	r24, 0x03	; 3
    11a2:	65 e0       	ldi	r22, 0x05	; 5
    11a4:	40 e0       	ldi	r20, 0x00	; 0
    11a6:	0e 94 86 0a 	call	0x150c	; 0x150c <GPIO_writePin>
		GPIO_writePin(PORT_MOTOR, IN2_MOTOR, LOGIC_HIGH);
    11aa:	83 e0       	ldi	r24, 0x03	; 3
    11ac:	66 e0       	ldi	r22, 0x06	; 6
    11ae:	41 e0       	ldi	r20, 0x01	; 1
    11b0:	0e 94 86 0a 	call	0x150c	; 0x150c <GPIO_writePin>
    11b4:	15 c0       	rjmp	.+42     	; 0x11e0 <DcMotor_Rotate+0x78>
		break;
	case CCW:
		GPIO_writePin(PORT_MOTOR, IN1_MOTOR, LOGIC_HIGH);
    11b6:	83 e0       	ldi	r24, 0x03	; 3
    11b8:	65 e0       	ldi	r22, 0x05	; 5
    11ba:	41 e0       	ldi	r20, 0x01	; 1
    11bc:	0e 94 86 0a 	call	0x150c	; 0x150c <GPIO_writePin>
		GPIO_writePin(PORT_MOTOR, IN2_MOTOR, LOGIC_LOW);
    11c0:	83 e0       	ldi	r24, 0x03	; 3
    11c2:	66 e0       	ldi	r22, 0x06	; 6
    11c4:	40 e0       	ldi	r20, 0x00	; 0
    11c6:	0e 94 86 0a 	call	0x150c	; 0x150c <GPIO_writePin>
    11ca:	0a c0       	rjmp	.+20     	; 0x11e0 <DcMotor_Rotate+0x78>
		break;
	case OFF:
		GPIO_writePin(PORT_MOTOR, IN1_MOTOR, LOGIC_LOW);
    11cc:	83 e0       	ldi	r24, 0x03	; 3
    11ce:	65 e0       	ldi	r22, 0x05	; 5
    11d0:	40 e0       	ldi	r20, 0x00	; 0
    11d2:	0e 94 86 0a 	call	0x150c	; 0x150c <GPIO_writePin>
		GPIO_writePin(PORT_MOTOR, IN2_MOTOR, LOGIC_LOW);
    11d6:	83 e0       	ldi	r24, 0x03	; 3
    11d8:	66 e0       	ldi	r22, 0x06	; 6
    11da:	40 e0       	ldi	r20, 0x00	; 0
    11dc:	0e 94 86 0a 	call	0x150c	; 0x150c <GPIO_writePin>
		break;
	}

	PWM_Timer0_Start(speed);
    11e0:	89 81       	ldd	r24, Y+1	; 0x01
    11e2:	0e 94 d9 0c 	call	0x19b2	; 0x19b2 <PWM_Timer0_Start>
}
    11e6:	0f 90       	pop	r0
    11e8:	0f 90       	pop	r0
    11ea:	0f 90       	pop	r0
    11ec:	0f 90       	pop	r0
    11ee:	cf 91       	pop	r28
    11f0:	df 91       	pop	r29
    11f2:	08 95       	ret

000011f4 <EEPROM_writeByte>:
 *******************************************************************************/
#include "external_eeprom.h"
#include "twi.h"

uint8 EEPROM_writeByte(uint16 u16addr, uint8 u8data)
{
    11f4:	df 93       	push	r29
    11f6:	cf 93       	push	r28
    11f8:	00 d0       	rcall	.+0      	; 0x11fa <EEPROM_writeByte+0x6>
    11fa:	00 d0       	rcall	.+0      	; 0x11fc <EEPROM_writeByte+0x8>
    11fc:	cd b7       	in	r28, 0x3d	; 61
    11fe:	de b7       	in	r29, 0x3e	; 62
    1200:	9a 83       	std	Y+2, r25	; 0x02
    1202:	89 83       	std	Y+1, r24	; 0x01
    1204:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    1206:	0e 94 50 0e 	call	0x1ca0	; 0x1ca0 <TWI_start>
    if (TWI_getStatus() != TWI_START)
    120a:	0e 94 a8 0e 	call	0x1d50	; 0x1d50 <TWI_getStatus>
    120e:	88 30       	cpi	r24, 0x08	; 8
    1210:	11 f0       	breq	.+4      	; 0x1216 <EEPROM_writeByte+0x22>
        return ERROR;
    1212:	1c 82       	std	Y+4, r1	; 0x04
    1214:	28 c0       	rjmp	.+80     	; 0x1266 <EEPROM_writeByte+0x72>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)(0xA0 | ((u16addr & 0x0700)>>7)));
    1216:	89 81       	ldd	r24, Y+1	; 0x01
    1218:	9a 81       	ldd	r25, Y+2	; 0x02
    121a:	80 70       	andi	r24, 0x00	; 0
    121c:	97 70       	andi	r25, 0x07	; 7
    121e:	88 0f       	add	r24, r24
    1220:	89 2f       	mov	r24, r25
    1222:	88 1f       	adc	r24, r24
    1224:	99 0b       	sbc	r25, r25
    1226:	91 95       	neg	r25
    1228:	80 6a       	ori	r24, 0xA0	; 160
    122a:	0e 94 6b 0e 	call	0x1cd6	; 0x1cd6 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    122e:	0e 94 a8 0e 	call	0x1d50	; 0x1d50 <TWI_getStatus>
    1232:	88 31       	cpi	r24, 0x18	; 24
    1234:	11 f0       	breq	.+4      	; 0x123a <EEPROM_writeByte+0x46>
        return ERROR; 
    1236:	1c 82       	std	Y+4, r1	; 0x04
    1238:	16 c0       	rjmp	.+44     	; 0x1266 <EEPROM_writeByte+0x72>
		 
    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
    123a:	89 81       	ldd	r24, Y+1	; 0x01
    123c:	0e 94 6b 0e 	call	0x1cd6	; 0x1cd6 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    1240:	0e 94 a8 0e 	call	0x1d50	; 0x1d50 <TWI_getStatus>
    1244:	88 32       	cpi	r24, 0x28	; 40
    1246:	11 f0       	breq	.+4      	; 0x124c <EEPROM_writeByte+0x58>
        return ERROR;
    1248:	1c 82       	std	Y+4, r1	; 0x04
    124a:	0d c0       	rjmp	.+26     	; 0x1266 <EEPROM_writeByte+0x72>
		
    /* write byte to eeprom */
    TWI_writeByte(u8data);
    124c:	8b 81       	ldd	r24, Y+3	; 0x03
    124e:	0e 94 6b 0e 	call	0x1cd6	; 0x1cd6 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    1252:	0e 94 a8 0e 	call	0x1d50	; 0x1d50 <TWI_getStatus>
    1256:	88 32       	cpi	r24, 0x28	; 40
    1258:	11 f0       	breq	.+4      	; 0x125e <EEPROM_writeByte+0x6a>
        return ERROR;
    125a:	1c 82       	std	Y+4, r1	; 0x04
    125c:	04 c0       	rjmp	.+8      	; 0x1266 <EEPROM_writeByte+0x72>

    /* Send the Stop Bit */
    TWI_stop();
    125e:	0e 94 60 0e 	call	0x1cc0	; 0x1cc0 <TWI_stop>
	
    return SUCCESS;
    1262:	81 e0       	ldi	r24, 0x01	; 1
    1264:	8c 83       	std	Y+4, r24	; 0x04
    1266:	8c 81       	ldd	r24, Y+4	; 0x04
}
    1268:	0f 90       	pop	r0
    126a:	0f 90       	pop	r0
    126c:	0f 90       	pop	r0
    126e:	0f 90       	pop	r0
    1270:	cf 91       	pop	r28
    1272:	df 91       	pop	r29
    1274:	08 95       	ret

00001276 <EEPROM_readByte>:

uint8 EEPROM_readByte(uint16 u16addr, uint8 *u8data)
{
    1276:	df 93       	push	r29
    1278:	cf 93       	push	r28
    127a:	00 d0       	rcall	.+0      	; 0x127c <EEPROM_readByte+0x6>
    127c:	00 d0       	rcall	.+0      	; 0x127e <EEPROM_readByte+0x8>
    127e:	0f 92       	push	r0
    1280:	cd b7       	in	r28, 0x3d	; 61
    1282:	de b7       	in	r29, 0x3e	; 62
    1284:	9a 83       	std	Y+2, r25	; 0x02
    1286:	89 83       	std	Y+1, r24	; 0x01
    1288:	7c 83       	std	Y+4, r23	; 0x04
    128a:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    128c:	0e 94 50 0e 	call	0x1ca0	; 0x1ca0 <TWI_start>
    if (TWI_getStatus() != TWI_START)
    1290:	0e 94 a8 0e 	call	0x1d50	; 0x1d50 <TWI_getStatus>
    1294:	88 30       	cpi	r24, 0x08	; 8
    1296:	11 f0       	breq	.+4      	; 0x129c <EEPROM_readByte+0x26>
        return ERROR;
    1298:	1d 82       	std	Y+5, r1	; 0x05
    129a:	44 c0       	rjmp	.+136    	; 0x1324 <EEPROM_readByte+0xae>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7)));
    129c:	89 81       	ldd	r24, Y+1	; 0x01
    129e:	9a 81       	ldd	r25, Y+2	; 0x02
    12a0:	80 70       	andi	r24, 0x00	; 0
    12a2:	97 70       	andi	r25, 0x07	; 7
    12a4:	88 0f       	add	r24, r24
    12a6:	89 2f       	mov	r24, r25
    12a8:	88 1f       	adc	r24, r24
    12aa:	99 0b       	sbc	r25, r25
    12ac:	91 95       	neg	r25
    12ae:	80 6a       	ori	r24, 0xA0	; 160
    12b0:	0e 94 6b 0e 	call	0x1cd6	; 0x1cd6 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    12b4:	0e 94 a8 0e 	call	0x1d50	; 0x1d50 <TWI_getStatus>
    12b8:	88 31       	cpi	r24, 0x18	; 24
    12ba:	11 f0       	breq	.+4      	; 0x12c0 <EEPROM_readByte+0x4a>
        return ERROR;
    12bc:	1d 82       	std	Y+5, r1	; 0x05
    12be:	32 c0       	rjmp	.+100    	; 0x1324 <EEPROM_readByte+0xae>
		
    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
    12c0:	89 81       	ldd	r24, Y+1	; 0x01
    12c2:	0e 94 6b 0e 	call	0x1cd6	; 0x1cd6 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    12c6:	0e 94 a8 0e 	call	0x1d50	; 0x1d50 <TWI_getStatus>
    12ca:	88 32       	cpi	r24, 0x28	; 40
    12cc:	11 f0       	breq	.+4      	; 0x12d2 <EEPROM_readByte+0x5c>
        return ERROR;
    12ce:	1d 82       	std	Y+5, r1	; 0x05
    12d0:	29 c0       	rjmp	.+82     	; 0x1324 <EEPROM_readByte+0xae>
		
    /* Send the Repeated Start Bit */
    TWI_start();
    12d2:	0e 94 50 0e 	call	0x1ca0	; 0x1ca0 <TWI_start>
    if (TWI_getStatus() != TWI_REP_START)
    12d6:	0e 94 a8 0e 	call	0x1d50	; 0x1d50 <TWI_getStatus>
    12da:	80 31       	cpi	r24, 0x10	; 16
    12dc:	11 f0       	breq	.+4      	; 0x12e2 <EEPROM_readByte+0x6c>
        return ERROR;
    12de:	1d 82       	std	Y+5, r1	; 0x05
    12e0:	21 c0       	rjmp	.+66     	; 0x1324 <EEPROM_readByte+0xae>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=1 (Read) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7) | 1));
    12e2:	89 81       	ldd	r24, Y+1	; 0x01
    12e4:	9a 81       	ldd	r25, Y+2	; 0x02
    12e6:	80 70       	andi	r24, 0x00	; 0
    12e8:	97 70       	andi	r25, 0x07	; 7
    12ea:	88 0f       	add	r24, r24
    12ec:	89 2f       	mov	r24, r25
    12ee:	88 1f       	adc	r24, r24
    12f0:	99 0b       	sbc	r25, r25
    12f2:	91 95       	neg	r25
    12f4:	81 6a       	ori	r24, 0xA1	; 161
    12f6:	0e 94 6b 0e 	call	0x1cd6	; 0x1cd6 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_R_ACK)
    12fa:	0e 94 a8 0e 	call	0x1d50	; 0x1d50 <TWI_getStatus>
    12fe:	80 34       	cpi	r24, 0x40	; 64
    1300:	11 f0       	breq	.+4      	; 0x1306 <EEPROM_readByte+0x90>
        return ERROR;
    1302:	1d 82       	std	Y+5, r1	; 0x05
    1304:	0f c0       	rjmp	.+30     	; 0x1324 <EEPROM_readByte+0xae>

    /* Read Byte from Memory without send ACK */
    *u8data = TWI_readByteWithNACK();
    1306:	0e 94 95 0e 	call	0x1d2a	; 0x1d2a <TWI_readByteWithNACK>
    130a:	eb 81       	ldd	r30, Y+3	; 0x03
    130c:	fc 81       	ldd	r31, Y+4	; 0x04
    130e:	80 83       	st	Z, r24
    if (TWI_getStatus() != TWI_MR_DATA_NACK)
    1310:	0e 94 a8 0e 	call	0x1d50	; 0x1d50 <TWI_getStatus>
    1314:	88 35       	cpi	r24, 0x58	; 88
    1316:	11 f0       	breq	.+4      	; 0x131c <EEPROM_readByte+0xa6>
        return ERROR;
    1318:	1d 82       	std	Y+5, r1	; 0x05
    131a:	04 c0       	rjmp	.+8      	; 0x1324 <EEPROM_readByte+0xae>

    /* Send the Stop Bit */
    TWI_stop();
    131c:	0e 94 60 0e 	call	0x1cc0	; 0x1cc0 <TWI_stop>

    return SUCCESS;
    1320:	81 e0       	ldi	r24, 0x01	; 1
    1322:	8d 83       	std	Y+5, r24	; 0x05
    1324:	8d 81       	ldd	r24, Y+5	; 0x05
}
    1326:	0f 90       	pop	r0
    1328:	0f 90       	pop	r0
    132a:	0f 90       	pop	r0
    132c:	0f 90       	pop	r0
    132e:	0f 90       	pop	r0
    1330:	cf 91       	pop	r28
    1332:	df 91       	pop	r29
    1334:	08 95       	ret

00001336 <GPIO_setupPinDirection>:
 * Description :
 * Setup the direction of the required pin input/output.
 * If the input port number or pin number are not correct, The function will not handle the request.
 */
void GPIO_setupPinDirection(uint8 port_num, uint8 pin_num, GPIO_PinDirectionType direction)
{
    1336:	df 93       	push	r29
    1338:	cf 93       	push	r28
    133a:	00 d0       	rcall	.+0      	; 0x133c <GPIO_setupPinDirection+0x6>
    133c:	00 d0       	rcall	.+0      	; 0x133e <GPIO_setupPinDirection+0x8>
    133e:	0f 92       	push	r0
    1340:	cd b7       	in	r28, 0x3d	; 61
    1342:	de b7       	in	r29, 0x3e	; 62
    1344:	89 83       	std	Y+1, r24	; 0x01
    1346:	6a 83       	std	Y+2, r22	; 0x02
    1348:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    134a:	8a 81       	ldd	r24, Y+2	; 0x02
    134c:	88 30       	cpi	r24, 0x08	; 8
    134e:	08 f0       	brcs	.+2      	; 0x1352 <GPIO_setupPinDirection+0x1c>
    1350:	d5 c0       	rjmp	.+426    	; 0x14fc <GPIO_setupPinDirection+0x1c6>
    1352:	89 81       	ldd	r24, Y+1	; 0x01
    1354:	84 30       	cpi	r24, 0x04	; 4
    1356:	08 f0       	brcs	.+2      	; 0x135a <GPIO_setupPinDirection+0x24>
    1358:	d1 c0       	rjmp	.+418    	; 0x14fc <GPIO_setupPinDirection+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Setup the pin direction as required */
		switch(port_num)
    135a:	89 81       	ldd	r24, Y+1	; 0x01
    135c:	28 2f       	mov	r18, r24
    135e:	30 e0       	ldi	r19, 0x00	; 0
    1360:	3d 83       	std	Y+5, r19	; 0x05
    1362:	2c 83       	std	Y+4, r18	; 0x04
    1364:	8c 81       	ldd	r24, Y+4	; 0x04
    1366:	9d 81       	ldd	r25, Y+5	; 0x05
    1368:	81 30       	cpi	r24, 0x01	; 1
    136a:	91 05       	cpc	r25, r1
    136c:	09 f4       	brne	.+2      	; 0x1370 <GPIO_setupPinDirection+0x3a>
    136e:	43 c0       	rjmp	.+134    	; 0x13f6 <GPIO_setupPinDirection+0xc0>
    1370:	2c 81       	ldd	r18, Y+4	; 0x04
    1372:	3d 81       	ldd	r19, Y+5	; 0x05
    1374:	22 30       	cpi	r18, 0x02	; 2
    1376:	31 05       	cpc	r19, r1
    1378:	2c f4       	brge	.+10     	; 0x1384 <GPIO_setupPinDirection+0x4e>
    137a:	8c 81       	ldd	r24, Y+4	; 0x04
    137c:	9d 81       	ldd	r25, Y+5	; 0x05
    137e:	00 97       	sbiw	r24, 0x00	; 0
    1380:	71 f0       	breq	.+28     	; 0x139e <GPIO_setupPinDirection+0x68>
    1382:	bc c0       	rjmp	.+376    	; 0x14fc <GPIO_setupPinDirection+0x1c6>
    1384:	2c 81       	ldd	r18, Y+4	; 0x04
    1386:	3d 81       	ldd	r19, Y+5	; 0x05
    1388:	22 30       	cpi	r18, 0x02	; 2
    138a:	31 05       	cpc	r19, r1
    138c:	09 f4       	brne	.+2      	; 0x1390 <GPIO_setupPinDirection+0x5a>
    138e:	5f c0       	rjmp	.+190    	; 0x144e <GPIO_setupPinDirection+0x118>
    1390:	8c 81       	ldd	r24, Y+4	; 0x04
    1392:	9d 81       	ldd	r25, Y+5	; 0x05
    1394:	83 30       	cpi	r24, 0x03	; 3
    1396:	91 05       	cpc	r25, r1
    1398:	09 f4       	brne	.+2      	; 0x139c <GPIO_setupPinDirection+0x66>
    139a:	85 c0       	rjmp	.+266    	; 0x14a6 <GPIO_setupPinDirection+0x170>
    139c:	af c0       	rjmp	.+350    	; 0x14fc <GPIO_setupPinDirection+0x1c6>
		{
		case PORTA_ID:
			if(direction == PIN_OUTPUT)
    139e:	8b 81       	ldd	r24, Y+3	; 0x03
    13a0:	81 30       	cpi	r24, 0x01	; 1
    13a2:	a1 f4       	brne	.+40     	; 0x13cc <GPIO_setupPinDirection+0x96>
			{
				SET_BIT(DDRA,pin_num);
    13a4:	aa e3       	ldi	r26, 0x3A	; 58
    13a6:	b0 e0       	ldi	r27, 0x00	; 0
    13a8:	ea e3       	ldi	r30, 0x3A	; 58
    13aa:	f0 e0       	ldi	r31, 0x00	; 0
    13ac:	80 81       	ld	r24, Z
    13ae:	48 2f       	mov	r20, r24
    13b0:	8a 81       	ldd	r24, Y+2	; 0x02
    13b2:	28 2f       	mov	r18, r24
    13b4:	30 e0       	ldi	r19, 0x00	; 0
    13b6:	81 e0       	ldi	r24, 0x01	; 1
    13b8:	90 e0       	ldi	r25, 0x00	; 0
    13ba:	02 2e       	mov	r0, r18
    13bc:	02 c0       	rjmp	.+4      	; 0x13c2 <GPIO_setupPinDirection+0x8c>
    13be:	88 0f       	add	r24, r24
    13c0:	99 1f       	adc	r25, r25
    13c2:	0a 94       	dec	r0
    13c4:	e2 f7       	brpl	.-8      	; 0x13be <GPIO_setupPinDirection+0x88>
    13c6:	84 2b       	or	r24, r20
    13c8:	8c 93       	st	X, r24
    13ca:	98 c0       	rjmp	.+304    	; 0x14fc <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRA,pin_num);
    13cc:	aa e3       	ldi	r26, 0x3A	; 58
    13ce:	b0 e0       	ldi	r27, 0x00	; 0
    13d0:	ea e3       	ldi	r30, 0x3A	; 58
    13d2:	f0 e0       	ldi	r31, 0x00	; 0
    13d4:	80 81       	ld	r24, Z
    13d6:	48 2f       	mov	r20, r24
    13d8:	8a 81       	ldd	r24, Y+2	; 0x02
    13da:	28 2f       	mov	r18, r24
    13dc:	30 e0       	ldi	r19, 0x00	; 0
    13de:	81 e0       	ldi	r24, 0x01	; 1
    13e0:	90 e0       	ldi	r25, 0x00	; 0
    13e2:	02 2e       	mov	r0, r18
    13e4:	02 c0       	rjmp	.+4      	; 0x13ea <GPIO_setupPinDirection+0xb4>
    13e6:	88 0f       	add	r24, r24
    13e8:	99 1f       	adc	r25, r25
    13ea:	0a 94       	dec	r0
    13ec:	e2 f7       	brpl	.-8      	; 0x13e6 <GPIO_setupPinDirection+0xb0>
    13ee:	80 95       	com	r24
    13f0:	84 23       	and	r24, r20
    13f2:	8c 93       	st	X, r24
    13f4:	83 c0       	rjmp	.+262    	; 0x14fc <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTB_ID:
			if(direction == PIN_OUTPUT)
    13f6:	8b 81       	ldd	r24, Y+3	; 0x03
    13f8:	81 30       	cpi	r24, 0x01	; 1
    13fa:	a1 f4       	brne	.+40     	; 0x1424 <GPIO_setupPinDirection+0xee>
			{
				SET_BIT(DDRB,pin_num);
    13fc:	a7 e3       	ldi	r26, 0x37	; 55
    13fe:	b0 e0       	ldi	r27, 0x00	; 0
    1400:	e7 e3       	ldi	r30, 0x37	; 55
    1402:	f0 e0       	ldi	r31, 0x00	; 0
    1404:	80 81       	ld	r24, Z
    1406:	48 2f       	mov	r20, r24
    1408:	8a 81       	ldd	r24, Y+2	; 0x02
    140a:	28 2f       	mov	r18, r24
    140c:	30 e0       	ldi	r19, 0x00	; 0
    140e:	81 e0       	ldi	r24, 0x01	; 1
    1410:	90 e0       	ldi	r25, 0x00	; 0
    1412:	02 2e       	mov	r0, r18
    1414:	02 c0       	rjmp	.+4      	; 0x141a <GPIO_setupPinDirection+0xe4>
    1416:	88 0f       	add	r24, r24
    1418:	99 1f       	adc	r25, r25
    141a:	0a 94       	dec	r0
    141c:	e2 f7       	brpl	.-8      	; 0x1416 <GPIO_setupPinDirection+0xe0>
    141e:	84 2b       	or	r24, r20
    1420:	8c 93       	st	X, r24
    1422:	6c c0       	rjmp	.+216    	; 0x14fc <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRB,pin_num);
    1424:	a7 e3       	ldi	r26, 0x37	; 55
    1426:	b0 e0       	ldi	r27, 0x00	; 0
    1428:	e7 e3       	ldi	r30, 0x37	; 55
    142a:	f0 e0       	ldi	r31, 0x00	; 0
    142c:	80 81       	ld	r24, Z
    142e:	48 2f       	mov	r20, r24
    1430:	8a 81       	ldd	r24, Y+2	; 0x02
    1432:	28 2f       	mov	r18, r24
    1434:	30 e0       	ldi	r19, 0x00	; 0
    1436:	81 e0       	ldi	r24, 0x01	; 1
    1438:	90 e0       	ldi	r25, 0x00	; 0
    143a:	02 2e       	mov	r0, r18
    143c:	02 c0       	rjmp	.+4      	; 0x1442 <GPIO_setupPinDirection+0x10c>
    143e:	88 0f       	add	r24, r24
    1440:	99 1f       	adc	r25, r25
    1442:	0a 94       	dec	r0
    1444:	e2 f7       	brpl	.-8      	; 0x143e <GPIO_setupPinDirection+0x108>
    1446:	80 95       	com	r24
    1448:	84 23       	and	r24, r20
    144a:	8c 93       	st	X, r24
    144c:	57 c0       	rjmp	.+174    	; 0x14fc <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTC_ID:
			if(direction == PIN_OUTPUT)
    144e:	8b 81       	ldd	r24, Y+3	; 0x03
    1450:	81 30       	cpi	r24, 0x01	; 1
    1452:	a1 f4       	brne	.+40     	; 0x147c <GPIO_setupPinDirection+0x146>
			{
				SET_BIT(DDRC,pin_num);
    1454:	a4 e3       	ldi	r26, 0x34	; 52
    1456:	b0 e0       	ldi	r27, 0x00	; 0
    1458:	e4 e3       	ldi	r30, 0x34	; 52
    145a:	f0 e0       	ldi	r31, 0x00	; 0
    145c:	80 81       	ld	r24, Z
    145e:	48 2f       	mov	r20, r24
    1460:	8a 81       	ldd	r24, Y+2	; 0x02
    1462:	28 2f       	mov	r18, r24
    1464:	30 e0       	ldi	r19, 0x00	; 0
    1466:	81 e0       	ldi	r24, 0x01	; 1
    1468:	90 e0       	ldi	r25, 0x00	; 0
    146a:	02 2e       	mov	r0, r18
    146c:	02 c0       	rjmp	.+4      	; 0x1472 <GPIO_setupPinDirection+0x13c>
    146e:	88 0f       	add	r24, r24
    1470:	99 1f       	adc	r25, r25
    1472:	0a 94       	dec	r0
    1474:	e2 f7       	brpl	.-8      	; 0x146e <GPIO_setupPinDirection+0x138>
    1476:	84 2b       	or	r24, r20
    1478:	8c 93       	st	X, r24
    147a:	40 c0       	rjmp	.+128    	; 0x14fc <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRC,pin_num);
    147c:	a4 e3       	ldi	r26, 0x34	; 52
    147e:	b0 e0       	ldi	r27, 0x00	; 0
    1480:	e4 e3       	ldi	r30, 0x34	; 52
    1482:	f0 e0       	ldi	r31, 0x00	; 0
    1484:	80 81       	ld	r24, Z
    1486:	48 2f       	mov	r20, r24
    1488:	8a 81       	ldd	r24, Y+2	; 0x02
    148a:	28 2f       	mov	r18, r24
    148c:	30 e0       	ldi	r19, 0x00	; 0
    148e:	81 e0       	ldi	r24, 0x01	; 1
    1490:	90 e0       	ldi	r25, 0x00	; 0
    1492:	02 2e       	mov	r0, r18
    1494:	02 c0       	rjmp	.+4      	; 0x149a <GPIO_setupPinDirection+0x164>
    1496:	88 0f       	add	r24, r24
    1498:	99 1f       	adc	r25, r25
    149a:	0a 94       	dec	r0
    149c:	e2 f7       	brpl	.-8      	; 0x1496 <GPIO_setupPinDirection+0x160>
    149e:	80 95       	com	r24
    14a0:	84 23       	and	r24, r20
    14a2:	8c 93       	st	X, r24
    14a4:	2b c0       	rjmp	.+86     	; 0x14fc <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTD_ID:
			if(direction == PIN_OUTPUT)
    14a6:	8b 81       	ldd	r24, Y+3	; 0x03
    14a8:	81 30       	cpi	r24, 0x01	; 1
    14aa:	a1 f4       	brne	.+40     	; 0x14d4 <GPIO_setupPinDirection+0x19e>
			{
				SET_BIT(DDRD,pin_num);
    14ac:	a1 e3       	ldi	r26, 0x31	; 49
    14ae:	b0 e0       	ldi	r27, 0x00	; 0
    14b0:	e1 e3       	ldi	r30, 0x31	; 49
    14b2:	f0 e0       	ldi	r31, 0x00	; 0
    14b4:	80 81       	ld	r24, Z
    14b6:	48 2f       	mov	r20, r24
    14b8:	8a 81       	ldd	r24, Y+2	; 0x02
    14ba:	28 2f       	mov	r18, r24
    14bc:	30 e0       	ldi	r19, 0x00	; 0
    14be:	81 e0       	ldi	r24, 0x01	; 1
    14c0:	90 e0       	ldi	r25, 0x00	; 0
    14c2:	02 2e       	mov	r0, r18
    14c4:	02 c0       	rjmp	.+4      	; 0x14ca <GPIO_setupPinDirection+0x194>
    14c6:	88 0f       	add	r24, r24
    14c8:	99 1f       	adc	r25, r25
    14ca:	0a 94       	dec	r0
    14cc:	e2 f7       	brpl	.-8      	; 0x14c6 <GPIO_setupPinDirection+0x190>
    14ce:	84 2b       	or	r24, r20
    14d0:	8c 93       	st	X, r24
    14d2:	14 c0       	rjmp	.+40     	; 0x14fc <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRD,pin_num);
    14d4:	a1 e3       	ldi	r26, 0x31	; 49
    14d6:	b0 e0       	ldi	r27, 0x00	; 0
    14d8:	e1 e3       	ldi	r30, 0x31	; 49
    14da:	f0 e0       	ldi	r31, 0x00	; 0
    14dc:	80 81       	ld	r24, Z
    14de:	48 2f       	mov	r20, r24
    14e0:	8a 81       	ldd	r24, Y+2	; 0x02
    14e2:	28 2f       	mov	r18, r24
    14e4:	30 e0       	ldi	r19, 0x00	; 0
    14e6:	81 e0       	ldi	r24, 0x01	; 1
    14e8:	90 e0       	ldi	r25, 0x00	; 0
    14ea:	02 2e       	mov	r0, r18
    14ec:	02 c0       	rjmp	.+4      	; 0x14f2 <GPIO_setupPinDirection+0x1bc>
    14ee:	88 0f       	add	r24, r24
    14f0:	99 1f       	adc	r25, r25
    14f2:	0a 94       	dec	r0
    14f4:	e2 f7       	brpl	.-8      	; 0x14ee <GPIO_setupPinDirection+0x1b8>
    14f6:	80 95       	com	r24
    14f8:	84 23       	and	r24, r20
    14fa:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    14fc:	0f 90       	pop	r0
    14fe:	0f 90       	pop	r0
    1500:	0f 90       	pop	r0
    1502:	0f 90       	pop	r0
    1504:	0f 90       	pop	r0
    1506:	cf 91       	pop	r28
    1508:	df 91       	pop	r29
    150a:	08 95       	ret

0000150c <GPIO_writePin>:
 * Write the value Logic High or Logic Low on the required pin.
 * If the input port number or pin number are not correct, The function will not handle the request.
 * If the pin is input, this function will enable/disable the internal pull-up resistor.
 */
void GPIO_writePin(uint8 port_num, uint8 pin_num, uint8 value)
{
    150c:	df 93       	push	r29
    150e:	cf 93       	push	r28
    1510:	00 d0       	rcall	.+0      	; 0x1512 <GPIO_writePin+0x6>
    1512:	00 d0       	rcall	.+0      	; 0x1514 <GPIO_writePin+0x8>
    1514:	0f 92       	push	r0
    1516:	cd b7       	in	r28, 0x3d	; 61
    1518:	de b7       	in	r29, 0x3e	; 62
    151a:	89 83       	std	Y+1, r24	; 0x01
    151c:	6a 83       	std	Y+2, r22	; 0x02
    151e:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    1520:	8a 81       	ldd	r24, Y+2	; 0x02
    1522:	88 30       	cpi	r24, 0x08	; 8
    1524:	08 f0       	brcs	.+2      	; 0x1528 <GPIO_writePin+0x1c>
    1526:	d5 c0       	rjmp	.+426    	; 0x16d2 <GPIO_writePin+0x1c6>
    1528:	89 81       	ldd	r24, Y+1	; 0x01
    152a:	84 30       	cpi	r24, 0x04	; 4
    152c:	08 f0       	brcs	.+2      	; 0x1530 <GPIO_writePin+0x24>
    152e:	d1 c0       	rjmp	.+418    	; 0x16d2 <GPIO_writePin+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Write the pin value as required */
		switch(port_num)
    1530:	89 81       	ldd	r24, Y+1	; 0x01
    1532:	28 2f       	mov	r18, r24
    1534:	30 e0       	ldi	r19, 0x00	; 0
    1536:	3d 83       	std	Y+5, r19	; 0x05
    1538:	2c 83       	std	Y+4, r18	; 0x04
    153a:	8c 81       	ldd	r24, Y+4	; 0x04
    153c:	9d 81       	ldd	r25, Y+5	; 0x05
    153e:	81 30       	cpi	r24, 0x01	; 1
    1540:	91 05       	cpc	r25, r1
    1542:	09 f4       	brne	.+2      	; 0x1546 <GPIO_writePin+0x3a>
    1544:	43 c0       	rjmp	.+134    	; 0x15cc <GPIO_writePin+0xc0>
    1546:	2c 81       	ldd	r18, Y+4	; 0x04
    1548:	3d 81       	ldd	r19, Y+5	; 0x05
    154a:	22 30       	cpi	r18, 0x02	; 2
    154c:	31 05       	cpc	r19, r1
    154e:	2c f4       	brge	.+10     	; 0x155a <GPIO_writePin+0x4e>
    1550:	8c 81       	ldd	r24, Y+4	; 0x04
    1552:	9d 81       	ldd	r25, Y+5	; 0x05
    1554:	00 97       	sbiw	r24, 0x00	; 0
    1556:	71 f0       	breq	.+28     	; 0x1574 <GPIO_writePin+0x68>
    1558:	bc c0       	rjmp	.+376    	; 0x16d2 <GPIO_writePin+0x1c6>
    155a:	2c 81       	ldd	r18, Y+4	; 0x04
    155c:	3d 81       	ldd	r19, Y+5	; 0x05
    155e:	22 30       	cpi	r18, 0x02	; 2
    1560:	31 05       	cpc	r19, r1
    1562:	09 f4       	brne	.+2      	; 0x1566 <GPIO_writePin+0x5a>
    1564:	5f c0       	rjmp	.+190    	; 0x1624 <GPIO_writePin+0x118>
    1566:	8c 81       	ldd	r24, Y+4	; 0x04
    1568:	9d 81       	ldd	r25, Y+5	; 0x05
    156a:	83 30       	cpi	r24, 0x03	; 3
    156c:	91 05       	cpc	r25, r1
    156e:	09 f4       	brne	.+2      	; 0x1572 <GPIO_writePin+0x66>
    1570:	85 c0       	rjmp	.+266    	; 0x167c <GPIO_writePin+0x170>
    1572:	af c0       	rjmp	.+350    	; 0x16d2 <GPIO_writePin+0x1c6>
		{
		case PORTA_ID:
			if(value == LOGIC_HIGH)
    1574:	8b 81       	ldd	r24, Y+3	; 0x03
    1576:	81 30       	cpi	r24, 0x01	; 1
    1578:	a1 f4       	brne	.+40     	; 0x15a2 <GPIO_writePin+0x96>
			{
				SET_BIT(PORTA,pin_num);
    157a:	ab e3       	ldi	r26, 0x3B	; 59
    157c:	b0 e0       	ldi	r27, 0x00	; 0
    157e:	eb e3       	ldi	r30, 0x3B	; 59
    1580:	f0 e0       	ldi	r31, 0x00	; 0
    1582:	80 81       	ld	r24, Z
    1584:	48 2f       	mov	r20, r24
    1586:	8a 81       	ldd	r24, Y+2	; 0x02
    1588:	28 2f       	mov	r18, r24
    158a:	30 e0       	ldi	r19, 0x00	; 0
    158c:	81 e0       	ldi	r24, 0x01	; 1
    158e:	90 e0       	ldi	r25, 0x00	; 0
    1590:	02 2e       	mov	r0, r18
    1592:	02 c0       	rjmp	.+4      	; 0x1598 <GPIO_writePin+0x8c>
    1594:	88 0f       	add	r24, r24
    1596:	99 1f       	adc	r25, r25
    1598:	0a 94       	dec	r0
    159a:	e2 f7       	brpl	.-8      	; 0x1594 <GPIO_writePin+0x88>
    159c:	84 2b       	or	r24, r20
    159e:	8c 93       	st	X, r24
    15a0:	98 c0       	rjmp	.+304    	; 0x16d2 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTA,pin_num);
    15a2:	ab e3       	ldi	r26, 0x3B	; 59
    15a4:	b0 e0       	ldi	r27, 0x00	; 0
    15a6:	eb e3       	ldi	r30, 0x3B	; 59
    15a8:	f0 e0       	ldi	r31, 0x00	; 0
    15aa:	80 81       	ld	r24, Z
    15ac:	48 2f       	mov	r20, r24
    15ae:	8a 81       	ldd	r24, Y+2	; 0x02
    15b0:	28 2f       	mov	r18, r24
    15b2:	30 e0       	ldi	r19, 0x00	; 0
    15b4:	81 e0       	ldi	r24, 0x01	; 1
    15b6:	90 e0       	ldi	r25, 0x00	; 0
    15b8:	02 2e       	mov	r0, r18
    15ba:	02 c0       	rjmp	.+4      	; 0x15c0 <GPIO_writePin+0xb4>
    15bc:	88 0f       	add	r24, r24
    15be:	99 1f       	adc	r25, r25
    15c0:	0a 94       	dec	r0
    15c2:	e2 f7       	brpl	.-8      	; 0x15bc <GPIO_writePin+0xb0>
    15c4:	80 95       	com	r24
    15c6:	84 23       	and	r24, r20
    15c8:	8c 93       	st	X, r24
    15ca:	83 c0       	rjmp	.+262    	; 0x16d2 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTB_ID:
			if(value == LOGIC_HIGH)
    15cc:	8b 81       	ldd	r24, Y+3	; 0x03
    15ce:	81 30       	cpi	r24, 0x01	; 1
    15d0:	a1 f4       	brne	.+40     	; 0x15fa <GPIO_writePin+0xee>
			{
				SET_BIT(PORTB,pin_num);
    15d2:	a8 e3       	ldi	r26, 0x38	; 56
    15d4:	b0 e0       	ldi	r27, 0x00	; 0
    15d6:	e8 e3       	ldi	r30, 0x38	; 56
    15d8:	f0 e0       	ldi	r31, 0x00	; 0
    15da:	80 81       	ld	r24, Z
    15dc:	48 2f       	mov	r20, r24
    15de:	8a 81       	ldd	r24, Y+2	; 0x02
    15e0:	28 2f       	mov	r18, r24
    15e2:	30 e0       	ldi	r19, 0x00	; 0
    15e4:	81 e0       	ldi	r24, 0x01	; 1
    15e6:	90 e0       	ldi	r25, 0x00	; 0
    15e8:	02 2e       	mov	r0, r18
    15ea:	02 c0       	rjmp	.+4      	; 0x15f0 <GPIO_writePin+0xe4>
    15ec:	88 0f       	add	r24, r24
    15ee:	99 1f       	adc	r25, r25
    15f0:	0a 94       	dec	r0
    15f2:	e2 f7       	brpl	.-8      	; 0x15ec <GPIO_writePin+0xe0>
    15f4:	84 2b       	or	r24, r20
    15f6:	8c 93       	st	X, r24
    15f8:	6c c0       	rjmp	.+216    	; 0x16d2 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTB,pin_num);
    15fa:	a8 e3       	ldi	r26, 0x38	; 56
    15fc:	b0 e0       	ldi	r27, 0x00	; 0
    15fe:	e8 e3       	ldi	r30, 0x38	; 56
    1600:	f0 e0       	ldi	r31, 0x00	; 0
    1602:	80 81       	ld	r24, Z
    1604:	48 2f       	mov	r20, r24
    1606:	8a 81       	ldd	r24, Y+2	; 0x02
    1608:	28 2f       	mov	r18, r24
    160a:	30 e0       	ldi	r19, 0x00	; 0
    160c:	81 e0       	ldi	r24, 0x01	; 1
    160e:	90 e0       	ldi	r25, 0x00	; 0
    1610:	02 2e       	mov	r0, r18
    1612:	02 c0       	rjmp	.+4      	; 0x1618 <GPIO_writePin+0x10c>
    1614:	88 0f       	add	r24, r24
    1616:	99 1f       	adc	r25, r25
    1618:	0a 94       	dec	r0
    161a:	e2 f7       	brpl	.-8      	; 0x1614 <GPIO_writePin+0x108>
    161c:	80 95       	com	r24
    161e:	84 23       	and	r24, r20
    1620:	8c 93       	st	X, r24
    1622:	57 c0       	rjmp	.+174    	; 0x16d2 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTC_ID:
			if(value == LOGIC_HIGH)
    1624:	8b 81       	ldd	r24, Y+3	; 0x03
    1626:	81 30       	cpi	r24, 0x01	; 1
    1628:	a1 f4       	brne	.+40     	; 0x1652 <GPIO_writePin+0x146>
			{
				SET_BIT(PORTC,pin_num);
    162a:	a5 e3       	ldi	r26, 0x35	; 53
    162c:	b0 e0       	ldi	r27, 0x00	; 0
    162e:	e5 e3       	ldi	r30, 0x35	; 53
    1630:	f0 e0       	ldi	r31, 0x00	; 0
    1632:	80 81       	ld	r24, Z
    1634:	48 2f       	mov	r20, r24
    1636:	8a 81       	ldd	r24, Y+2	; 0x02
    1638:	28 2f       	mov	r18, r24
    163a:	30 e0       	ldi	r19, 0x00	; 0
    163c:	81 e0       	ldi	r24, 0x01	; 1
    163e:	90 e0       	ldi	r25, 0x00	; 0
    1640:	02 2e       	mov	r0, r18
    1642:	02 c0       	rjmp	.+4      	; 0x1648 <GPIO_writePin+0x13c>
    1644:	88 0f       	add	r24, r24
    1646:	99 1f       	adc	r25, r25
    1648:	0a 94       	dec	r0
    164a:	e2 f7       	brpl	.-8      	; 0x1644 <GPIO_writePin+0x138>
    164c:	84 2b       	or	r24, r20
    164e:	8c 93       	st	X, r24
    1650:	40 c0       	rjmp	.+128    	; 0x16d2 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTC,pin_num);
    1652:	a5 e3       	ldi	r26, 0x35	; 53
    1654:	b0 e0       	ldi	r27, 0x00	; 0
    1656:	e5 e3       	ldi	r30, 0x35	; 53
    1658:	f0 e0       	ldi	r31, 0x00	; 0
    165a:	80 81       	ld	r24, Z
    165c:	48 2f       	mov	r20, r24
    165e:	8a 81       	ldd	r24, Y+2	; 0x02
    1660:	28 2f       	mov	r18, r24
    1662:	30 e0       	ldi	r19, 0x00	; 0
    1664:	81 e0       	ldi	r24, 0x01	; 1
    1666:	90 e0       	ldi	r25, 0x00	; 0
    1668:	02 2e       	mov	r0, r18
    166a:	02 c0       	rjmp	.+4      	; 0x1670 <GPIO_writePin+0x164>
    166c:	88 0f       	add	r24, r24
    166e:	99 1f       	adc	r25, r25
    1670:	0a 94       	dec	r0
    1672:	e2 f7       	brpl	.-8      	; 0x166c <GPIO_writePin+0x160>
    1674:	80 95       	com	r24
    1676:	84 23       	and	r24, r20
    1678:	8c 93       	st	X, r24
    167a:	2b c0       	rjmp	.+86     	; 0x16d2 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTD_ID:
			if(value == LOGIC_HIGH)
    167c:	8b 81       	ldd	r24, Y+3	; 0x03
    167e:	81 30       	cpi	r24, 0x01	; 1
    1680:	a1 f4       	brne	.+40     	; 0x16aa <GPIO_writePin+0x19e>
			{
				SET_BIT(PORTD,pin_num);
    1682:	a2 e3       	ldi	r26, 0x32	; 50
    1684:	b0 e0       	ldi	r27, 0x00	; 0
    1686:	e2 e3       	ldi	r30, 0x32	; 50
    1688:	f0 e0       	ldi	r31, 0x00	; 0
    168a:	80 81       	ld	r24, Z
    168c:	48 2f       	mov	r20, r24
    168e:	8a 81       	ldd	r24, Y+2	; 0x02
    1690:	28 2f       	mov	r18, r24
    1692:	30 e0       	ldi	r19, 0x00	; 0
    1694:	81 e0       	ldi	r24, 0x01	; 1
    1696:	90 e0       	ldi	r25, 0x00	; 0
    1698:	02 2e       	mov	r0, r18
    169a:	02 c0       	rjmp	.+4      	; 0x16a0 <GPIO_writePin+0x194>
    169c:	88 0f       	add	r24, r24
    169e:	99 1f       	adc	r25, r25
    16a0:	0a 94       	dec	r0
    16a2:	e2 f7       	brpl	.-8      	; 0x169c <GPIO_writePin+0x190>
    16a4:	84 2b       	or	r24, r20
    16a6:	8c 93       	st	X, r24
    16a8:	14 c0       	rjmp	.+40     	; 0x16d2 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTD,pin_num);
    16aa:	a2 e3       	ldi	r26, 0x32	; 50
    16ac:	b0 e0       	ldi	r27, 0x00	; 0
    16ae:	e2 e3       	ldi	r30, 0x32	; 50
    16b0:	f0 e0       	ldi	r31, 0x00	; 0
    16b2:	80 81       	ld	r24, Z
    16b4:	48 2f       	mov	r20, r24
    16b6:	8a 81       	ldd	r24, Y+2	; 0x02
    16b8:	28 2f       	mov	r18, r24
    16ba:	30 e0       	ldi	r19, 0x00	; 0
    16bc:	81 e0       	ldi	r24, 0x01	; 1
    16be:	90 e0       	ldi	r25, 0x00	; 0
    16c0:	02 2e       	mov	r0, r18
    16c2:	02 c0       	rjmp	.+4      	; 0x16c8 <GPIO_writePin+0x1bc>
    16c4:	88 0f       	add	r24, r24
    16c6:	99 1f       	adc	r25, r25
    16c8:	0a 94       	dec	r0
    16ca:	e2 f7       	brpl	.-8      	; 0x16c4 <GPIO_writePin+0x1b8>
    16cc:	80 95       	com	r24
    16ce:	84 23       	and	r24, r20
    16d0:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    16d2:	0f 90       	pop	r0
    16d4:	0f 90       	pop	r0
    16d6:	0f 90       	pop	r0
    16d8:	0f 90       	pop	r0
    16da:	0f 90       	pop	r0
    16dc:	cf 91       	pop	r28
    16de:	df 91       	pop	r29
    16e0:	08 95       	ret

000016e2 <GPIO_readPin>:
 * Description :
 * Read and return the value for the required pin, it should be Logic High or Logic Low.
 * If the input port number or pin number are not correct, The function will return Logic Low.
 */
uint8 GPIO_readPin(uint8 port_num, uint8 pin_num)
{
    16e2:	df 93       	push	r29
    16e4:	cf 93       	push	r28
    16e6:	00 d0       	rcall	.+0      	; 0x16e8 <GPIO_readPin+0x6>
    16e8:	00 d0       	rcall	.+0      	; 0x16ea <GPIO_readPin+0x8>
    16ea:	0f 92       	push	r0
    16ec:	cd b7       	in	r28, 0x3d	; 61
    16ee:	de b7       	in	r29, 0x3e	; 62
    16f0:	8a 83       	std	Y+2, r24	; 0x02
    16f2:	6b 83       	std	Y+3, r22	; 0x03
	uint8 pin_value = LOGIC_LOW;
    16f4:	19 82       	std	Y+1, r1	; 0x01
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    16f6:	8b 81       	ldd	r24, Y+3	; 0x03
    16f8:	88 30       	cpi	r24, 0x08	; 8
    16fa:	08 f0       	brcs	.+2      	; 0x16fe <GPIO_readPin+0x1c>
    16fc:	84 c0       	rjmp	.+264    	; 0x1806 <GPIO_readPin+0x124>
    16fe:	8a 81       	ldd	r24, Y+2	; 0x02
    1700:	84 30       	cpi	r24, 0x04	; 4
    1702:	08 f0       	brcs	.+2      	; 0x1706 <GPIO_readPin+0x24>
    1704:	80 c0       	rjmp	.+256    	; 0x1806 <GPIO_readPin+0x124>
		/* Do Nothing */
	}
	else
	{
		/* Read the pin value as required */
		switch(port_num)
    1706:	8a 81       	ldd	r24, Y+2	; 0x02
    1708:	28 2f       	mov	r18, r24
    170a:	30 e0       	ldi	r19, 0x00	; 0
    170c:	3d 83       	std	Y+5, r19	; 0x05
    170e:	2c 83       	std	Y+4, r18	; 0x04
    1710:	4c 81       	ldd	r20, Y+4	; 0x04
    1712:	5d 81       	ldd	r21, Y+5	; 0x05
    1714:	41 30       	cpi	r20, 0x01	; 1
    1716:	51 05       	cpc	r21, r1
    1718:	79 f1       	breq	.+94     	; 0x1778 <GPIO_readPin+0x96>
    171a:	8c 81       	ldd	r24, Y+4	; 0x04
    171c:	9d 81       	ldd	r25, Y+5	; 0x05
    171e:	82 30       	cpi	r24, 0x02	; 2
    1720:	91 05       	cpc	r25, r1
    1722:	34 f4       	brge	.+12     	; 0x1730 <GPIO_readPin+0x4e>
    1724:	2c 81       	ldd	r18, Y+4	; 0x04
    1726:	3d 81       	ldd	r19, Y+5	; 0x05
    1728:	21 15       	cp	r18, r1
    172a:	31 05       	cpc	r19, r1
    172c:	69 f0       	breq	.+26     	; 0x1748 <GPIO_readPin+0x66>
    172e:	6b c0       	rjmp	.+214    	; 0x1806 <GPIO_readPin+0x124>
    1730:	4c 81       	ldd	r20, Y+4	; 0x04
    1732:	5d 81       	ldd	r21, Y+5	; 0x05
    1734:	42 30       	cpi	r20, 0x02	; 2
    1736:	51 05       	cpc	r21, r1
    1738:	b9 f1       	breq	.+110    	; 0x17a8 <GPIO_readPin+0xc6>
    173a:	8c 81       	ldd	r24, Y+4	; 0x04
    173c:	9d 81       	ldd	r25, Y+5	; 0x05
    173e:	83 30       	cpi	r24, 0x03	; 3
    1740:	91 05       	cpc	r25, r1
    1742:	09 f4       	brne	.+2      	; 0x1746 <GPIO_readPin+0x64>
    1744:	49 c0       	rjmp	.+146    	; 0x17d8 <GPIO_readPin+0xf6>
    1746:	5f c0       	rjmp	.+190    	; 0x1806 <GPIO_readPin+0x124>
		{
		case PORTA_ID:
			if(BIT_IS_SET(PINA,pin_num))
    1748:	e9 e3       	ldi	r30, 0x39	; 57
    174a:	f0 e0       	ldi	r31, 0x00	; 0
    174c:	80 81       	ld	r24, Z
    174e:	28 2f       	mov	r18, r24
    1750:	30 e0       	ldi	r19, 0x00	; 0
    1752:	8b 81       	ldd	r24, Y+3	; 0x03
    1754:	88 2f       	mov	r24, r24
    1756:	90 e0       	ldi	r25, 0x00	; 0
    1758:	a9 01       	movw	r20, r18
    175a:	02 c0       	rjmp	.+4      	; 0x1760 <GPIO_readPin+0x7e>
    175c:	55 95       	asr	r21
    175e:	47 95       	ror	r20
    1760:	8a 95       	dec	r24
    1762:	e2 f7       	brpl	.-8      	; 0x175c <GPIO_readPin+0x7a>
    1764:	ca 01       	movw	r24, r20
    1766:	81 70       	andi	r24, 0x01	; 1
    1768:	90 70       	andi	r25, 0x00	; 0
    176a:	88 23       	and	r24, r24
    176c:	19 f0       	breq	.+6      	; 0x1774 <GPIO_readPin+0x92>
			{
				pin_value = LOGIC_HIGH;
    176e:	81 e0       	ldi	r24, 0x01	; 1
    1770:	89 83       	std	Y+1, r24	; 0x01
    1772:	49 c0       	rjmp	.+146    	; 0x1806 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1774:	19 82       	std	Y+1, r1	; 0x01
    1776:	47 c0       	rjmp	.+142    	; 0x1806 <GPIO_readPin+0x124>
			}
			break;
		case PORTB_ID:
			if(BIT_IS_SET(PINB,pin_num))
    1778:	e6 e3       	ldi	r30, 0x36	; 54
    177a:	f0 e0       	ldi	r31, 0x00	; 0
    177c:	80 81       	ld	r24, Z
    177e:	28 2f       	mov	r18, r24
    1780:	30 e0       	ldi	r19, 0x00	; 0
    1782:	8b 81       	ldd	r24, Y+3	; 0x03
    1784:	88 2f       	mov	r24, r24
    1786:	90 e0       	ldi	r25, 0x00	; 0
    1788:	a9 01       	movw	r20, r18
    178a:	02 c0       	rjmp	.+4      	; 0x1790 <GPIO_readPin+0xae>
    178c:	55 95       	asr	r21
    178e:	47 95       	ror	r20
    1790:	8a 95       	dec	r24
    1792:	e2 f7       	brpl	.-8      	; 0x178c <GPIO_readPin+0xaa>
    1794:	ca 01       	movw	r24, r20
    1796:	81 70       	andi	r24, 0x01	; 1
    1798:	90 70       	andi	r25, 0x00	; 0
    179a:	88 23       	and	r24, r24
    179c:	19 f0       	breq	.+6      	; 0x17a4 <GPIO_readPin+0xc2>
			{
				pin_value = LOGIC_HIGH;
    179e:	81 e0       	ldi	r24, 0x01	; 1
    17a0:	89 83       	std	Y+1, r24	; 0x01
    17a2:	31 c0       	rjmp	.+98     	; 0x1806 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    17a4:	19 82       	std	Y+1, r1	; 0x01
    17a6:	2f c0       	rjmp	.+94     	; 0x1806 <GPIO_readPin+0x124>
			}
			break;
		case PORTC_ID:
			if(BIT_IS_SET(PINC,pin_num))
    17a8:	e3 e3       	ldi	r30, 0x33	; 51
    17aa:	f0 e0       	ldi	r31, 0x00	; 0
    17ac:	80 81       	ld	r24, Z
    17ae:	28 2f       	mov	r18, r24
    17b0:	30 e0       	ldi	r19, 0x00	; 0
    17b2:	8b 81       	ldd	r24, Y+3	; 0x03
    17b4:	88 2f       	mov	r24, r24
    17b6:	90 e0       	ldi	r25, 0x00	; 0
    17b8:	a9 01       	movw	r20, r18
    17ba:	02 c0       	rjmp	.+4      	; 0x17c0 <GPIO_readPin+0xde>
    17bc:	55 95       	asr	r21
    17be:	47 95       	ror	r20
    17c0:	8a 95       	dec	r24
    17c2:	e2 f7       	brpl	.-8      	; 0x17bc <GPIO_readPin+0xda>
    17c4:	ca 01       	movw	r24, r20
    17c6:	81 70       	andi	r24, 0x01	; 1
    17c8:	90 70       	andi	r25, 0x00	; 0
    17ca:	88 23       	and	r24, r24
    17cc:	19 f0       	breq	.+6      	; 0x17d4 <GPIO_readPin+0xf2>
			{
				pin_value = LOGIC_HIGH;
    17ce:	81 e0       	ldi	r24, 0x01	; 1
    17d0:	89 83       	std	Y+1, r24	; 0x01
    17d2:	19 c0       	rjmp	.+50     	; 0x1806 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    17d4:	19 82       	std	Y+1, r1	; 0x01
    17d6:	17 c0       	rjmp	.+46     	; 0x1806 <GPIO_readPin+0x124>
			}
			break;
		case PORTD_ID:
			if(BIT_IS_SET(PIND,pin_num))
    17d8:	e0 e3       	ldi	r30, 0x30	; 48
    17da:	f0 e0       	ldi	r31, 0x00	; 0
    17dc:	80 81       	ld	r24, Z
    17de:	28 2f       	mov	r18, r24
    17e0:	30 e0       	ldi	r19, 0x00	; 0
    17e2:	8b 81       	ldd	r24, Y+3	; 0x03
    17e4:	88 2f       	mov	r24, r24
    17e6:	90 e0       	ldi	r25, 0x00	; 0
    17e8:	a9 01       	movw	r20, r18
    17ea:	02 c0       	rjmp	.+4      	; 0x17f0 <GPIO_readPin+0x10e>
    17ec:	55 95       	asr	r21
    17ee:	47 95       	ror	r20
    17f0:	8a 95       	dec	r24
    17f2:	e2 f7       	brpl	.-8      	; 0x17ec <GPIO_readPin+0x10a>
    17f4:	ca 01       	movw	r24, r20
    17f6:	81 70       	andi	r24, 0x01	; 1
    17f8:	90 70       	andi	r25, 0x00	; 0
    17fa:	88 23       	and	r24, r24
    17fc:	19 f0       	breq	.+6      	; 0x1804 <GPIO_readPin+0x122>
			{
				pin_value = LOGIC_HIGH;
    17fe:	81 e0       	ldi	r24, 0x01	; 1
    1800:	89 83       	std	Y+1, r24	; 0x01
    1802:	01 c0       	rjmp	.+2      	; 0x1806 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1804:	19 82       	std	Y+1, r1	; 0x01
			}
			break;
		}
	}

	return pin_value;
    1806:	89 81       	ldd	r24, Y+1	; 0x01
}
    1808:	0f 90       	pop	r0
    180a:	0f 90       	pop	r0
    180c:	0f 90       	pop	r0
    180e:	0f 90       	pop	r0
    1810:	0f 90       	pop	r0
    1812:	cf 91       	pop	r28
    1814:	df 91       	pop	r29
    1816:	08 95       	ret

00001818 <GPIO_setupPortDirection>:
 * If the direction value is PORT_INPUT all pins in this port should be input pins.
 * If the direction value is PORT_OUTPUT all pins in this port should be output pins.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_setupPortDirection(uint8 port_num, GPIO_PortDirectionType direction)
{
    1818:	df 93       	push	r29
    181a:	cf 93       	push	r28
    181c:	00 d0       	rcall	.+0      	; 0x181e <GPIO_setupPortDirection+0x6>
    181e:	00 d0       	rcall	.+0      	; 0x1820 <GPIO_setupPortDirection+0x8>
    1820:	cd b7       	in	r28, 0x3d	; 61
    1822:	de b7       	in	r29, 0x3e	; 62
    1824:	89 83       	std	Y+1, r24	; 0x01
    1826:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1828:	89 81       	ldd	r24, Y+1	; 0x01
    182a:	84 30       	cpi	r24, 0x04	; 4
    182c:	90 f5       	brcc	.+100    	; 0x1892 <GPIO_setupPortDirection+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Setup the port direction as required */
		switch(port_num)
    182e:	89 81       	ldd	r24, Y+1	; 0x01
    1830:	28 2f       	mov	r18, r24
    1832:	30 e0       	ldi	r19, 0x00	; 0
    1834:	3c 83       	std	Y+4, r19	; 0x04
    1836:	2b 83       	std	Y+3, r18	; 0x03
    1838:	8b 81       	ldd	r24, Y+3	; 0x03
    183a:	9c 81       	ldd	r25, Y+4	; 0x04
    183c:	81 30       	cpi	r24, 0x01	; 1
    183e:	91 05       	cpc	r25, r1
    1840:	d1 f0       	breq	.+52     	; 0x1876 <GPIO_setupPortDirection+0x5e>
    1842:	2b 81       	ldd	r18, Y+3	; 0x03
    1844:	3c 81       	ldd	r19, Y+4	; 0x04
    1846:	22 30       	cpi	r18, 0x02	; 2
    1848:	31 05       	cpc	r19, r1
    184a:	2c f4       	brge	.+10     	; 0x1856 <GPIO_setupPortDirection+0x3e>
    184c:	8b 81       	ldd	r24, Y+3	; 0x03
    184e:	9c 81       	ldd	r25, Y+4	; 0x04
    1850:	00 97       	sbiw	r24, 0x00	; 0
    1852:	61 f0       	breq	.+24     	; 0x186c <GPIO_setupPortDirection+0x54>
    1854:	1e c0       	rjmp	.+60     	; 0x1892 <GPIO_setupPortDirection+0x7a>
    1856:	2b 81       	ldd	r18, Y+3	; 0x03
    1858:	3c 81       	ldd	r19, Y+4	; 0x04
    185a:	22 30       	cpi	r18, 0x02	; 2
    185c:	31 05       	cpc	r19, r1
    185e:	81 f0       	breq	.+32     	; 0x1880 <GPIO_setupPortDirection+0x68>
    1860:	8b 81       	ldd	r24, Y+3	; 0x03
    1862:	9c 81       	ldd	r25, Y+4	; 0x04
    1864:	83 30       	cpi	r24, 0x03	; 3
    1866:	91 05       	cpc	r25, r1
    1868:	81 f0       	breq	.+32     	; 0x188a <GPIO_setupPortDirection+0x72>
    186a:	13 c0       	rjmp	.+38     	; 0x1892 <GPIO_setupPortDirection+0x7a>
		{
		case PORTA_ID:
			DDRA = direction;
    186c:	ea e3       	ldi	r30, 0x3A	; 58
    186e:	f0 e0       	ldi	r31, 0x00	; 0
    1870:	8a 81       	ldd	r24, Y+2	; 0x02
    1872:	80 83       	st	Z, r24
    1874:	0e c0       	rjmp	.+28     	; 0x1892 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTB_ID:
			DDRB = direction;
    1876:	e7 e3       	ldi	r30, 0x37	; 55
    1878:	f0 e0       	ldi	r31, 0x00	; 0
    187a:	8a 81       	ldd	r24, Y+2	; 0x02
    187c:	80 83       	st	Z, r24
    187e:	09 c0       	rjmp	.+18     	; 0x1892 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTC_ID:
			DDRC = direction;
    1880:	e4 e3       	ldi	r30, 0x34	; 52
    1882:	f0 e0       	ldi	r31, 0x00	; 0
    1884:	8a 81       	ldd	r24, Y+2	; 0x02
    1886:	80 83       	st	Z, r24
    1888:	04 c0       	rjmp	.+8      	; 0x1892 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTD_ID:
			DDRD = direction;
    188a:	e1 e3       	ldi	r30, 0x31	; 49
    188c:	f0 e0       	ldi	r31, 0x00	; 0
    188e:	8a 81       	ldd	r24, Y+2	; 0x02
    1890:	80 83       	st	Z, r24
			break;
		}
	}
}
    1892:	0f 90       	pop	r0
    1894:	0f 90       	pop	r0
    1896:	0f 90       	pop	r0
    1898:	0f 90       	pop	r0
    189a:	cf 91       	pop	r28
    189c:	df 91       	pop	r29
    189e:	08 95       	ret

000018a0 <GPIO_writePort>:
 * If any pin in the port is output pin the value will be written.
 * If any pin in the port is input pin this will activate/deactivate the internal pull-up resistor.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_writePort(uint8 port_num, uint8 value)
{
    18a0:	df 93       	push	r29
    18a2:	cf 93       	push	r28
    18a4:	00 d0       	rcall	.+0      	; 0x18a6 <GPIO_writePort+0x6>
    18a6:	00 d0       	rcall	.+0      	; 0x18a8 <GPIO_writePort+0x8>
    18a8:	cd b7       	in	r28, 0x3d	; 61
    18aa:	de b7       	in	r29, 0x3e	; 62
    18ac:	89 83       	std	Y+1, r24	; 0x01
    18ae:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    18b0:	89 81       	ldd	r24, Y+1	; 0x01
    18b2:	84 30       	cpi	r24, 0x04	; 4
    18b4:	90 f5       	brcc	.+100    	; 0x191a <GPIO_writePort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Write the port value as required */
		switch(port_num)
    18b6:	89 81       	ldd	r24, Y+1	; 0x01
    18b8:	28 2f       	mov	r18, r24
    18ba:	30 e0       	ldi	r19, 0x00	; 0
    18bc:	3c 83       	std	Y+4, r19	; 0x04
    18be:	2b 83       	std	Y+3, r18	; 0x03
    18c0:	8b 81       	ldd	r24, Y+3	; 0x03
    18c2:	9c 81       	ldd	r25, Y+4	; 0x04
    18c4:	81 30       	cpi	r24, 0x01	; 1
    18c6:	91 05       	cpc	r25, r1
    18c8:	d1 f0       	breq	.+52     	; 0x18fe <GPIO_writePort+0x5e>
    18ca:	2b 81       	ldd	r18, Y+3	; 0x03
    18cc:	3c 81       	ldd	r19, Y+4	; 0x04
    18ce:	22 30       	cpi	r18, 0x02	; 2
    18d0:	31 05       	cpc	r19, r1
    18d2:	2c f4       	brge	.+10     	; 0x18de <GPIO_writePort+0x3e>
    18d4:	8b 81       	ldd	r24, Y+3	; 0x03
    18d6:	9c 81       	ldd	r25, Y+4	; 0x04
    18d8:	00 97       	sbiw	r24, 0x00	; 0
    18da:	61 f0       	breq	.+24     	; 0x18f4 <GPIO_writePort+0x54>
    18dc:	1e c0       	rjmp	.+60     	; 0x191a <GPIO_writePort+0x7a>
    18de:	2b 81       	ldd	r18, Y+3	; 0x03
    18e0:	3c 81       	ldd	r19, Y+4	; 0x04
    18e2:	22 30       	cpi	r18, 0x02	; 2
    18e4:	31 05       	cpc	r19, r1
    18e6:	81 f0       	breq	.+32     	; 0x1908 <GPIO_writePort+0x68>
    18e8:	8b 81       	ldd	r24, Y+3	; 0x03
    18ea:	9c 81       	ldd	r25, Y+4	; 0x04
    18ec:	83 30       	cpi	r24, 0x03	; 3
    18ee:	91 05       	cpc	r25, r1
    18f0:	81 f0       	breq	.+32     	; 0x1912 <GPIO_writePort+0x72>
    18f2:	13 c0       	rjmp	.+38     	; 0x191a <GPIO_writePort+0x7a>
		{
		case PORTA_ID:
			PORTA = value;
    18f4:	eb e3       	ldi	r30, 0x3B	; 59
    18f6:	f0 e0       	ldi	r31, 0x00	; 0
    18f8:	8a 81       	ldd	r24, Y+2	; 0x02
    18fa:	80 83       	st	Z, r24
    18fc:	0e c0       	rjmp	.+28     	; 0x191a <GPIO_writePort+0x7a>
			break;
		case PORTB_ID:
			PORTB = value;
    18fe:	e8 e3       	ldi	r30, 0x38	; 56
    1900:	f0 e0       	ldi	r31, 0x00	; 0
    1902:	8a 81       	ldd	r24, Y+2	; 0x02
    1904:	80 83       	st	Z, r24
    1906:	09 c0       	rjmp	.+18     	; 0x191a <GPIO_writePort+0x7a>
			break;
		case PORTC_ID:
			PORTC = value;
    1908:	e5 e3       	ldi	r30, 0x35	; 53
    190a:	f0 e0       	ldi	r31, 0x00	; 0
    190c:	8a 81       	ldd	r24, Y+2	; 0x02
    190e:	80 83       	st	Z, r24
    1910:	04 c0       	rjmp	.+8      	; 0x191a <GPIO_writePort+0x7a>
			break;
		case PORTD_ID:
			PORTD = value;
    1912:	e2 e3       	ldi	r30, 0x32	; 50
    1914:	f0 e0       	ldi	r31, 0x00	; 0
    1916:	8a 81       	ldd	r24, Y+2	; 0x02
    1918:	80 83       	st	Z, r24
			break;
		}
	}
}
    191a:	0f 90       	pop	r0
    191c:	0f 90       	pop	r0
    191e:	0f 90       	pop	r0
    1920:	0f 90       	pop	r0
    1922:	cf 91       	pop	r28
    1924:	df 91       	pop	r29
    1926:	08 95       	ret

00001928 <GPIO_readPort>:
 * Description :
 * Read and return the value of the required port.
 * If the input port number is not correct, The function will return ZERO value.
 */
uint8 GPIO_readPort(uint8 port_num)
{
    1928:	df 93       	push	r29
    192a:	cf 93       	push	r28
    192c:	00 d0       	rcall	.+0      	; 0x192e <GPIO_readPort+0x6>
    192e:	00 d0       	rcall	.+0      	; 0x1930 <GPIO_readPort+0x8>
    1930:	cd b7       	in	r28, 0x3d	; 61
    1932:	de b7       	in	r29, 0x3e	; 62
    1934:	8a 83       	std	Y+2, r24	; 0x02
	uint8 value = LOGIC_LOW;
    1936:	19 82       	std	Y+1, r1	; 0x01

	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1938:	8a 81       	ldd	r24, Y+2	; 0x02
    193a:	84 30       	cpi	r24, 0x04	; 4
    193c:	90 f5       	brcc	.+100    	; 0x19a2 <GPIO_readPort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Read the port value as required */
		switch(port_num)
    193e:	8a 81       	ldd	r24, Y+2	; 0x02
    1940:	28 2f       	mov	r18, r24
    1942:	30 e0       	ldi	r19, 0x00	; 0
    1944:	3c 83       	std	Y+4, r19	; 0x04
    1946:	2b 83       	std	Y+3, r18	; 0x03
    1948:	8b 81       	ldd	r24, Y+3	; 0x03
    194a:	9c 81       	ldd	r25, Y+4	; 0x04
    194c:	81 30       	cpi	r24, 0x01	; 1
    194e:	91 05       	cpc	r25, r1
    1950:	d1 f0       	breq	.+52     	; 0x1986 <GPIO_readPort+0x5e>
    1952:	2b 81       	ldd	r18, Y+3	; 0x03
    1954:	3c 81       	ldd	r19, Y+4	; 0x04
    1956:	22 30       	cpi	r18, 0x02	; 2
    1958:	31 05       	cpc	r19, r1
    195a:	2c f4       	brge	.+10     	; 0x1966 <GPIO_readPort+0x3e>
    195c:	8b 81       	ldd	r24, Y+3	; 0x03
    195e:	9c 81       	ldd	r25, Y+4	; 0x04
    1960:	00 97       	sbiw	r24, 0x00	; 0
    1962:	61 f0       	breq	.+24     	; 0x197c <GPIO_readPort+0x54>
    1964:	1e c0       	rjmp	.+60     	; 0x19a2 <GPIO_readPort+0x7a>
    1966:	2b 81       	ldd	r18, Y+3	; 0x03
    1968:	3c 81       	ldd	r19, Y+4	; 0x04
    196a:	22 30       	cpi	r18, 0x02	; 2
    196c:	31 05       	cpc	r19, r1
    196e:	81 f0       	breq	.+32     	; 0x1990 <GPIO_readPort+0x68>
    1970:	8b 81       	ldd	r24, Y+3	; 0x03
    1972:	9c 81       	ldd	r25, Y+4	; 0x04
    1974:	83 30       	cpi	r24, 0x03	; 3
    1976:	91 05       	cpc	r25, r1
    1978:	81 f0       	breq	.+32     	; 0x199a <GPIO_readPort+0x72>
    197a:	13 c0       	rjmp	.+38     	; 0x19a2 <GPIO_readPort+0x7a>
		{
		case PORTA_ID:
			value = PINA;
    197c:	e9 e3       	ldi	r30, 0x39	; 57
    197e:	f0 e0       	ldi	r31, 0x00	; 0
    1980:	80 81       	ld	r24, Z
    1982:	89 83       	std	Y+1, r24	; 0x01
    1984:	0e c0       	rjmp	.+28     	; 0x19a2 <GPIO_readPort+0x7a>
			break;
		case PORTB_ID:
			value = PINB;
    1986:	e6 e3       	ldi	r30, 0x36	; 54
    1988:	f0 e0       	ldi	r31, 0x00	; 0
    198a:	80 81       	ld	r24, Z
    198c:	89 83       	std	Y+1, r24	; 0x01
    198e:	09 c0       	rjmp	.+18     	; 0x19a2 <GPIO_readPort+0x7a>
			break;
		case PORTC_ID:
			value = PINC;
    1990:	e3 e3       	ldi	r30, 0x33	; 51
    1992:	f0 e0       	ldi	r31, 0x00	; 0
    1994:	80 81       	ld	r24, Z
    1996:	89 83       	std	Y+1, r24	; 0x01
    1998:	04 c0       	rjmp	.+8      	; 0x19a2 <GPIO_readPort+0x7a>
			break;
		case PORTD_ID:
			value = PIND;
    199a:	e0 e3       	ldi	r30, 0x30	; 48
    199c:	f0 e0       	ldi	r31, 0x00	; 0
    199e:	80 81       	ld	r24, Z
    19a0:	89 83       	std	Y+1, r24	; 0x01
			break;
		}
	}

	return value;
    19a2:	89 81       	ldd	r24, Y+1	; 0x01
}
    19a4:	0f 90       	pop	r0
    19a6:	0f 90       	pop	r0
    19a8:	0f 90       	pop	r0
    19aa:	0f 90       	pop	r0
    19ac:	cf 91       	pop	r28
    19ae:	df 91       	pop	r29
    19b0:	08 95       	ret

000019b2 <PWM_Timer0_Start>:
 * Description:Initialization PWM
 * Input: Duty Cycle
 * Return: Void
 *******************************************************************************/
void PWM_Timer0_Start(uint8 duty_cycle)
{
    19b2:	df 93       	push	r29
    19b4:	cf 93       	push	r28
    19b6:	00 d0       	rcall	.+0      	; 0x19b8 <PWM_Timer0_Start+0x6>
    19b8:	cd b7       	in	r28, 0x3d	; 61
    19ba:	de b7       	in	r29, 0x3e	; 62
    19bc:	8a 83       	std	Y+2, r24	; 0x02
	uint8 targetTicks = (uint8)(((uint16)(duty_cycle * 255))/100) ;
    19be:	8a 81       	ldd	r24, Y+2	; 0x02
    19c0:	48 2f       	mov	r20, r24
    19c2:	50 e0       	ldi	r21, 0x00	; 0
    19c4:	ca 01       	movw	r24, r20
    19c6:	9c 01       	movw	r18, r24
    19c8:	22 0f       	add	r18, r18
    19ca:	33 1f       	adc	r19, r19
    19cc:	c9 01       	movw	r24, r18
    19ce:	96 95       	lsr	r25
    19d0:	98 2f       	mov	r25, r24
    19d2:	88 27       	eor	r24, r24
    19d4:	97 95       	ror	r25
    19d6:	87 95       	ror	r24
    19d8:	82 1b       	sub	r24, r18
    19da:	93 0b       	sbc	r25, r19
    19dc:	84 0f       	add	r24, r20
    19de:	95 1f       	adc	r25, r21
    19e0:	24 e6       	ldi	r18, 0x64	; 100
    19e2:	30 e0       	ldi	r19, 0x00	; 0
    19e4:	b9 01       	movw	r22, r18
    19e6:	0e 94 d9 0f 	call	0x1fb2	; 0x1fb2 <__udivmodhi4>
    19ea:	cb 01       	movw	r24, r22
    19ec:	89 83       	std	Y+1, r24	; 0x01
	/*
	 * Fast PWM => FOC0 = 0 ,  WGM00:01 = 1
	 * Non-Inverting => COM01 = 1 , COM00 = 0
	 * Pre-scaler = 8 => CS00 = 0 , CS01 = 1 , CS02 = 0
	 * */
	TCCR0 = (1<<WGM00) | (1<<WGM01) | (1<<COM01) | (1<<CS01) ;
    19ee:	e3 e5       	ldi	r30, 0x53	; 83
    19f0:	f0 e0       	ldi	r31, 0x00	; 0
    19f2:	8a e6       	ldi	r24, 0x6A	; 106
    19f4:	80 83       	st	Z, r24

	/* PB3 As output Pin (OC0)*/
	GPIO_setupPinDirection(PORTB_ID, PIN3_ID, PIN_OUTPUT);
    19f6:	81 e0       	ldi	r24, 0x01	; 1
    19f8:	63 e0       	ldi	r22, 0x03	; 3
    19fa:	41 e0       	ldi	r20, 0x01	; 1
    19fc:	0e 94 9b 09 	call	0x1336	; 0x1336 <GPIO_setupPinDirection>

	TCNT0 = 0 ; /* Initial Value */
    1a00:	e2 e5       	ldi	r30, 0x52	; 82
    1a02:	f0 e0       	ldi	r31, 0x00	; 0
    1a04:	10 82       	st	Z, r1

	OCR0 = targetTicks; /* Compared Value */
    1a06:	ec e5       	ldi	r30, 0x5C	; 92
    1a08:	f0 e0       	ldi	r31, 0x00	; 0
    1a0a:	89 81       	ldd	r24, Y+1	; 0x01
    1a0c:	80 83       	st	Z, r24
}
    1a0e:	0f 90       	pop	r0
    1a10:	0f 90       	pop	r0
    1a12:	cf 91       	pop	r28
    1a14:	df 91       	pop	r29
    1a16:	08 95       	ret

00001a18 <Timer1_init>:
 * Description: Function to initialize the Timer driver
 * Input: pointer to the configuration structure with type Timer1_ConfigType
 * Return: Void
 *******************************************************************************/
void Timer1_init(const Timer1_ConfigType * Config_ptr)
{
    1a18:	df 93       	push	r29
    1a1a:	cf 93       	push	r28
    1a1c:	00 d0       	rcall	.+0      	; 0x1a1e <Timer1_init+0x6>
    1a1e:	cd b7       	in	r28, 0x3d	; 61
    1a20:	de b7       	in	r29, 0x3e	; 62
    1a22:	9a 83       	std	Y+2, r25	; 0x02
    1a24:	89 83       	std	Y+1, r24	; 0x01
	/* Non-PWM MODE */
	TCCR1A = (1<<FOC1A) | (1<<FOC1B) ;
    1a26:	ef e4       	ldi	r30, 0x4F	; 79
    1a28:	f0 e0       	ldi	r31, 0x00	; 0
    1a2a:	8c e0       	ldi	r24, 0x0C	; 12
    1a2c:	80 83       	st	Z, r24

	/* Configure Mode For Timer 1 , (WGM10:WGM11) Bits */
	TCCR1A = (TCCR1A & 0xFC) | (Config_ptr->mode & 0x03) ;
    1a2e:	af e4       	ldi	r26, 0x4F	; 79
    1a30:	b0 e0       	ldi	r27, 0x00	; 0
    1a32:	ef e4       	ldi	r30, 0x4F	; 79
    1a34:	f0 e0       	ldi	r31, 0x00	; 0
    1a36:	80 81       	ld	r24, Z
    1a38:	98 2f       	mov	r25, r24
    1a3a:	9c 7f       	andi	r25, 0xFC	; 252
    1a3c:	e9 81       	ldd	r30, Y+1	; 0x01
    1a3e:	fa 81       	ldd	r31, Y+2	; 0x02
    1a40:	85 81       	ldd	r24, Z+5	; 0x05
    1a42:	83 70       	andi	r24, 0x03	; 3
    1a44:	89 2b       	or	r24, r25
    1a46:	8c 93       	st	X, r24

	/* Configure Mode For Timer 1 , (WGM12:WGM13) Bits */
	TCCR1B = (TCCR1B & 0xE7) |((Config_ptr->mode & 0x0C)<<1) ;
    1a48:	ae e4       	ldi	r26, 0x4E	; 78
    1a4a:	b0 e0       	ldi	r27, 0x00	; 0
    1a4c:	ee e4       	ldi	r30, 0x4E	; 78
    1a4e:	f0 e0       	ldi	r31, 0x00	; 0
    1a50:	80 81       	ld	r24, Z
    1a52:	28 2f       	mov	r18, r24
    1a54:	27 7e       	andi	r18, 0xE7	; 231
    1a56:	e9 81       	ldd	r30, Y+1	; 0x01
    1a58:	fa 81       	ldd	r31, Y+2	; 0x02
    1a5a:	85 81       	ldd	r24, Z+5	; 0x05
    1a5c:	88 2f       	mov	r24, r24
    1a5e:	90 e0       	ldi	r25, 0x00	; 0
    1a60:	8c 70       	andi	r24, 0x0C	; 12
    1a62:	90 70       	andi	r25, 0x00	; 0
    1a64:	88 0f       	add	r24, r24
    1a66:	99 1f       	adc	r25, r25
    1a68:	82 2b       	or	r24, r18
    1a6a:	8c 93       	st	X, r24

	TCNT1 = Config_ptr->initial_value ; /* Configure Initial Value For Timer 1 */
    1a6c:	ac e4       	ldi	r26, 0x4C	; 76
    1a6e:	b0 e0       	ldi	r27, 0x00	; 0
    1a70:	e9 81       	ldd	r30, Y+1	; 0x01
    1a72:	fa 81       	ldd	r31, Y+2	; 0x02
    1a74:	80 81       	ld	r24, Z
    1a76:	91 81       	ldd	r25, Z+1	; 0x01
    1a78:	11 96       	adiw	r26, 0x01	; 1
    1a7a:	9c 93       	st	X, r25
    1a7c:	8e 93       	st	-X, r24

	/* Check The Mode Of Timer */
	if(Config_ptr->mode == Normal)
    1a7e:	e9 81       	ldd	r30, Y+1	; 0x01
    1a80:	fa 81       	ldd	r31, Y+2	; 0x02
    1a82:	85 81       	ldd	r24, Z+5	; 0x05
    1a84:	88 23       	and	r24, r24
    1a86:	29 f4       	brne	.+10     	; 0x1a92 <Timer1_init+0x7a>
	{
		TIMSK = (1<<TOIE1) ; /* Enable Timer 1 Normal Mode Interrupt */
    1a88:	e9 e5       	ldi	r30, 0x59	; 89
    1a8a:	f0 e0       	ldi	r31, 0x00	; 0
    1a8c:	84 e0       	ldi	r24, 0x04	; 4
    1a8e:	80 83       	st	Z, r24
    1a90:	12 c0       	rjmp	.+36     	; 0x1ab6 <Timer1_init+0x9e>
	}
	else if (Config_ptr->mode == CTC)
    1a92:	e9 81       	ldd	r30, Y+1	; 0x01
    1a94:	fa 81       	ldd	r31, Y+2	; 0x02
    1a96:	85 81       	ldd	r24, Z+5	; 0x05
    1a98:	84 30       	cpi	r24, 0x04	; 4
    1a9a:	69 f4       	brne	.+26     	; 0x1ab6 <Timer1_init+0x9e>
	{
#ifdef COMPARE1A
		/* Configure Compare Value in Compare1A Register */
		OCR1A = Config_ptr->compare_value ;
    1a9c:	aa e4       	ldi	r26, 0x4A	; 74
    1a9e:	b0 e0       	ldi	r27, 0x00	; 0
    1aa0:	e9 81       	ldd	r30, Y+1	; 0x01
    1aa2:	fa 81       	ldd	r31, Y+2	; 0x02
    1aa4:	82 81       	ldd	r24, Z+2	; 0x02
    1aa6:	93 81       	ldd	r25, Z+3	; 0x03
    1aa8:	11 96       	adiw	r26, 0x01	; 1
    1aaa:	9c 93       	st	X, r25
    1aac:	8e 93       	st	-X, r24

		TIMSK = (1<<OCIE1A); /* Enable Timer 1 Compare1A Mode Interrupt */
    1aae:	e9 e5       	ldi	r30, 0x59	; 89
    1ab0:	f0 e0       	ldi	r31, 0x00	; 0
    1ab2:	80 e1       	ldi	r24, 0x10	; 16
    1ab4:	80 83       	st	Z, r24
		TIMSK = (1<<OCIE1B); /* Enable Timer 1 Compare1A Mode Interrupt */
#endif
	}

	/* Configure Pre-scaler For Timer 1 , (CS10:CS12) Bits */
	TCCR1B = (TCCR1B & 0xF8) | (Config_ptr->prescaler);
    1ab6:	ae e4       	ldi	r26, 0x4E	; 78
    1ab8:	b0 e0       	ldi	r27, 0x00	; 0
    1aba:	ee e4       	ldi	r30, 0x4E	; 78
    1abc:	f0 e0       	ldi	r31, 0x00	; 0
    1abe:	80 81       	ld	r24, Z
    1ac0:	98 2f       	mov	r25, r24
    1ac2:	98 7f       	andi	r25, 0xF8	; 248
    1ac4:	e9 81       	ldd	r30, Y+1	; 0x01
    1ac6:	fa 81       	ldd	r31, Y+2	; 0x02
    1ac8:	84 81       	ldd	r24, Z+4	; 0x04
    1aca:	89 2b       	or	r24, r25
    1acc:	8c 93       	st	X, r24
}
    1ace:	0f 90       	pop	r0
    1ad0:	0f 90       	pop	r0
    1ad2:	cf 91       	pop	r28
    1ad4:	df 91       	pop	r29
    1ad6:	08 95       	ret

00001ad8 <Timer1_deInit>:
 * Description: Function to disable the Timer1
 * Input: Void
 * Return: Void
 *******************************************************************************/
void Timer1_deInit(void)
{
    1ad8:	df 93       	push	r29
    1ada:	cf 93       	push	r28
    1adc:	cd b7       	in	r28, 0x3d	; 61
    1ade:	de b7       	in	r29, 0x3e	; 62
	TCCR1A = 0 ;
    1ae0:	ef e4       	ldi	r30, 0x4F	; 79
    1ae2:	f0 e0       	ldi	r31, 0x00	; 0
    1ae4:	10 82       	st	Z, r1

	TCCR1B = 0 ;
    1ae6:	ee e4       	ldi	r30, 0x4E	; 78
    1ae8:	f0 e0       	ldi	r31, 0x00	; 0
    1aea:	10 82       	st	Z, r1

	TIMSK = 0 ;
    1aec:	e9 e5       	ldi	r30, 0x59	; 89
    1aee:	f0 e0       	ldi	r31, 0x00	; 0
    1af0:	10 82       	st	Z, r1
}
    1af2:	cf 91       	pop	r28
    1af4:	df 91       	pop	r29
    1af6:	08 95       	ret

00001af8 <Timer1_setCallBack>:
 * Description: set the Call Back function address
 * Input: Void
 * Return: Void
 *******************************************************************************/
void Timer1_setCallBack(void (*a_ptr)(void))
{
    1af8:	df 93       	push	r29
    1afa:	cf 93       	push	r28
    1afc:	00 d0       	rcall	.+0      	; 0x1afe <Timer1_setCallBack+0x6>
    1afe:	cd b7       	in	r28, 0x3d	; 61
    1b00:	de b7       	in	r29, 0x3e	; 62
    1b02:	9a 83       	std	Y+2, r25	; 0x02
    1b04:	89 83       	std	Y+1, r24	; 0x01
	g_callBack_ptr = a_ptr ;
    1b06:	89 81       	ldd	r24, Y+1	; 0x01
    1b08:	9a 81       	ldd	r25, Y+2	; 0x02
    1b0a:	90 93 78 00 	sts	0x0078, r25
    1b0e:	80 93 77 00 	sts	0x0077, r24
}
    1b12:	0f 90       	pop	r0
    1b14:	0f 90       	pop	r0
    1b16:	cf 91       	pop	r28
    1b18:	df 91       	pop	r29
    1b1a:	08 95       	ret

00001b1c <__vector_9>:

/*******************************************************************************
 *                    ISR (Interrupt Service Routines)                         *
 *******************************************************************************/
ISR(TIMER1_OVF_vect) /* ISR For Normal MODE */
{
    1b1c:	1f 92       	push	r1
    1b1e:	0f 92       	push	r0
    1b20:	0f b6       	in	r0, 0x3f	; 63
    1b22:	0f 92       	push	r0
    1b24:	11 24       	eor	r1, r1
    1b26:	2f 93       	push	r18
    1b28:	3f 93       	push	r19
    1b2a:	4f 93       	push	r20
    1b2c:	5f 93       	push	r21
    1b2e:	6f 93       	push	r22
    1b30:	7f 93       	push	r23
    1b32:	8f 93       	push	r24
    1b34:	9f 93       	push	r25
    1b36:	af 93       	push	r26
    1b38:	bf 93       	push	r27
    1b3a:	ef 93       	push	r30
    1b3c:	ff 93       	push	r31
    1b3e:	df 93       	push	r29
    1b40:	cf 93       	push	r28
    1b42:	cd b7       	in	r28, 0x3d	; 61
    1b44:	de b7       	in	r29, 0x3e	; 62
	if(g_callBack_ptr != NULL_PTR)
    1b46:	80 91 77 00 	lds	r24, 0x0077
    1b4a:	90 91 78 00 	lds	r25, 0x0078
    1b4e:	00 97       	sbiw	r24, 0x00	; 0
    1b50:	29 f0       	breq	.+10     	; 0x1b5c <__vector_9+0x40>
	{
		(*g_callBack_ptr)() ;
    1b52:	e0 91 77 00 	lds	r30, 0x0077
    1b56:	f0 91 78 00 	lds	r31, 0x0078
    1b5a:	09 95       	icall
	}
}
    1b5c:	cf 91       	pop	r28
    1b5e:	df 91       	pop	r29
    1b60:	ff 91       	pop	r31
    1b62:	ef 91       	pop	r30
    1b64:	bf 91       	pop	r27
    1b66:	af 91       	pop	r26
    1b68:	9f 91       	pop	r25
    1b6a:	8f 91       	pop	r24
    1b6c:	7f 91       	pop	r23
    1b6e:	6f 91       	pop	r22
    1b70:	5f 91       	pop	r21
    1b72:	4f 91       	pop	r20
    1b74:	3f 91       	pop	r19
    1b76:	2f 91       	pop	r18
    1b78:	0f 90       	pop	r0
    1b7a:	0f be       	out	0x3f, r0	; 63
    1b7c:	0f 90       	pop	r0
    1b7e:	1f 90       	pop	r1
    1b80:	18 95       	reti

00001b82 <__vector_7>:

ISR(TIMER1_COMPA_vect) /* ISR For Compare1A Mode */
{
    1b82:	1f 92       	push	r1
    1b84:	0f 92       	push	r0
    1b86:	0f b6       	in	r0, 0x3f	; 63
    1b88:	0f 92       	push	r0
    1b8a:	11 24       	eor	r1, r1
    1b8c:	2f 93       	push	r18
    1b8e:	3f 93       	push	r19
    1b90:	4f 93       	push	r20
    1b92:	5f 93       	push	r21
    1b94:	6f 93       	push	r22
    1b96:	7f 93       	push	r23
    1b98:	8f 93       	push	r24
    1b9a:	9f 93       	push	r25
    1b9c:	af 93       	push	r26
    1b9e:	bf 93       	push	r27
    1ba0:	ef 93       	push	r30
    1ba2:	ff 93       	push	r31
    1ba4:	df 93       	push	r29
    1ba6:	cf 93       	push	r28
    1ba8:	cd b7       	in	r28, 0x3d	; 61
    1baa:	de b7       	in	r29, 0x3e	; 62
	if(g_callBack_ptr != NULL_PTR)
    1bac:	80 91 77 00 	lds	r24, 0x0077
    1bb0:	90 91 78 00 	lds	r25, 0x0078
    1bb4:	00 97       	sbiw	r24, 0x00	; 0
    1bb6:	29 f0       	breq	.+10     	; 0x1bc2 <__vector_7+0x40>
	{
		(*g_callBack_ptr)() ;
    1bb8:	e0 91 77 00 	lds	r30, 0x0077
    1bbc:	f0 91 78 00 	lds	r31, 0x0078
    1bc0:	09 95       	icall
	}
}
    1bc2:	cf 91       	pop	r28
    1bc4:	df 91       	pop	r29
    1bc6:	ff 91       	pop	r31
    1bc8:	ef 91       	pop	r30
    1bca:	bf 91       	pop	r27
    1bcc:	af 91       	pop	r26
    1bce:	9f 91       	pop	r25
    1bd0:	8f 91       	pop	r24
    1bd2:	7f 91       	pop	r23
    1bd4:	6f 91       	pop	r22
    1bd6:	5f 91       	pop	r21
    1bd8:	4f 91       	pop	r20
    1bda:	3f 91       	pop	r19
    1bdc:	2f 91       	pop	r18
    1bde:	0f 90       	pop	r0
    1be0:	0f be       	out	0x3f, r0	; 63
    1be2:	0f 90       	pop	r0
    1be4:	1f 90       	pop	r1
    1be6:	18 95       	reti

00001be8 <__vector_8>:

ISR(TIMER1_COMPB_vect) /* ISR For Compare1B Mode */
{
    1be8:	1f 92       	push	r1
    1bea:	0f 92       	push	r0
    1bec:	0f b6       	in	r0, 0x3f	; 63
    1bee:	0f 92       	push	r0
    1bf0:	11 24       	eor	r1, r1
    1bf2:	2f 93       	push	r18
    1bf4:	3f 93       	push	r19
    1bf6:	4f 93       	push	r20
    1bf8:	5f 93       	push	r21
    1bfa:	6f 93       	push	r22
    1bfc:	7f 93       	push	r23
    1bfe:	8f 93       	push	r24
    1c00:	9f 93       	push	r25
    1c02:	af 93       	push	r26
    1c04:	bf 93       	push	r27
    1c06:	ef 93       	push	r30
    1c08:	ff 93       	push	r31
    1c0a:	df 93       	push	r29
    1c0c:	cf 93       	push	r28
    1c0e:	cd b7       	in	r28, 0x3d	; 61
    1c10:	de b7       	in	r29, 0x3e	; 62
	if(g_callBack_ptr != NULL_PTR)
    1c12:	80 91 77 00 	lds	r24, 0x0077
    1c16:	90 91 78 00 	lds	r25, 0x0078
    1c1a:	00 97       	sbiw	r24, 0x00	; 0
    1c1c:	29 f0       	breq	.+10     	; 0x1c28 <__vector_8+0x40>
	{
		(*g_callBack_ptr)() ;
    1c1e:	e0 91 77 00 	lds	r30, 0x0077
    1c22:	f0 91 78 00 	lds	r31, 0x0078
    1c26:	09 95       	icall
	}
}
    1c28:	cf 91       	pop	r28
    1c2a:	df 91       	pop	r29
    1c2c:	ff 91       	pop	r31
    1c2e:	ef 91       	pop	r30
    1c30:	bf 91       	pop	r27
    1c32:	af 91       	pop	r26
    1c34:	9f 91       	pop	r25
    1c36:	8f 91       	pop	r24
    1c38:	7f 91       	pop	r23
    1c3a:	6f 91       	pop	r22
    1c3c:	5f 91       	pop	r21
    1c3e:	4f 91       	pop	r20
    1c40:	3f 91       	pop	r19
    1c42:	2f 91       	pop	r18
    1c44:	0f 90       	pop	r0
    1c46:	0f be       	out	0x3f, r0	; 63
    1c48:	0f 90       	pop	r0
    1c4a:	1f 90       	pop	r1
    1c4c:	18 95       	reti

00001c4e <TWI_init>:
#include "twi.h"
#include "common_macros.h"
#include <avr/io.h>

void TWI_init(const TWI_ConfigType * Config_Ptr)
{
    1c4e:	df 93       	push	r29
    1c50:	cf 93       	push	r28
    1c52:	00 d0       	rcall	.+0      	; 0x1c54 <TWI_init+0x6>
    1c54:	cd b7       	in	r28, 0x3d	; 61
    1c56:	de b7       	in	r29, 0x3e	; 62
    1c58:	9a 83       	std	Y+2, r25	; 0x02
    1c5a:	89 83       	std	Y+1, r24	; 0x01

    /* Configure BIT Rate & Pre-Scaler = 1 */
    TWBR = Config_Ptr->bit_rate ;
    1c5c:	a0 e2       	ldi	r26, 0x20	; 32
    1c5e:	b0 e0       	ldi	r27, 0x00	; 0
    1c60:	e9 81       	ldd	r30, Y+1	; 0x01
    1c62:	fa 81       	ldd	r31, Y+2	; 0x02
    1c64:	81 81       	ldd	r24, Z+1	; 0x01
    1c66:	8c 93       	st	X, r24
	TWSR = 0x00;
    1c68:	e1 e2       	ldi	r30, 0x21	; 33
    1c6a:	f0 e0       	ldi	r31, 0x00	; 0
    1c6c:	10 82       	st	Z, r1

    TWAR = (TWAR & 0x01) | (Config_Ptr->address<<1) ; /* My Address */
    1c6e:	a2 e2       	ldi	r26, 0x22	; 34
    1c70:	b0 e0       	ldi	r27, 0x00	; 0
    1c72:	e2 e2       	ldi	r30, 0x22	; 34
    1c74:	f0 e0       	ldi	r31, 0x00	; 0
    1c76:	80 81       	ld	r24, Z
    1c78:	28 2f       	mov	r18, r24
    1c7a:	21 70       	andi	r18, 0x01	; 1
    1c7c:	e9 81       	ldd	r30, Y+1	; 0x01
    1c7e:	fa 81       	ldd	r31, Y+2	; 0x02
    1c80:	80 81       	ld	r24, Z
    1c82:	88 2f       	mov	r24, r24
    1c84:	90 e0       	ldi	r25, 0x00	; 0
    1c86:	88 0f       	add	r24, r24
    1c88:	99 1f       	adc	r25, r25
    1c8a:	82 2b       	or	r24, r18
    1c8c:	8c 93       	st	X, r24
	
    TWCR = (1<<TWEN); /* enable TWI */
    1c8e:	e6 e5       	ldi	r30, 0x56	; 86
    1c90:	f0 e0       	ldi	r31, 0x00	; 0
    1c92:	84 e0       	ldi	r24, 0x04	; 4
    1c94:	80 83       	st	Z, r24
}
    1c96:	0f 90       	pop	r0
    1c98:	0f 90       	pop	r0
    1c9a:	cf 91       	pop	r28
    1c9c:	df 91       	pop	r29
    1c9e:	08 95       	ret

00001ca0 <TWI_start>:

void TWI_start(void)
{
    1ca0:	df 93       	push	r29
    1ca2:	cf 93       	push	r28
    1ca4:	cd b7       	in	r28, 0x3d	; 61
    1ca6:	de b7       	in	r29, 0x3e	; 62
    /* 
	 * Clear the TWINT flag before sending the start bit TWINT=1
	 * send the start bit by TWSTA=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN);
    1ca8:	e6 e5       	ldi	r30, 0x56	; 86
    1caa:	f0 e0       	ldi	r31, 0x00	; 0
    1cac:	84 ea       	ldi	r24, 0xA4	; 164
    1cae:	80 83       	st	Z, r24
    
    /* Wait for TWINT flag set in TWCR Register (start bit is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    1cb0:	e6 e5       	ldi	r30, 0x56	; 86
    1cb2:	f0 e0       	ldi	r31, 0x00	; 0
    1cb4:	80 81       	ld	r24, Z
    1cb6:	88 23       	and	r24, r24
    1cb8:	dc f7       	brge	.-10     	; 0x1cb0 <TWI_start+0x10>
}
    1cba:	cf 91       	pop	r28
    1cbc:	df 91       	pop	r29
    1cbe:	08 95       	ret

00001cc0 <TWI_stop>:

void TWI_stop(void)
{
    1cc0:	df 93       	push	r29
    1cc2:	cf 93       	push	r28
    1cc4:	cd b7       	in	r28, 0x3d	; 61
    1cc6:	de b7       	in	r29, 0x3e	; 62
    /* 
	 * Clear the TWINT flag before sending the stop bit TWINT=1
	 * send the stop bit by TWSTO=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWSTO) | (1 << TWEN);
    1cc8:	e6 e5       	ldi	r30, 0x56	; 86
    1cca:	f0 e0       	ldi	r31, 0x00	; 0
    1ccc:	84 e9       	ldi	r24, 0x94	; 148
    1cce:	80 83       	st	Z, r24
}
    1cd0:	cf 91       	pop	r28
    1cd2:	df 91       	pop	r29
    1cd4:	08 95       	ret

00001cd6 <TWI_writeByte>:

void TWI_writeByte(uint8 data)
{
    1cd6:	df 93       	push	r29
    1cd8:	cf 93       	push	r28
    1cda:	0f 92       	push	r0
    1cdc:	cd b7       	in	r28, 0x3d	; 61
    1cde:	de b7       	in	r29, 0x3e	; 62
    1ce0:	89 83       	std	Y+1, r24	; 0x01
    /* Put data On TWI data Register */
    TWDR = data;
    1ce2:	e3 e2       	ldi	r30, 0x23	; 35
    1ce4:	f0 e0       	ldi	r31, 0x00	; 0
    1ce6:	89 81       	ldd	r24, Y+1	; 0x01
    1ce8:	80 83       	st	Z, r24
    /* 
	 * Clear the TWINT flag before sending the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */ 
    TWCR = (1 << TWINT) | (1 << TWEN);
    1cea:	e6 e5       	ldi	r30, 0x56	; 86
    1cec:	f0 e0       	ldi	r31, 0x00	; 0
    1cee:	84 e8       	ldi	r24, 0x84	; 132
    1cf0:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register(data is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    1cf2:	e6 e5       	ldi	r30, 0x56	; 86
    1cf4:	f0 e0       	ldi	r31, 0x00	; 0
    1cf6:	80 81       	ld	r24, Z
    1cf8:	88 23       	and	r24, r24
    1cfa:	dc f7       	brge	.-10     	; 0x1cf2 <TWI_writeByte+0x1c>
}
    1cfc:	0f 90       	pop	r0
    1cfe:	cf 91       	pop	r28
    1d00:	df 91       	pop	r29
    1d02:	08 95       	ret

00001d04 <TWI_readByteWithACK>:

uint8 TWI_readByteWithACK(void)
{
    1d04:	df 93       	push	r29
    1d06:	cf 93       	push	r28
    1d08:	cd b7       	in	r28, 0x3d	; 61
    1d0a:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable sending ACK after reading or receiving data TWEA=1
	 * Enable TWI Module TWEN=1 
	 */ 
    TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWEA);
    1d0c:	e6 e5       	ldi	r30, 0x56	; 86
    1d0e:	f0 e0       	ldi	r31, 0x00	; 0
    1d10:	84 ec       	ldi	r24, 0xC4	; 196
    1d12:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    1d14:	e6 e5       	ldi	r30, 0x56	; 86
    1d16:	f0 e0       	ldi	r31, 0x00	; 0
    1d18:	80 81       	ld	r24, Z
    1d1a:	88 23       	and	r24, r24
    1d1c:	dc f7       	brge	.-10     	; 0x1d14 <TWI_readByteWithACK+0x10>
    /* Read Data */
    return TWDR;
    1d1e:	e3 e2       	ldi	r30, 0x23	; 35
    1d20:	f0 e0       	ldi	r31, 0x00	; 0
    1d22:	80 81       	ld	r24, Z
}
    1d24:	cf 91       	pop	r28
    1d26:	df 91       	pop	r29
    1d28:	08 95       	ret

00001d2a <TWI_readByteWithNACK>:

uint8 TWI_readByteWithNACK(void)
{
    1d2a:	df 93       	push	r29
    1d2c:	cf 93       	push	r28
    1d2e:	cd b7       	in	r28, 0x3d	; 61
    1d30:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWEN);
    1d32:	e6 e5       	ldi	r30, 0x56	; 86
    1d34:	f0 e0       	ldi	r31, 0x00	; 0
    1d36:	84 e8       	ldi	r24, 0x84	; 132
    1d38:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    1d3a:	e6 e5       	ldi	r30, 0x56	; 86
    1d3c:	f0 e0       	ldi	r31, 0x00	; 0
    1d3e:	80 81       	ld	r24, Z
    1d40:	88 23       	and	r24, r24
    1d42:	dc f7       	brge	.-10     	; 0x1d3a <TWI_readByteWithNACK+0x10>
    /* Read Data */
    return TWDR;
    1d44:	e3 e2       	ldi	r30, 0x23	; 35
    1d46:	f0 e0       	ldi	r31, 0x00	; 0
    1d48:	80 81       	ld	r24, Z
}
    1d4a:	cf 91       	pop	r28
    1d4c:	df 91       	pop	r29
    1d4e:	08 95       	ret

00001d50 <TWI_getStatus>:

uint8 TWI_getStatus(void)
{
    1d50:	df 93       	push	r29
    1d52:	cf 93       	push	r28
    1d54:	0f 92       	push	r0
    1d56:	cd b7       	in	r28, 0x3d	; 61
    1d58:	de b7       	in	r29, 0x3e	; 62
    uint8 status;
    /* masking to eliminate first 3 bits and get the last 5 bits (status bits) */
    status = TWSR & 0xF8;
    1d5a:	e1 e2       	ldi	r30, 0x21	; 33
    1d5c:	f0 e0       	ldi	r31, 0x00	; 0
    1d5e:	80 81       	ld	r24, Z
    1d60:	88 7f       	andi	r24, 0xF8	; 248
    1d62:	89 83       	std	Y+1, r24	; 0x01
    return status;
    1d64:	89 81       	ldd	r24, Y+1	; 0x01
}
    1d66:	0f 90       	pop	r0
    1d68:	cf 91       	pop	r28
    1d6a:	df 91       	pop	r29
    1d6c:	08 95       	ret

00001d6e <UART_init>:
 * 1. Setup the Frame format like number of data bits, parity bit type and number of stop bits.
 * 2. Enable the UART.
 * 3. Setup the UART baud rate.
 */
void UART_init(const UART_ConfigType * Config_Ptr)
{
    1d6e:	df 93       	push	r29
    1d70:	cf 93       	push	r28
    1d72:	00 d0       	rcall	.+0      	; 0x1d74 <UART_init+0x6>
    1d74:	00 d0       	rcall	.+0      	; 0x1d76 <UART_init+0x8>
    1d76:	cd b7       	in	r28, 0x3d	; 61
    1d78:	de b7       	in	r29, 0x3e	; 62
    1d7a:	9c 83       	std	Y+4, r25	; 0x04
    1d7c:	8b 83       	std	Y+3, r24	; 0x03
	uint16 ubrr = 0 ; /* Variable For Baud Rate Register */
    1d7e:	1a 82       	std	Y+2, r1	; 0x02
    1d80:	19 82       	std	Y+1, r1	; 0x01

	UCSRA = (1<<U2X) ; /* Double Speed of UART */
    1d82:	eb e2       	ldi	r30, 0x2B	; 43
    1d84:	f0 e0       	ldi	r31, 0x00	; 0
    1d86:	82 e0       	ldi	r24, 0x02	; 2
    1d88:	80 83       	st	Z, r24
	
	UCSRB = (1<<TXEN) | (1<<RXEN) ; /* Enable Receive & Transmit */
    1d8a:	ea e2       	ldi	r30, 0x2A	; 42
    1d8c:	f0 e0       	ldi	r31, 0x00	; 0
    1d8e:	88 e1       	ldi	r24, 0x18	; 24
    1d90:	80 83       	st	Z, r24

	/* Configure UCSZ2 By Desired Data Bits */
	UCSRB = (UCSRB & 0xFB) | (GET_BIT(Config_Ptr->bit_data , 2)<<2) ;
    1d92:	aa e2       	ldi	r26, 0x2A	; 42
    1d94:	b0 e0       	ldi	r27, 0x00	; 0
    1d96:	ea e2       	ldi	r30, 0x2A	; 42
    1d98:	f0 e0       	ldi	r31, 0x00	; 0
    1d9a:	80 81       	ld	r24, Z
    1d9c:	98 2f       	mov	r25, r24
    1d9e:	9b 7f       	andi	r25, 0xFB	; 251
    1da0:	eb 81       	ldd	r30, Y+3	; 0x03
    1da2:	fc 81       	ldd	r31, Y+4	; 0x04
    1da4:	80 81       	ld	r24, Z
    1da6:	84 70       	andi	r24, 0x04	; 4
    1da8:	89 2b       	or	r24, r25
    1daa:	8c 93       	st	X, r24

	UCSRC = (1<<URSEL) ; /* Set This Bit to Write in UCSRC Reg. */
    1dac:	e0 e4       	ldi	r30, 0x40	; 64
    1dae:	f0 e0       	ldi	r31, 0x00	; 0
    1db0:	80 e8       	ldi	r24, 0x80	; 128
    1db2:	80 83       	st	Z, r24

	UCSRC = (UCSRC & 0xCF) | (Config_Ptr->parity<<4) ; /* Configure Parity Bit */
    1db4:	a0 e4       	ldi	r26, 0x40	; 64
    1db6:	b0 e0       	ldi	r27, 0x00	; 0
    1db8:	e0 e4       	ldi	r30, 0x40	; 64
    1dba:	f0 e0       	ldi	r31, 0x00	; 0
    1dbc:	80 81       	ld	r24, Z
    1dbe:	28 2f       	mov	r18, r24
    1dc0:	2f 7c       	andi	r18, 0xCF	; 207
    1dc2:	eb 81       	ldd	r30, Y+3	; 0x03
    1dc4:	fc 81       	ldd	r31, Y+4	; 0x04
    1dc6:	81 81       	ldd	r24, Z+1	; 0x01
    1dc8:	88 2f       	mov	r24, r24
    1dca:	90 e0       	ldi	r25, 0x00	; 0
    1dcc:	82 95       	swap	r24
    1dce:	92 95       	swap	r25
    1dd0:	90 7f       	andi	r25, 0xF0	; 240
    1dd2:	98 27       	eor	r25, r24
    1dd4:	80 7f       	andi	r24, 0xF0	; 240
    1dd6:	98 27       	eor	r25, r24
    1dd8:	82 2b       	or	r24, r18
    1dda:	8c 93       	st	X, r24

	UCSRC = (UCSRC & 0xF7) | (Config_Ptr->stop_bit<<3); /* Configure Stop Bit */
    1ddc:	a0 e4       	ldi	r26, 0x40	; 64
    1dde:	b0 e0       	ldi	r27, 0x00	; 0
    1de0:	e0 e4       	ldi	r30, 0x40	; 64
    1de2:	f0 e0       	ldi	r31, 0x00	; 0
    1de4:	80 81       	ld	r24, Z
    1de6:	28 2f       	mov	r18, r24
    1de8:	27 7f       	andi	r18, 0xF7	; 247
    1dea:	eb 81       	ldd	r30, Y+3	; 0x03
    1dec:	fc 81       	ldd	r31, Y+4	; 0x04
    1dee:	82 81       	ldd	r24, Z+2	; 0x02
    1df0:	88 2f       	mov	r24, r24
    1df2:	90 e0       	ldi	r25, 0x00	; 0
    1df4:	88 0f       	add	r24, r24
    1df6:	99 1f       	adc	r25, r25
    1df8:	88 0f       	add	r24, r24
    1dfa:	99 1f       	adc	r25, r25
    1dfc:	88 0f       	add	r24, r24
    1dfe:	99 1f       	adc	r25, r25
    1e00:	82 2b       	or	r24, r18
    1e02:	8c 93       	st	X, r24

	/* Configure UCSZ0:1 By Desired Data Bits */
	UCSRC = (UCSRC & 0xF9) | ( (Config_Ptr->bit_data & 0x03)<< 1 ) ;
    1e04:	a0 e4       	ldi	r26, 0x40	; 64
    1e06:	b0 e0       	ldi	r27, 0x00	; 0
    1e08:	e0 e4       	ldi	r30, 0x40	; 64
    1e0a:	f0 e0       	ldi	r31, 0x00	; 0
    1e0c:	80 81       	ld	r24, Z
    1e0e:	28 2f       	mov	r18, r24
    1e10:	29 7f       	andi	r18, 0xF9	; 249
    1e12:	eb 81       	ldd	r30, Y+3	; 0x03
    1e14:	fc 81       	ldd	r31, Y+4	; 0x04
    1e16:	80 81       	ld	r24, Z
    1e18:	88 2f       	mov	r24, r24
    1e1a:	90 e0       	ldi	r25, 0x00	; 0
    1e1c:	83 70       	andi	r24, 0x03	; 3
    1e1e:	90 70       	andi	r25, 0x00	; 0
    1e20:	88 0f       	add	r24, r24
    1e22:	99 1f       	adc	r25, r25
    1e24:	82 2b       	or	r24, r18
    1e26:	8c 93       	st	X, r24

	/* Calculate the UBRR register value */
	ubrr = (uint16)((F_CPU / (8UL * Config_Ptr->baud_rate)) - 1) ;
    1e28:	eb 81       	ldd	r30, Y+3	; 0x03
    1e2a:	fc 81       	ldd	r31, Y+4	; 0x04
    1e2c:	83 81       	ldd	r24, Z+3	; 0x03
    1e2e:	94 81       	ldd	r25, Z+4	; 0x04
    1e30:	a5 81       	ldd	r26, Z+5	; 0x05
    1e32:	b6 81       	ldd	r27, Z+6	; 0x06
    1e34:	88 0f       	add	r24, r24
    1e36:	99 1f       	adc	r25, r25
    1e38:	aa 1f       	adc	r26, r26
    1e3a:	bb 1f       	adc	r27, r27
    1e3c:	88 0f       	add	r24, r24
    1e3e:	99 1f       	adc	r25, r25
    1e40:	aa 1f       	adc	r26, r26
    1e42:	bb 1f       	adc	r27, r27
    1e44:	88 0f       	add	r24, r24
    1e46:	99 1f       	adc	r25, r25
    1e48:	aa 1f       	adc	r26, r26
    1e4a:	bb 1f       	adc	r27, r27
    1e4c:	9c 01       	movw	r18, r24
    1e4e:	ad 01       	movw	r20, r26
    1e50:	80 e0       	ldi	r24, 0x00	; 0
    1e52:	92 e1       	ldi	r25, 0x12	; 18
    1e54:	aa e7       	ldi	r26, 0x7A	; 122
    1e56:	b0 e0       	ldi	r27, 0x00	; 0
    1e58:	bc 01       	movw	r22, r24
    1e5a:	cd 01       	movw	r24, r26
    1e5c:	0e 94 ed 0f 	call	0x1fda	; 0x1fda <__udivmodsi4>
    1e60:	da 01       	movw	r26, r20
    1e62:	c9 01       	movw	r24, r18
    1e64:	01 97       	sbiw	r24, 0x01	; 1
    1e66:	9a 83       	std	Y+2, r25	; 0x02
    1e68:	89 83       	std	Y+1, r24	; 0x01

	/* Configure UBRR Reg with Desired Baud Rate */
	UBRRH = ubrr>>8 ;
    1e6a:	e0 e4       	ldi	r30, 0x40	; 64
    1e6c:	f0 e0       	ldi	r31, 0x00	; 0
    1e6e:	89 81       	ldd	r24, Y+1	; 0x01
    1e70:	9a 81       	ldd	r25, Y+2	; 0x02
    1e72:	89 2f       	mov	r24, r25
    1e74:	99 27       	eor	r25, r25
    1e76:	80 83       	st	Z, r24
	UBRRL = ubrr ;
    1e78:	e9 e2       	ldi	r30, 0x29	; 41
    1e7a:	f0 e0       	ldi	r31, 0x00	; 0
    1e7c:	89 81       	ldd	r24, Y+1	; 0x01
    1e7e:	80 83       	st	Z, r24

}
    1e80:	0f 90       	pop	r0
    1e82:	0f 90       	pop	r0
    1e84:	0f 90       	pop	r0
    1e86:	0f 90       	pop	r0
    1e88:	cf 91       	pop	r28
    1e8a:	df 91       	pop	r29
    1e8c:	08 95       	ret

00001e8e <UART_sendByte>:
/*
 * Description :
 * Functional responsible for send byte to another UART device.
 */
void UART_sendByte(const uint8 data)
{
    1e8e:	df 93       	push	r29
    1e90:	cf 93       	push	r28
    1e92:	0f 92       	push	r0
    1e94:	cd b7       	in	r28, 0x3d	; 61
    1e96:	de b7       	in	r29, 0x3e	; 62
    1e98:	89 83       	std	Y+1, r24	; 0x01
	/*
	 * UDRE flag is set when the Tx buffer (UDR) is empty and ready for
	 * transmitting a new byte so wait until this flag is set to one
	 */
	while(BIT_IS_CLEAR(UCSRA,UDRE)){}
    1e9a:	eb e2       	ldi	r30, 0x2B	; 43
    1e9c:	f0 e0       	ldi	r31, 0x00	; 0
    1e9e:	80 81       	ld	r24, Z
    1ea0:	88 2f       	mov	r24, r24
    1ea2:	90 e0       	ldi	r25, 0x00	; 0
    1ea4:	80 72       	andi	r24, 0x20	; 32
    1ea6:	90 70       	andi	r25, 0x00	; 0
    1ea8:	00 97       	sbiw	r24, 0x00	; 0
    1eaa:	b9 f3       	breq	.-18     	; 0x1e9a <UART_sendByte+0xc>

	/*
	 * Put the required data in the UDR register and it also clear the UDRE flag as
	 * the UDR register is not empty now
	 */
	UDR = data;
    1eac:	ec e2       	ldi	r30, 0x2C	; 44
    1eae:	f0 e0       	ldi	r31, 0x00	; 0
    1eb0:	89 81       	ldd	r24, Y+1	; 0x01
    1eb2:	80 83       	st	Z, r24
	/************************* Another Method *************************
	UDR = data;
	while(BIT_IS_CLEAR(UCSRA,TXC)){} // Wait until the transmission is complete TXC = 1
	SET_BIT(UCSRA,TXC); // Clear the TXC flag
	*******************************************************************/
}
    1eb4:	0f 90       	pop	r0
    1eb6:	cf 91       	pop	r28
    1eb8:	df 91       	pop	r29
    1eba:	08 95       	ret

00001ebc <UART_recieveByte>:
/*
 * Description :
 * Functional responsible for receive byte from another UART device.
 */
uint8 UART_recieveByte(void)
{
    1ebc:	df 93       	push	r29
    1ebe:	cf 93       	push	r28
    1ec0:	cd b7       	in	r28, 0x3d	; 61
    1ec2:	de b7       	in	r29, 0x3e	; 62
	/* RXC flag is set when the UART receive data so wait until this flag is set to one */
	while(BIT_IS_CLEAR(UCSRA,RXC)){}
    1ec4:	eb e2       	ldi	r30, 0x2B	; 43
    1ec6:	f0 e0       	ldi	r31, 0x00	; 0
    1ec8:	80 81       	ld	r24, Z
    1eca:	88 23       	and	r24, r24
    1ecc:	dc f7       	brge	.-10     	; 0x1ec4 <UART_recieveByte+0x8>

	/*
	 * Read the received data from the Rx buffer (UDR)
	 * The RXC flag will be cleared after read the data
	 */
    return UDR;		
    1ece:	ec e2       	ldi	r30, 0x2C	; 44
    1ed0:	f0 e0       	ldi	r31, 0x00	; 0
    1ed2:	80 81       	ld	r24, Z
}
    1ed4:	cf 91       	pop	r28
    1ed6:	df 91       	pop	r29
    1ed8:	08 95       	ret

00001eda <UART_sendString>:
/*
 * Description :
 * Send the required string through UART to the other UART device.
 */
void UART_sendString(const uint8 *Str)
{
    1eda:	df 93       	push	r29
    1edc:	cf 93       	push	r28
    1ede:	00 d0       	rcall	.+0      	; 0x1ee0 <UART_sendString+0x6>
    1ee0:	0f 92       	push	r0
    1ee2:	cd b7       	in	r28, 0x3d	; 61
    1ee4:	de b7       	in	r29, 0x3e	; 62
    1ee6:	9b 83       	std	Y+3, r25	; 0x03
    1ee8:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    1eea:	19 82       	std	Y+1, r1	; 0x01
    1eec:	0e c0       	rjmp	.+28     	; 0x1f0a <UART_sendString+0x30>

	/* Send the whole string */
	while(Str[i] != '\0')
	{
		UART_sendByte(Str[i]);
    1eee:	89 81       	ldd	r24, Y+1	; 0x01
    1ef0:	28 2f       	mov	r18, r24
    1ef2:	30 e0       	ldi	r19, 0x00	; 0
    1ef4:	8a 81       	ldd	r24, Y+2	; 0x02
    1ef6:	9b 81       	ldd	r25, Y+3	; 0x03
    1ef8:	fc 01       	movw	r30, r24
    1efa:	e2 0f       	add	r30, r18
    1efc:	f3 1f       	adc	r31, r19
    1efe:	80 81       	ld	r24, Z
    1f00:	0e 94 47 0f 	call	0x1e8e	; 0x1e8e <UART_sendByte>
		i++;
    1f04:	89 81       	ldd	r24, Y+1	; 0x01
    1f06:	8f 5f       	subi	r24, 0xFF	; 255
    1f08:	89 83       	std	Y+1, r24	; 0x01
void UART_sendString(const uint8 *Str)
{
	uint8 i = 0;

	/* Send the whole string */
	while(Str[i] != '\0')
    1f0a:	89 81       	ldd	r24, Y+1	; 0x01
    1f0c:	28 2f       	mov	r18, r24
    1f0e:	30 e0       	ldi	r19, 0x00	; 0
    1f10:	8a 81       	ldd	r24, Y+2	; 0x02
    1f12:	9b 81       	ldd	r25, Y+3	; 0x03
    1f14:	fc 01       	movw	r30, r24
    1f16:	e2 0f       	add	r30, r18
    1f18:	f3 1f       	adc	r31, r19
    1f1a:	80 81       	ld	r24, Z
    1f1c:	88 23       	and	r24, r24
    1f1e:	39 f7       	brne	.-50     	; 0x1eee <UART_sendString+0x14>
	{
		UART_sendByte(*Str);
		Str++;
	}		
	*******************************************************************/
}
    1f20:	0f 90       	pop	r0
    1f22:	0f 90       	pop	r0
    1f24:	0f 90       	pop	r0
    1f26:	cf 91       	pop	r28
    1f28:	df 91       	pop	r29
    1f2a:	08 95       	ret

00001f2c <UART_receiveString>:
/*
 * Description :
 * Receive the required string until the '#' symbol through UART from the other UART device.
 */
void UART_receiveString(uint8 *Str)
{
    1f2c:	0f 93       	push	r16
    1f2e:	1f 93       	push	r17
    1f30:	df 93       	push	r29
    1f32:	cf 93       	push	r28
    1f34:	00 d0       	rcall	.+0      	; 0x1f36 <UART_receiveString+0xa>
    1f36:	0f 92       	push	r0
    1f38:	cd b7       	in	r28, 0x3d	; 61
    1f3a:	de b7       	in	r29, 0x3e	; 62
    1f3c:	9b 83       	std	Y+3, r25	; 0x03
    1f3e:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    1f40:	19 82       	std	Y+1, r1	; 0x01

	/* Receive the first byte */
	Str[i] = UART_recieveByte();
    1f42:	89 81       	ldd	r24, Y+1	; 0x01
    1f44:	28 2f       	mov	r18, r24
    1f46:	30 e0       	ldi	r19, 0x00	; 0
    1f48:	8a 81       	ldd	r24, Y+2	; 0x02
    1f4a:	9b 81       	ldd	r25, Y+3	; 0x03
    1f4c:	8c 01       	movw	r16, r24
    1f4e:	02 0f       	add	r16, r18
    1f50:	13 1f       	adc	r17, r19
    1f52:	0e 94 5e 0f 	call	0x1ebc	; 0x1ebc <UART_recieveByte>
    1f56:	f8 01       	movw	r30, r16
    1f58:	80 83       	st	Z, r24
    1f5a:	0f c0       	rjmp	.+30     	; 0x1f7a <UART_receiveString+0x4e>

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
	{
		i++;
    1f5c:	89 81       	ldd	r24, Y+1	; 0x01
    1f5e:	8f 5f       	subi	r24, 0xFF	; 255
    1f60:	89 83       	std	Y+1, r24	; 0x01
		Str[i] = UART_recieveByte();
    1f62:	89 81       	ldd	r24, Y+1	; 0x01
    1f64:	28 2f       	mov	r18, r24
    1f66:	30 e0       	ldi	r19, 0x00	; 0
    1f68:	8a 81       	ldd	r24, Y+2	; 0x02
    1f6a:	9b 81       	ldd	r25, Y+3	; 0x03
    1f6c:	8c 01       	movw	r16, r24
    1f6e:	02 0f       	add	r16, r18
    1f70:	13 1f       	adc	r17, r19
    1f72:	0e 94 5e 0f 	call	0x1ebc	; 0x1ebc <UART_recieveByte>
    1f76:	f8 01       	movw	r30, r16
    1f78:	80 83       	st	Z, r24

	/* Receive the first byte */
	Str[i] = UART_recieveByte();

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
    1f7a:	89 81       	ldd	r24, Y+1	; 0x01
    1f7c:	28 2f       	mov	r18, r24
    1f7e:	30 e0       	ldi	r19, 0x00	; 0
    1f80:	8a 81       	ldd	r24, Y+2	; 0x02
    1f82:	9b 81       	ldd	r25, Y+3	; 0x03
    1f84:	fc 01       	movw	r30, r24
    1f86:	e2 0f       	add	r30, r18
    1f88:	f3 1f       	adc	r31, r19
    1f8a:	80 81       	ld	r24, Z
    1f8c:	83 32       	cpi	r24, 0x23	; 35
    1f8e:	31 f7       	brne	.-52     	; 0x1f5c <UART_receiveString+0x30>
		i++;
		Str[i] = UART_recieveByte();
	}

	/* After receiving the whole string plus the '#', replace the '#' with '\0' */
	Str[i] = '\0';
    1f90:	89 81       	ldd	r24, Y+1	; 0x01
    1f92:	28 2f       	mov	r18, r24
    1f94:	30 e0       	ldi	r19, 0x00	; 0
    1f96:	8a 81       	ldd	r24, Y+2	; 0x02
    1f98:	9b 81       	ldd	r25, Y+3	; 0x03
    1f9a:	fc 01       	movw	r30, r24
    1f9c:	e2 0f       	add	r30, r18
    1f9e:	f3 1f       	adc	r31, r19
    1fa0:	10 82       	st	Z, r1
}
    1fa2:	0f 90       	pop	r0
    1fa4:	0f 90       	pop	r0
    1fa6:	0f 90       	pop	r0
    1fa8:	cf 91       	pop	r28
    1faa:	df 91       	pop	r29
    1fac:	1f 91       	pop	r17
    1fae:	0f 91       	pop	r16
    1fb0:	08 95       	ret

00001fb2 <__udivmodhi4>:
    1fb2:	aa 1b       	sub	r26, r26
    1fb4:	bb 1b       	sub	r27, r27
    1fb6:	51 e1       	ldi	r21, 0x11	; 17
    1fb8:	07 c0       	rjmp	.+14     	; 0x1fc8 <__udivmodhi4_ep>

00001fba <__udivmodhi4_loop>:
    1fba:	aa 1f       	adc	r26, r26
    1fbc:	bb 1f       	adc	r27, r27
    1fbe:	a6 17       	cp	r26, r22
    1fc0:	b7 07       	cpc	r27, r23
    1fc2:	10 f0       	brcs	.+4      	; 0x1fc8 <__udivmodhi4_ep>
    1fc4:	a6 1b       	sub	r26, r22
    1fc6:	b7 0b       	sbc	r27, r23

00001fc8 <__udivmodhi4_ep>:
    1fc8:	88 1f       	adc	r24, r24
    1fca:	99 1f       	adc	r25, r25
    1fcc:	5a 95       	dec	r21
    1fce:	a9 f7       	brne	.-22     	; 0x1fba <__udivmodhi4_loop>
    1fd0:	80 95       	com	r24
    1fd2:	90 95       	com	r25
    1fd4:	bc 01       	movw	r22, r24
    1fd6:	cd 01       	movw	r24, r26
    1fd8:	08 95       	ret

00001fda <__udivmodsi4>:
    1fda:	a1 e2       	ldi	r26, 0x21	; 33
    1fdc:	1a 2e       	mov	r1, r26
    1fde:	aa 1b       	sub	r26, r26
    1fe0:	bb 1b       	sub	r27, r27
    1fe2:	fd 01       	movw	r30, r26
    1fe4:	0d c0       	rjmp	.+26     	; 0x2000 <__udivmodsi4_ep>

00001fe6 <__udivmodsi4_loop>:
    1fe6:	aa 1f       	adc	r26, r26
    1fe8:	bb 1f       	adc	r27, r27
    1fea:	ee 1f       	adc	r30, r30
    1fec:	ff 1f       	adc	r31, r31
    1fee:	a2 17       	cp	r26, r18
    1ff0:	b3 07       	cpc	r27, r19
    1ff2:	e4 07       	cpc	r30, r20
    1ff4:	f5 07       	cpc	r31, r21
    1ff6:	20 f0       	brcs	.+8      	; 0x2000 <__udivmodsi4_ep>
    1ff8:	a2 1b       	sub	r26, r18
    1ffa:	b3 0b       	sbc	r27, r19
    1ffc:	e4 0b       	sbc	r30, r20
    1ffe:	f5 0b       	sbc	r31, r21

00002000 <__udivmodsi4_ep>:
    2000:	66 1f       	adc	r22, r22
    2002:	77 1f       	adc	r23, r23
    2004:	88 1f       	adc	r24, r24
    2006:	99 1f       	adc	r25, r25
    2008:	1a 94       	dec	r1
    200a:	69 f7       	brne	.-38     	; 0x1fe6 <__udivmodsi4_loop>
    200c:	60 95       	com	r22
    200e:	70 95       	com	r23
    2010:	80 95       	com	r24
    2012:	90 95       	com	r25
    2014:	9b 01       	movw	r18, r22
    2016:	ac 01       	movw	r20, r24
    2018:	bd 01       	movw	r22, r26
    201a:	cf 01       	movw	r24, r30
    201c:	08 95       	ret

0000201e <__prologue_saves__>:
    201e:	2f 92       	push	r2
    2020:	3f 92       	push	r3
    2022:	4f 92       	push	r4
    2024:	5f 92       	push	r5
    2026:	6f 92       	push	r6
    2028:	7f 92       	push	r7
    202a:	8f 92       	push	r8
    202c:	9f 92       	push	r9
    202e:	af 92       	push	r10
    2030:	bf 92       	push	r11
    2032:	cf 92       	push	r12
    2034:	df 92       	push	r13
    2036:	ef 92       	push	r14
    2038:	ff 92       	push	r15
    203a:	0f 93       	push	r16
    203c:	1f 93       	push	r17
    203e:	cf 93       	push	r28
    2040:	df 93       	push	r29
    2042:	cd b7       	in	r28, 0x3d	; 61
    2044:	de b7       	in	r29, 0x3e	; 62
    2046:	ca 1b       	sub	r28, r26
    2048:	db 0b       	sbc	r29, r27
    204a:	0f b6       	in	r0, 0x3f	; 63
    204c:	f8 94       	cli
    204e:	de bf       	out	0x3e, r29	; 62
    2050:	0f be       	out	0x3f, r0	; 63
    2052:	cd bf       	out	0x3d, r28	; 61
    2054:	09 94       	ijmp

00002056 <__epilogue_restores__>:
    2056:	2a 88       	ldd	r2, Y+18	; 0x12
    2058:	39 88       	ldd	r3, Y+17	; 0x11
    205a:	48 88       	ldd	r4, Y+16	; 0x10
    205c:	5f 84       	ldd	r5, Y+15	; 0x0f
    205e:	6e 84       	ldd	r6, Y+14	; 0x0e
    2060:	7d 84       	ldd	r7, Y+13	; 0x0d
    2062:	8c 84       	ldd	r8, Y+12	; 0x0c
    2064:	9b 84       	ldd	r9, Y+11	; 0x0b
    2066:	aa 84       	ldd	r10, Y+10	; 0x0a
    2068:	b9 84       	ldd	r11, Y+9	; 0x09
    206a:	c8 84       	ldd	r12, Y+8	; 0x08
    206c:	df 80       	ldd	r13, Y+7	; 0x07
    206e:	ee 80       	ldd	r14, Y+6	; 0x06
    2070:	fd 80       	ldd	r15, Y+5	; 0x05
    2072:	0c 81       	ldd	r16, Y+4	; 0x04
    2074:	1b 81       	ldd	r17, Y+3	; 0x03
    2076:	aa 81       	ldd	r26, Y+2	; 0x02
    2078:	b9 81       	ldd	r27, Y+1	; 0x01
    207a:	ce 0f       	add	r28, r30
    207c:	d1 1d       	adc	r29, r1
    207e:	0f b6       	in	r0, 0x3f	; 63
    2080:	f8 94       	cli
    2082:	de bf       	out	0x3e, r29	; 62
    2084:	0f be       	out	0x3f, r0	; 63
    2086:	cd bf       	out	0x3d, r28	; 61
    2088:	ed 01       	movw	r28, r26
    208a:	08 95       	ret

0000208c <_exit>:
    208c:	f8 94       	cli

0000208e <__stop_program>:
    208e:	ff cf       	rjmp	.-2      	; 0x208e <__stop_program>
