// Seed: 3372673570
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_5 = "";
  wire id_6, id_7, id_8;
endmodule
module module_1 #(
    parameter id_1 = 32'd79,
    parameter id_8 = 32'd88
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8
);
  input wire _id_8;
  output wire id_7;
  output wire id_6;
  inout reg id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire _id_1;
  wire id_9;
  wire [~  id_8  ~^  1 : -1] id_10;
  initial begin : LABEL_0
    id_5 <= "" == id_2;
    begin : LABEL_1
      disable id_11;
      if (-1) begin : LABEL_2
        deassign id_11;
      end
    end
  end
  wire id_12;
  always @*
    if (1) #1;
    else
      assign  {  id_2  [  1  :  1  ]  ,  id_1  ,  id_2  ,  id_3  ,  id_2  ,  id_1  [  1 'd0 ]  ,  1  ,  id_9  ^  1  ==  id_3  ,  id_5  [  id_1  [ "" ]  ]  ,  1  ,  1  }  =  id_10  ;
  wire id_13;
  always @(1 or -1) begin : LABEL_3
    id_10 += 1 == 1 + -1;
  end
  wire id_14;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_12,
      id_9
  );
endmodule
