<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p92" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_92{left:96px;bottom:48px;letter-spacing:0.08px;}
#t2_92{left:590px;bottom:48px;letter-spacing:-0.13px;word-spacing:0.11px;}
#t3_92{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.15px;}
#t4_92{left:576px;bottom:1116px;letter-spacing:-0.18px;word-spacing:2.8px;}
#t5_92{left:96px;bottom:1038px;letter-spacing:0.21px;word-spacing:-0.59px;}
#t6_92{left:152px;bottom:1038px;}
#t7_92{left:165px;bottom:1038px;letter-spacing:0.12px;word-spacing:-0.43px;}
#t8_92{left:793px;bottom:1038px;}
#t9_92{left:96px;bottom:1017px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ta_92{left:96px;bottom:982px;letter-spacing:0.11px;word-spacing:-0.41px;}
#tb_92{left:96px;bottom:960px;letter-spacing:0.1px;word-spacing:-0.43px;}
#tc_92{left:96px;bottom:939px;letter-spacing:0.12px;word-spacing:-0.42px;}
#td_92{left:96px;bottom:918px;letter-spacing:0.17px;word-spacing:-0.59px;}
#te_92{left:96px;bottom:882px;letter-spacing:0.12px;word-spacing:-0.46px;}
#tf_92{left:96px;bottom:861px;letter-spacing:0.09px;word-spacing:-0.35px;}
#tg_92{left:96px;bottom:840px;letter-spacing:0.13px;word-spacing:-0.51px;}
#th_92{left:96px;bottom:818px;letter-spacing:0.12px;word-spacing:-0.43px;}
#ti_92{left:96px;bottom:797px;letter-spacing:0.12px;word-spacing:-1.1px;}
#tj_92{left:96px;bottom:775px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tk_92{left:96px;bottom:754px;letter-spacing:0.12px;word-spacing:-0.47px;}
#tl_92{left:96px;bottom:733px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tm_92{left:96px;bottom:698px;letter-spacing:0.12px;word-spacing:-0.41px;}
#tn_92{left:96px;bottom:676px;letter-spacing:0.13px;word-spacing:-0.52px;}
#to_92{left:96px;bottom:655px;letter-spacing:0.11px;word-spacing:-0.47px;}
#tp_92{left:96px;bottom:633px;letter-spacing:0.11px;word-spacing:-0.44px;}
#tq_92{left:96px;bottom:598px;letter-spacing:0.21px;word-spacing:-0.59px;}
#tr_92{left:152px;bottom:598px;}
#ts_92{left:165px;bottom:598px;letter-spacing:0.12px;word-spacing:-0.54px;}
#tt_92{left:317px;bottom:598px;letter-spacing:0.12px;word-spacing:-0.54px;}
#tu_92{left:404px;bottom:598px;letter-spacing:0.11px;word-spacing:-0.47px;}
#tv_92{left:96px;bottom:577px;letter-spacing:0.12px;word-spacing:-0.48px;}
#tw_92{left:96px;bottom:555px;letter-spacing:0.11px;word-spacing:-0.38px;}
#tx_92{left:96px;bottom:520px;letter-spacing:0.12px;word-spacing:-0.45px;}
#ty_92{left:96px;bottom:499px;letter-spacing:0.12px;word-spacing:-0.42px;}
#tz_92{left:96px;bottom:477px;letter-spacing:0.13px;word-spacing:-0.49px;}
#t10_92{left:96px;bottom:456px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t11_92{left:96px;bottom:435px;letter-spacing:0.13px;word-spacing:-0.48px;}
#t12_92{left:96px;bottom:395px;letter-spacing:0.18px;}
#t13_92{left:147px;bottom:395px;letter-spacing:0.15px;word-spacing:0.05px;}
#t14_92{left:96px;bottom:360px;letter-spacing:0.12px;word-spacing:-0.43px;}
#t15_92{left:96px;bottom:338px;letter-spacing:0.13px;word-spacing:-0.48px;}
#t16_92{left:96px;bottom:317px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t17_92{left:96px;bottom:282px;letter-spacing:0.17px;word-spacing:-0.72px;}
#t18_92{left:96px;bottom:251px;}
#t19_92{left:124px;bottom:251px;letter-spacing:0.14px;word-spacing:-0.46px;}
#t1a_92{left:96px;bottom:224px;}
#t1b_92{left:124px;bottom:224px;letter-spacing:0.16px;word-spacing:-0.61px;}
#t1c_92{left:96px;bottom:189px;letter-spacing:0.14px;word-spacing:-0.74px;}
#t1d_92{left:96px;bottom:167px;letter-spacing:0.13px;word-spacing:-0.64px;}
#t1e_92{left:96px;bottom:146px;letter-spacing:0.13px;word-spacing:-0.56px;}
#t1f_92{left:96px;bottom:124px;letter-spacing:0.14px;word-spacing:-0.57px;}
#t1g_92{left:369px;bottom:26px;letter-spacing:-0.67px;word-spacing:1.1px;}

.s1_92{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_92{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s3_92{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s4_92{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s5_92{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s6_92{font-size:31px;font-family:sub_ArialNarrow_nr;color:#40AB54;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts92" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: sub_ArialNarrow_nr;
	src: url("fonts/sub_ArialNarrow_nr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg92Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg92" style="-webkit-user-select: none;"><object width="935" height="1210" data="92/92.svg" type="image/svg+xml" id="pdf92" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_92" class="t s1_92">56 </span><span id="t2_92" class="t s1_92">General-Purpose Programming </span>
<span id="t3_92" class="t s1_92">AMD64 Technology </span><span id="t4_92" class="t s1_92">24592—Rev. 3.23—October 2020 </span>
<span id="t5_92" class="t s2_92">The SH</span><span id="t6_92" class="t s3_92">x </span><span id="t7_92" class="t s2_92">instructions (including SHxD) perform shift operations on unsigned operands. The SA</span><span id="t8_92" class="t s3_92">x </span>
<span id="t9_92" class="t s2_92">instructions operate with signed operands. </span>
<span id="ta_92" class="t s2_92">SHL and SAL instructions effectively perform multiplication of an operand by a power of 2, in which </span>
<span id="tb_92" class="t s2_92">case they work as more-efficient alternatives to the MUL instruction. Similarly, SHR and SAR </span>
<span id="tc_92" class="t s2_92">instructions can be used to divide an operand (signed or unsigned, depending on the instruction used) </span>
<span id="td_92" class="t s2_92">by a power of 2. </span>
<span id="te_92" class="t s2_92">Although the SAR instruction divides the operand by a power of 2, the behavior is different from the </span>
<span id="tf_92" class="t s2_92">IDIV instruction. For example, shifting –11 (FFFFFFF5h) by two bits to the right (i.e. divide –11 by </span>
<span id="tg_92" class="t s2_92">4), gives a result of FFFFFFFDh, or –3, whereas the IDIV instruction for dividing –11 by 4 gives a </span>
<span id="th_92" class="t s2_92">result of –2. This is because the IDIV instruction rounds off the quotient to zero, whereas the SAR </span>
<span id="ti_92" class="t s2_92">instruction rounds off the remainder to zero for positive dividends, and to negative infinity for negative </span>
<span id="tj_92" class="t s2_92">dividends. This means that, for positive operands, SAR behaves like the corresponding IDIV </span>
<span id="tk_92" class="t s2_92">instruction, and for negative operands, it gives the same result if and only if all the shifted-out bits are </span>
<span id="tl_92" class="t s2_92">zeroes, and otherwise the result is smaller by 1. </span>
<span id="tm_92" class="t s2_92">The SAR instruction treats the most-significant bit (msb) of an operand in a special way: the msb (the </span>
<span id="tn_92" class="t s2_92">sign bit) is not changed, but is copied to the next bit, preserving the sign of the result. The least- </span>
<span id="to_92" class="t s2_92">significant bit (lsb) is shifted out to the CF flag. In the SAL instruction, the msb is shifted out to CF </span>
<span id="tp_92" class="t s2_92">flag, and the lsb is cleared to 0. </span>
<span id="tq_92" class="t s2_92">The SH</span><span id="tr_92" class="t s3_92">x </span><span id="ts_92" class="t s2_92">instructions perform </span><span id="tt_92" class="t s3_92">logical shift</span><span id="tu_92" class="t s2_92">, i.e. without special treatment of the sign bit. SHL is the </span>
<span id="tv_92" class="t s2_92">same as SAL (in fact, their opcodes are the same). SHR copies 0 into the most-significant bit, and </span>
<span id="tw_92" class="t s2_92">shifts the least-significant bit to the CF flag. </span>
<span id="tx_92" class="t s2_92">The SHxD instructions perform a double shift. These instructions perform left and right shift of the </span>
<span id="ty_92" class="t s2_92">destination operand, taking the bits to copy into the most-significant bit (for the SHRD instruction) or </span>
<span id="tz_92" class="t s2_92">into the least-significant bit (for the SHLD instruction) from the source operand. These instructions </span>
<span id="t10_92" class="t s2_92">behave like SHx, but use bits from the source operand instead of zero bits to shift into the destination </span>
<span id="t11_92" class="t s2_92">operand. The source operand is not changed. </span>
<span id="t12_92" class="t s4_92">3.3.8 </span><span id="t13_92" class="t s4_92">Bit Manipulation </span>
<span id="t14_92" class="t s2_92">The bit manipulation instructions manipulate individual bits in a register for purposes such as </span>
<span id="t15_92" class="t s2_92">controlling low-level devices, correcting algorithms, and detecting errors. Following are descriptions </span>
<span id="t16_92" class="t s2_92">of supported bit manipulation instructions. </span>
<span id="t17_92" class="t s4_92">Extract Bit Field </span>
<span id="t18_92" class="t s5_92">• </span><span id="t19_92" class="t s2_92">BEXTR—Bit Field Extract (register form is a BMI instruction) </span>
<span id="t1a_92" class="t s5_92">• </span><span id="t1b_92" class="t s2_92">BEXTR—Bit Field Extract (immediate version is a TBM instruction) </span>
<span id="t1c_92" class="t s2_92">The BEXTR instruction (register form and immediate version) extracts a contiguous field of bits from </span>
<span id="t1d_92" class="t s2_92">the first source operand, as specified by the control field setting in the second source operand and puts </span>
<span id="t1e_92" class="t s2_92">the extracted field into the least significant bit positions of the destination. The remaining bits in the </span>
<span id="t1f_92" class="t s2_92">destination register are cleared to 0. </span>
<span id="t1g_92" class="t s6_92">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
