                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module SYS_TOP
SYS_TOP
##################### Define Working Library Directory ######################
define_design_lib work -path ./work
1
############################# Formality Setup File ##########################
set_svf $top_module.svf
1
################## Design Compiler Library Files #setup ######################
puts "###########################################"
###########################################
puts "#      #setting Design Libraries          #"
#      #setting Design Libraries          #
puts "###########################################"
###########################################
#Add the path of the libraries and RTL files to the search_path variable
lappend search_path /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys
lappend search_path /home/IC/Projects/System/RTL/ALU
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System/RTL/ALU
lappend search_path /home/IC/Projects/System/RTL/Clock_Divider
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System/RTL/ALU /home/IC/Projects/System/RTL/Clock_Divider
lappend search_path /home/IC/Projects/System/RTL/Clock_Gating
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System/RTL/ALU /home/IC/Projects/System/RTL/Clock_Divider /home/IC/Projects/System/RTL/Clock_Gating
lappend search_path /home/IC/Projects/System/RTL/DATA_SYNC
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System/RTL/ALU /home/IC/Projects/System/RTL/Clock_Divider /home/IC/Projects/System/RTL/Clock_Gating /home/IC/Projects/System/RTL/DATA_SYNC
lappend search_path /home/IC/Projects/System/RTL/BIT_SYNC
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System/RTL/ALU /home/IC/Projects/System/RTL/Clock_Divider /home/IC/Projects/System/RTL/Clock_Gating /home/IC/Projects/System/RTL/DATA_SYNC /home/IC/Projects/System/RTL/BIT_SYNC
lappend search_path /home/IC/Projects/System/RTL/RegFile
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System/RTL/ALU /home/IC/Projects/System/RTL/Clock_Divider /home/IC/Projects/System/RTL/Clock_Gating /home/IC/Projects/System/RTL/DATA_SYNC /home/IC/Projects/System/RTL/BIT_SYNC /home/IC/Projects/System/RTL/RegFile
lappend search_path /home/IC/Projects/System/RTL/RST_SYNC
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System/RTL/ALU /home/IC/Projects/System/RTL/Clock_Divider /home/IC/Projects/System/RTL/Clock_Gating /home/IC/Projects/System/RTL/DATA_SYNC /home/IC/Projects/System/RTL/BIT_SYNC /home/IC/Projects/System/RTL/RegFile /home/IC/Projects/System/RTL/RST_SYNC
lappend search_path /home/IC/Projects/System/RTL/SYS_CTRL
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System/RTL/ALU /home/IC/Projects/System/RTL/Clock_Divider /home/IC/Projects/System/RTL/Clock_Gating /home/IC/Projects/System/RTL/DATA_SYNC /home/IC/Projects/System/RTL/BIT_SYNC /home/IC/Projects/System/RTL/RegFile /home/IC/Projects/System/RTL/RST_SYNC /home/IC/Projects/System/RTL/SYS_CTRL
lappend search_path /home/IC/Projects/System/RTL/UART/UART_RX
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System/RTL/ALU /home/IC/Projects/System/RTL/Clock_Divider /home/IC/Projects/System/RTL/Clock_Gating /home/IC/Projects/System/RTL/DATA_SYNC /home/IC/Projects/System/RTL/BIT_SYNC /home/IC/Projects/System/RTL/RegFile /home/IC/Projects/System/RTL/RST_SYNC /home/IC/Projects/System/RTL/SYS_CTRL /home/IC/Projects/System/RTL/UART/UART_RX
lappend search_path /home/IC/Projects/System/RTL/UART/UART_TX
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System/RTL/ALU /home/IC/Projects/System/RTL/Clock_Divider /home/IC/Projects/System/RTL/Clock_Gating /home/IC/Projects/System/RTL/DATA_SYNC /home/IC/Projects/System/RTL/BIT_SYNC /home/IC/Projects/System/RTL/RegFile /home/IC/Projects/System/RTL/RST_SYNC /home/IC/Projects/System/RTL/SYS_CTRL /home/IC/Projects/System/RTL/UART/UART_RX /home/IC/Projects/System/RTL/UART/UART_TX
lappend search_path /home/IC/Projects/System/RTL/UART/UART_TOP
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System/RTL/ALU /home/IC/Projects/System/RTL/Clock_Divider /home/IC/Projects/System/RTL/Clock_Gating /home/IC/Projects/System/RTL/DATA_SYNC /home/IC/Projects/System/RTL/BIT_SYNC /home/IC/Projects/System/RTL/RegFile /home/IC/Projects/System/RTL/RST_SYNC /home/IC/Projects/System/RTL/SYS_CTRL /home/IC/Projects/System/RTL/UART/UART_RX /home/IC/Projects/System/RTL/UART/UART_TX /home/IC/Projects/System/RTL/UART/UART_TOP
lappend search_path /home/IC/Projects/System/RTL/Top
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System/RTL/ALU /home/IC/Projects/System/RTL/Clock_Divider /home/IC/Projects/System/RTL/Clock_Gating /home/IC/Projects/System/RTL/DATA_SYNC /home/IC/Projects/System/RTL/BIT_SYNC /home/IC/Projects/System/RTL/RegFile /home/IC/Projects/System/RTL/RST_SYNC /home/IC/Projects/System/RTL/SYS_CTRL /home/IC/Projects/System/RTL/UART/UART_RX /home/IC/Projects/System/RTL/UART/UART_TX /home/IC/Projects/System/RTL/UART/UART_TOP /home/IC/Projects/System/RTL/Top
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
######################## Reading RTL Files #################################
puts "###########################################"
###########################################
puts "#             Reading RTL Files           #"
#             Reading RTL Files           #
puts "###########################################"
###########################################
set file_format verilog
verilog
read_file -format $file_format ALU.v
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Loading verilog file '/home/IC/Projects/System/RTL/ALU/ALU.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/ALU/ALU.v

Statistics for case statements in always block at line 34 in file
	'/home/IC/Projects/System/RTL/ALU/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            41            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ALU line 20 in file
		'/home/IC/Projects/System/RTL/ALU/ALU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ALU_OUT_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|    OUT_VALID_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/ALU/ALU.db:ALU'
Loaded 1 design.
Current design is 'ALU'.
ALU
read_file -format $file_format ClkDiv.v
Loading verilog file '/home/IC/Projects/System/RTL/Clock_Divider/ClkDiv.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/Clock_Divider/ClkDiv.v

Inferred memory devices in process
	in routine ClkDiv line 27 in file
		'/home/IC/Projects/System/RTL/Clock_Divider/ClkDiv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  odd_edge_tog_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     div_clk_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      count_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/Clock_Divider/ClkDiv.db:ClkDiv'
Loaded 1 design.
Current design is 'ClkDiv'.
ClkDiv
read_file -format $file_format CLK_GATE.v
Loading verilog file '/home/IC/Projects/System/RTL/Clock_Gating/CLK_GATE.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/IC/Projects/System/RTL/Clock_Gating/CLK_GATE.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/home/IC/Projects/System/RTL/Clock_Gating/CLK_GATE.db:CLK_GATE'
Loaded 1 design.
Current design is 'CLK_GATE'.
CLK_GATE
read_file -format $file_format BIT_SYNC.v
Loading verilog file '/home/IC/Projects/System/RTL/BIT_SYNC/BIT_SYNC.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/BIT_SYNC/BIT_SYNC.v

Inferred memory devices in process
	in routine BIT_SYNC line 20 in file
		'/home/IC/Projects/System/RTL/BIT_SYNC/BIT_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    meta_flop_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    sync_flop_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/BIT_SYNC/BIT_SYNC.db:BIT_SYNC'
Loaded 1 design.
Current design is 'BIT_SYNC'.
BIT_SYNC
read_file -format $file_format DATA_SYNC.v
Loading verilog file '/home/IC/Projects/System/RTL/DATA_SYNC/DATA_SYNC.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/DATA_SYNC/DATA_SYNC.v

Inferred memory devices in process
	in routine DATA_SYNC line 29 in file
		'/home/IC/Projects/System/RTL/DATA_SYNC/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    meta_flop_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    sync_flop_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC line 46 in file
		'/home/IC/Projects/System/RTL/DATA_SYNC/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   enable_flop_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC line 69 in file
		'/home/IC/Projects/System/RTL/DATA_SYNC/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_bus_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC line 83 in file
		'/home/IC/Projects/System/RTL/DATA_SYNC/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| enable_pulse_d_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/DATA_SYNC/DATA_SYNC.db:DATA_SYNC'
Loaded 1 design.
Current design is 'DATA_SYNC'.
DATA_SYNC
read_file -format $file_format RegFile.v
Loading verilog file '/home/IC/Projects/System/RTL/RegFile/RegFile.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/RegFile/RegFile.v

Inferred memory devices in process
	in routine RegFile line 24 in file
		'/home/IC/Projects/System/RTL/RegFile/RegFile.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     regArr_reg      | Flip-flop |  125  |  Y  | N  | Y  | N  | N  | N  | N  |
|     regArr_reg      | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
|   RdData_VLD_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     RdData_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|    RegFile/46    |   16   |    8    |      4       | N  |
===========================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/RegFile/RegFile.db:RegFile'
Loaded 1 design.
Current design is 'RegFile'.
RegFile
read_file -format $file_format RST_SYNC.v
Loading verilog file '/home/IC/Projects/System/RTL/RST_SYNC/RST_SYNC.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/RST_SYNC/RST_SYNC.v

Inferred memory devices in process
	in routine RST_SYNC line 17 in file
		'/home/IC/Projects/System/RTL/RST_SYNC/RST_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_flop_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    meta_flop_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/RST_SYNC/RST_SYNC.db:RST_SYNC'
Loaded 1 design.
Current design is 'RST_SYNC'.
RST_SYNC
read_file -format $file_format CTRL_RX.v
Loading verilog file '/home/IC/Projects/System/RTL/SYS_CTRL/CTRL_RX.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/SYS_CTRL/CTRL_RX.v

Statistics for case statements in always block at line 72 in file
	'/home/IC/Projects/System/RTL/SYS_CTRL/CTRL_RX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            74            |    auto/auto     |
|            78            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 188 in file
	'/home/IC/Projects/System/RTL/SYS_CTRL/CTRL_RX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           203            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine CTRL_RX line 58 in file
		'/home/IC/Projects/System/RTL/SYS_CTRL/CTRL_RX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CTRL_RX line 330 in file
		'/home/IC/Projects/System/RTL/SYS_CTRL/CTRL_RX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   RF_ADDR_REG_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CTRL_RX line 346 in file
		'/home/IC/Projects/System/RTL/SYS_CTRL/CTRL_RX.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| UART_SEND_RF_DATA_reg | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine CTRL_RX line 362 in file
		'/home/IC/Projects/System/RTL/SYS_CTRL/CTRL_RX.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| UART_SEND_ALU_DATA_reg | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/SYS_CTRL/CTRL_RX.db:CTRL_RX'
Loaded 1 design.
Current design is 'CTRL_RX'.
CTRL_RX
read_file -format $file_format CTRL_TX.v
Loading verilog file '/home/IC/Projects/System/RTL/SYS_CTRL/CTRL_TX.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/SYS_CTRL/CTRL_TX.v

Statistics for case statements in always block at line 42 in file
	'/home/IC/Projects/System/RTL/SYS_CTRL/CTRL_TX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            45            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 87 in file
	'/home/IC/Projects/System/RTL/SYS_CTRL/CTRL_TX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            91            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine CTRL_TX line 28 in file
		'/home/IC/Projects/System/RTL/SYS_CTRL/CTRL_TX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/SYS_CTRL/CTRL_TX.db:CTRL_TX'
Loaded 1 design.
Current design is 'CTRL_TX'.
CTRL_TX
read_file -format $file_format SYS_CTRL.v
Loading verilog file '/home/IC/Projects/System/RTL/SYS_CTRL/SYS_CTRL.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/SYS_CTRL/SYS_CTRL.v
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/SYS_CTRL/SYS_CTRL.db:SYS_CTRL'
Loaded 1 design.
Current design is 'SYS_CTRL'.
SYS_CTRL
read_file -format $file_format data_sampling.v
Loading verilog file '/home/IC/Projects/System/RTL/UART/UART_RX/data_sampling.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/UART/UART_RX/data_sampling.v

Statistics for case statements in always block at line 57 in file
	'/home/IC/Projects/System/RTL/UART/UART_RX/data_sampling.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            67            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine data_sampling line 25 in file
		'/home/IC/Projects/System/RTL/UART/UART_RX/data_sampling.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Samples_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine data_sampling line 57 in file
		'/home/IC/Projects/System/RTL/UART/UART_RX/data_sampling.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   sampled_bit_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/UART/UART_RX/data_sampling.db:data_sampling'
Loaded 1 design.
Current design is 'data_sampling'.
data_sampling
read_file -format $file_format deserializer.v
Loading verilog file '/home/IC/Projects/System/RTL/UART/UART_RX/deserializer.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/UART/UART_RX/deserializer.v

Inferred memory devices in process
	in routine deserializer line 15 in file
		'/home/IC/Projects/System/RTL/UART/UART_RX/deserializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     P_DATA_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/UART/UART_RX/deserializer.db:deserializer'
Loaded 1 design.
Current design is 'deserializer'.
deserializer
read_file -format $file_format edge_bit_counter.v
Loading verilog file '/home/IC/Projects/System/RTL/UART/UART_RX/edge_bit_counter.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/UART/UART_RX/edge_bit_counter.v

Inferred memory devices in process
	in routine edge_bit_counter line 16 in file
		'/home/IC/Projects/System/RTL/UART/UART_RX/edge_bit_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   edge_count_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine edge_bit_counter line 43 in file
		'/home/IC/Projects/System/RTL/UART/UART_RX/edge_bit_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    bit_count_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/UART/UART_RX/edge_bit_counter.db:edge_bit_counter'
Loaded 1 design.
Current design is 'edge_bit_counter'.
edge_bit_counter
read_file -format $file_format par_chk.v
Loading verilog file '/home/IC/Projects/System/RTL/UART/UART_RX/par_chk.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/UART/UART_RX/par_chk.v

Statistics for case statements in always block at line 18 in file
	'/home/IC/Projects/System/RTL/UART/UART_RX/par_chk.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            20            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine par_chk line 32 in file
		'/home/IC/Projects/System/RTL/UART/UART_RX/par_chk.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     par_err_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/UART/UART_RX/par_chk.db:par_chk'
Loaded 1 design.
Current design is 'par_chk'.
par_chk
read_file -format $file_format stp_chk.v
Loading verilog file '/home/IC/Projects/System/RTL/UART/UART_RX/stp_chk.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/UART/UART_RX/stp_chk.v

Inferred memory devices in process
	in routine stp_chk line 13 in file
		'/home/IC/Projects/System/RTL/UART/UART_RX/stp_chk.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     stp_err_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/UART/UART_RX/stp_chk.db:stp_chk'
Loaded 1 design.
Current design is 'stp_chk'.
stp_chk
read_file -format $file_format strt_chk.v
Loading verilog file '/home/IC/Projects/System/RTL/UART/UART_RX/strt_chk.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/UART/UART_RX/strt_chk.v

Inferred memory devices in process
	in routine strt_chk line 13 in file
		'/home/IC/Projects/System/RTL/UART/UART_RX/strt_chk.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   strt_glitch_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/UART/UART_RX/strt_chk.db:strt_chk'
Loaded 1 design.
Current design is 'strt_chk'.
strt_chk
read_file -format $file_format UART_RX.v
Loading verilog file '/home/IC/Projects/System/RTL/UART/UART_RX/UART_RX.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/UART/UART_RX/UART_RX.v
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/UART/UART_RX/UART_RX.db:UART_RX'
Loaded 1 design.
Current design is 'UART_RX'.
UART_RX
read_file -format $file_format uart_rx_fsm.v
Loading verilog file '/home/IC/Projects/System/RTL/UART/UART_RX/uart_rx_fsm.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/UART/UART_RX/uart_rx_fsm.v

Statistics for case statements in always block at line 50 in file
	'/home/IC/Projects/System/RTL/UART/UART_RX/uart_rx_fsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            52            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 137 in file
	'/home/IC/Projects/System/RTL/UART/UART_RX/uart_rx_fsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           146            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine uart_rx_fsm line 36 in file
		'/home/IC/Projects/System/RTL/UART/UART_RX/uart_rx_fsm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/UART/UART_RX/uart_rx_fsm.db:uart_rx_fsm'
Loaded 1 design.
Current design is 'uart_rx_fsm'.
uart_rx_fsm
read_file -format $file_format mux.v
Loading verilog file '/home/IC/Projects/System/RTL/UART/UART_TX/mux.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/UART/UART_TX/mux.v

Statistics for case statements in always block at line 17 in file
	'/home/IC/Projects/System/RTL/UART/UART_TX/mux.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            19            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine mux line 37 in file
		'/home/IC/Projects/System/RTL/UART/UART_TX/mux.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       OUT_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/UART/UART_TX/mux.db:mux'
Loaded 1 design.
Current design is 'mux'.
mux
read_file -format $file_format parity_calc.v
Loading verilog file '/home/IC/Projects/System/RTL/UART/UART_TX/parity_calc.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/UART/UART_TX/parity_calc.v

Statistics for case statements in always block at line 29 in file
	'/home/IC/Projects/System/RTL/UART/UART_TX/parity_calc.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            39            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine parity_calc line 16 in file
		'/home/IC/Projects/System/RTL/UART/UART_TX/parity_calc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     DATA_V_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine parity_calc line 29 in file
		'/home/IC/Projects/System/RTL/UART/UART_TX/parity_calc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     parity_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/UART/UART_TX/parity_calc.db:parity_calc'
Loaded 1 design.
Current design is 'parity_calc'.
parity_calc
read_file -format $file_format Serializer.v
Loading verilog file '/home/IC/Projects/System/RTL/UART/UART_TX/Serializer.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/UART/UART_TX/Serializer.v

Inferred memory devices in process
	in routine Serializer line 19 in file
		'/home/IC/Projects/System/RTL/UART/UART_TX/Serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     DATA_V_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Serializer line 37 in file
		'/home/IC/Projects/System/RTL/UART/UART_TX/Serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ser_count_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/UART/UART_TX/Serializer.db:Serializer'
Loaded 1 design.
Current design is 'Serializer'.
Serializer
read_file -format $file_format UART_TX.v
Loading verilog file '/home/IC/Projects/System/RTL/UART/UART_TX/UART_TX.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/IC/Projects/System/RTL/UART/UART_TX/UART_TX.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/home/IC/Projects/System/RTL/UART/UART_TX/UART_TX.db:UART_TX'
Loaded 1 design.
Current design is 'UART_TX'.
UART_TX
read_file -format $file_format uart_tx_fsm.v
Loading verilog file '/home/IC/Projects/System/RTL/UART/UART_TX/uart_tx_fsm.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/UART/UART_TX/uart_tx_fsm.v

Statistics for case statements in always block at line 42 in file
	'/home/IC/Projects/System/RTL/UART/UART_TX/uart_tx_fsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            44            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 79 in file
	'/home/IC/Projects/System/RTL/UART/UART_TX/uart_tx_fsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            84            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine uart_tx_fsm line 28 in file
		'/home/IC/Projects/System/RTL/UART/UART_TX/uart_tx_fsm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine uart_tx_fsm line 123 in file
		'/home/IC/Projects/System/RTL/UART/UART_TX/uart_tx_fsm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      busy_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/UART/UART_TX/uart_tx_fsm.db:uart_tx_fsm'
Loaded 1 design.
Current design is 'uart_tx_fsm'.
uart_tx_fsm
read_file -format $file_format UART.v
Loading verilog file '/home/IC/Projects/System/RTL/UART/UART_TOP/UART.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/UART/UART_TOP/UART.v
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/UART/UART_TOP/UART.db:UART'
Loaded 1 design.
Current design is 'UART'.
UART
read_file -format $file_format SYS_TOP.v
Loading verilog file '/home/IC/Projects/System/RTL/Top/SYS_TOP.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/Top/SYS_TOP.v
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/Top/SYS_TOP.db:SYS_TOP'
Loaded 1 design.
Current design is 'SYS_TOP'.
SYS_TOP
###################### Defining toplevel ###################################
current_design $top_module
Current design is 'SYS_TOP'.
{SYS_TOP}
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Liniking All The Design Parts ########"
######## Liniking All The Design Parts ########
puts "###############################################"
###############################################
link 

  Linking design 'SYS_TOP'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (25 designs)              /home/IC/Projects/System/RTL/Top/SYS_TOP.db, etc
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

1
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Sun Aug 21 01:04:51 2022
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      2
    Unconnected ports (LINT-28)                                     1
    Constant outputs (LINT-52)                                      1

Cells                                                              14
    Cells do not drive (LINT-1)                                    12
    Connected to power or ground (LINT-32)                          2

Nets                                                                5
    Unloaded nets (LINT-2)                                          5
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv', cell 'C96' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C370' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C372' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'Serializer', cell 'C99' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C90' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C97' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'UART_Config[7]' driven by pin 'U0_RegFile/REG2[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'DIV_RATIO[4]' driven by pin 'U0_RegFile/REG3[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'DIV_RATIO[5]' driven by pin 'U0_RegFile/REG3[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'DIV_RATIO[6]' driven by pin 'U0_RegFile/REG3[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'DIV_RATIO[7]' driven by pin 'U0_RegFile/REG3[7]' has no loads. (LINT-2)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'UART_TX', a pin on submodule 'U0_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN_0' is connected to logic 0. 
Warning: In design 'UART_TX', a pin on submodule 'U0_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN_3' is connected to logic 1. 
Warning: In design 'CTRL_RX', output port 'CLKDIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
source -echo ./cons.tcl
####################################################################################
# Constraints
# ----------------------------------------------------------------------------
#
# 0. Design Compiler variables
#
# 1. Master Clock Definitions
#
# 2. Generated Clock Definitions
#
# 3. Clock Uncertainties
#
# 4. Clock Latencies 
#
# 5. Clock Relationships
#
# 6. set input/output delay on ports
#
# 7. Driving cells
#
# 8. Output load
####################################################################################
#########################################################
#### Section 0 : DC Variables ####
#########################################################
#################################################################################### 
# Prevent assign statements in the generated netlist (must be applied before compile command)
set_fix_multiple_port_nets -all -buffer_constants -feedthroughs  
####################################################################################
#########################################################
#### Section 1 : Clock Definition ####
#########################################################
#################################################################################### 
# 1. Master Clock Definitions 
# 2. Generated Clock Definitions
# 3. Clock Latencies
# 4. Clock Uncertainties
# 4. Clock Transitions
###################################perameters#######################################
#uart clk
set uart_clk UART_CLK
set uart_per 1085
#ref clk
set ref_clk  REF_CLK
set ref_per 20
####################################################################################
create_clock -period $uart_per -name $uart_clk -waveform "0 [expr $uart_per/2]" [get_ports UART_CLK ]
create_clock -period $ref_per  -name $ref_clk  -waveform "0 [expr  $ref_per/2]"  [get_ports REF_CLK]
##########latency#####################
set latency 0
set_clock_latency $latency [get_clocks [list $uart_clk $ref_clk]] 
##########uncertainty################
set clk_setup_skew 0.2
set clk_hold_skew  0.1
set_clock_uncertainty -setup $clk_setup_skew [get_clocks [list $uart_clk $ref_clk]]
set_clock_uncertainty -hold  $clk_setup_skew [get_clocks [list $uart_clk $ref_clk]]
#########clk transition#############
set clk_rise_transition 0.05
set clk_fall_transition 0.05
set_clock_transition -rise $clk_rise_transition [get_clocks [list $uart_clk $ref_clk]]
set_clock_transition -fall $clk_fall_transition [get_clocks [list $uart_clk $ref_clk]]
####################################################################################
#########################################################
#### Section 2 : Clocks Relationship ####
#########################################################
####################################################################################
create_generated_clock -master_clock $uart_clk -source [get_ports UART_CLK] -name "clk_div"     -divide_by 8 [get_ports U0_ClkDiv/i_ref_clk]
create_generated_clock -master_clock $ref_clk  -source [get_ports REF_CLK]  -name "clk_gating"  -divide_by 1 [get_ports U0_CLK_GATE/CLK]
#########asynchronous##################
set_clock_groups -asynchronous -group [get_clocks "$ref_clk clk_gating"]                                 -group [get_clocks "$uart_clk clk_div"]  
###################don't touch##########################
set_dont_touch_network [list $uart_clk $ref_clk]
set_dont_touch_network [get_ports RST_N] 
####################################################################################
#########################################################
#### Section 3 : set input/output delay on ports ####
#########################################################
####################################################################################
set uart_delay "[expr 0.2*$uart_per]"
set_input_delay  $uart_delay -clock $uart_clk [get_ports UART_RX_IN] 
set_output_delay $uart_delay -clock $uart_clk [get_ports UART_TX_O] 
set_output_delay $uart_delay -clock $uart_clk [get_ports parity_error] 
set_output_delay $uart_delay -clock $uart_clk [get_ports framing_error] 
####################################################################################
#########################################################
#### Section 4 : Driving cells ####
#########################################################
####################################################################################
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_port UART_RX_IN]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
####################################################################################
#########################################################
#### Section 5 : Output load ####
#########################################################
####################################################################################
set load_value 0.5
set_load $load_value [get_ports [list UART_TX_O parity_error framing_error]]
####################################################################################
#########################################################
#### Section 6 : Operating Condition ####
#########################################################
####################################################################################
# Define the Worst Library for Max(#setup) analysis
# Define the Best Library for Min(hold) analysis
set_operating_conditions -min_library "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -min "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -max_library "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c" -max "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c"
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
####################################################################################
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
compile 
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 21 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design SYS_TOP has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'CLK_GATE'
  Processing 'ALU'
  Processing 'RegFile'
  Processing 'CTRL_TX'
  Processing 'CTRL_RX'
  Processing 'SYS_CTRL'
  Processing 'stp_chk'
  Processing 'par_chk'
  Processing 'strt_chk'
  Processing 'deserializer'
  Processing 'data_sampling'
  Processing 'edge_bit_counter'
  Processing 'uart_rx_fsm'
  Processing 'UART_RX'
  Processing 'parity_calc'
  Processing 'mux'
  Processing 'Serializer'
  Processing 'uart_tx_fsm'
  Processing 'UART_TX'
  Processing 'UART'
  Processing 'ClkDiv'
  Processing 'BIT_SYNC'
  Processing 'DATA_SYNC_0'
  Processing 'RST_SYNC_0'
  Processing 'SYS_TOP'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'ALU_DW_div_uns_0'
  Processing 'ALU_DW01_sub_0'
  Processing 'ALU_DW01_add_0'
  Processing 'ALU_DW01_cmp6_0'
  Processing 'ALU_DW02_mult_0'
  Processing 'ALU_DW01_add_1'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04   36260.0      0.00       0.0       0.0                          
    0:00:04   36260.0      0.00       0.0       0.0                          
    0:00:04   36260.0      0.00       0.0       0.0                          
    0:00:04   36260.0      0.00       0.0       0.0                          
    0:00:04   36260.0      0.00       0.0       0.0                          
    0:00:05   17669.3      0.00       0.0       0.0                          
    0:00:05   17617.6      0.00       0.0       0.0                          
    0:00:05   17617.6      0.00       0.0       0.0                          
    0:00:05   17617.6      0.00       0.0       0.0                          
    0:00:05   17598.7      0.00       0.0       0.0                          
    0:00:05   17598.7      0.00       0.0       0.0                          
    0:00:05   17598.7      0.00       0.0       0.0                          
    0:00:05   17598.7      0.00       0.0       0.0                          
    0:00:05   17598.7      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05   17598.7      0.00       0.0       0.0                          
    0:00:05   17598.7      0.00       0.0       0.0                          
    0:00:05   17570.5      0.00       0.0      10.6                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05   17570.5      0.00       0.0      10.6                          
    0:00:06   17598.7      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06   17598.7      0.00       0.0       0.0                          
    0:00:06   17598.7      0.00       0.0       0.0                          
    0:00:06   17531.7      0.00       0.0       0.0                          
    0:00:06   17517.5      0.00       0.0       0.0                          
    0:00:06   17502.2      0.00       0.0       0.0                          
    0:00:06   17491.6      0.00       0.0       0.0                          
    0:00:06   17488.1      0.00       0.0       0.0                          
    0:00:06   17488.1      0.00       0.0       0.0                          
    0:00:06   17488.1      0.00       0.0       0.0                          
    0:00:06   17488.1      0.00       0.0       0.0                          
    0:00:06   17488.1      0.00       0.0       0.0                          
    0:00:06   17488.1      0.00       0.0       0.0                          
    0:00:06   17488.1      0.00       0.0       0.0                          
    0:00:06   17488.1      0.00       0.0       0.0                          
    0:00:06   17495.2      0.00       0.0       0.0                          
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
#############################################################################
# Write out files
#############################################################################
write_file -format verilog -hierarchy -output netlists/$top_module.ddc
Writing verilog file '/home/IC/Projects/System/Synthesis/netlists/SYS_TOP.ddc'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 5 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format verilog -hierarchy -output netlists/$top_module.v
Writing verilog file '/home/IC/Projects/System/Synthesis/netlists/SYS_TOP.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 5 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdf  sdf/$top_module.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/IC/Projects/System/Synthesis/sdf/SYS_TOP.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
write_sdc  -nosplit sdc/$top_module.sdc
1
####################### reporting ##########################################
report_area -hierarchy > reports/area.rpt
report_power -hierarchy > reports/power.rpt
report_timing -delay_type min -max_paths 20 > reports/hold.rpt
report_timing -delay_type max -max_paths 20 > reports/setup.rpt
report_clock -attributes > reports/clocks.rpt
report_constraint -all_violators -nosplit > reports/constraints.rpt
############################################################################
# DFT Preparation Section
############################################################################
set flops_per_chain 100
100
set num_flops [sizeof_collection [all_registers -edge_triggered]]
274
set num_chains [expr $num_flops / $flops_per_chain + 1 ]
3
################# starting graphical user interface #######################
#gui_start
#exit
dc_shell> 
Memory usage for main task 285 Mbytes.
Memory usage for this session 285 Mbytes.
CPU usage for this session 13 seconds ( 0.00 hours ).

Thank you...
