{"vcs1":{"timestamp_begin":1696155766.448135910, "rt":18.40, "ut":16.51, "st":0.74}}
{"vcselab":{"timestamp_begin":1696155784.951254151, "rt":1.77, "ut":0.46, "st":0.19}}
{"link":{"timestamp_begin":1696155786.799519089, "rt":0.73, "ut":0.47, "st":0.28}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1696155765.678344866}
{"VCS_COMP_START_TIME": 1696155765.678344866}
{"VCS_COMP_END_TIME": 1696155787.709101002}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS -assert svaext +vcs+lic+wait -f compile.f ../TOP/ei_tdp_ram_top.sv +define+UVM_REPORT_DISABLE_FILE_LINE"}
{"vcs1": {"peak_mem": 386556}}
{"stitch_vcselab": {"peak_mem": 227832}}
