Classic Timing Analyzer report for SequenceNumberCounter
Thu Apr 09 12:21:57 2015
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clk25Mhz'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                                                               ; To                                                                                                                                 ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.326 ns                                       ; FrameValid                                                                                                                         ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[8] ; --         ; Clk25Mhz ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.339 ns                                       ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[3] ; SequenceNumberPortID[5]                                                                                                            ; Clk25Mhz   ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 5.222 ns                                       ; PortID[1]                                                                                                                          ; SequenceNumberPortID[1]                                                                                                            ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -4.078 ns                                      ; FrameValid                                                                                                                         ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[8] ; --         ; Clk25Mhz ; 0            ;
; Clock Setup: 'Clk25Mhz'      ; N/A   ; None          ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[8] ; Clk25Mhz   ; Clk25Mhz ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                                                    ;                                                                                                                                    ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C15AF256C7      ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clk25Mhz        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 3      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clk25Mhz'                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                                               ; To                                                                                                                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[8] ; Clk25Mhz   ; Clk25Mhz ; None                        ; None                      ; 2.112 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[7] ; Clk25Mhz   ; Clk25Mhz ; None                        ; None                      ; 2.032 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[1] ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[8] ; Clk25Mhz   ; Clk25Mhz ; None                        ; None                      ; 1.987 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[6] ; Clk25Mhz   ; Clk25Mhz ; None                        ; None                      ; 1.952 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[2] ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[8] ; Clk25Mhz   ; Clk25Mhz ; None                        ; None                      ; 1.952 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[1] ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[7] ; Clk25Mhz   ; Clk25Mhz ; None                        ; None                      ; 1.907 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[5] ; Clk25Mhz   ; Clk25Mhz ; None                        ; None                      ; 1.872 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[2] ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[7] ; Clk25Mhz   ; Clk25Mhz ; None                        ; None                      ; 1.872 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[3] ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[8] ; Clk25Mhz   ; Clk25Mhz ; None                        ; None                      ; 1.872 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[1] ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[6] ; Clk25Mhz   ; Clk25Mhz ; None                        ; None                      ; 1.827 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[2] ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[6] ; Clk25Mhz   ; Clk25Mhz ; None                        ; None                      ; 1.792 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[3] ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[7] ; Clk25Mhz   ; Clk25Mhz ; None                        ; None                      ; 1.792 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[4] ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[8] ; Clk25Mhz   ; Clk25Mhz ; None                        ; None                      ; 1.754 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[1] ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[5] ; Clk25Mhz   ; Clk25Mhz ; None                        ; None                      ; 1.747 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[2] ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[5] ; Clk25Mhz   ; Clk25Mhz ; None                        ; None                      ; 1.712 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[3] ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[6] ; Clk25Mhz   ; Clk25Mhz ; None                        ; None                      ; 1.712 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[4] ; Clk25Mhz   ; Clk25Mhz ; None                        ; None                      ; 1.698 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[4] ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[7] ; Clk25Mhz   ; Clk25Mhz ; None                        ; None                      ; 1.674 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[3] ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[5] ; Clk25Mhz   ; Clk25Mhz ; None                        ; None                      ; 1.632 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[3] ; Clk25Mhz   ; Clk25Mhz ; None                        ; None                      ; 1.618 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[5] ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[8] ; Clk25Mhz   ; Clk25Mhz ; None                        ; None                      ; 1.613 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[4] ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[6] ; Clk25Mhz   ; Clk25Mhz ; None                        ; None                      ; 1.594 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[1] ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[4] ; Clk25Mhz   ; Clk25Mhz ; None                        ; None                      ; 1.573 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[2] ; Clk25Mhz   ; Clk25Mhz ; None                        ; None                      ; 1.538 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[2] ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[4] ; Clk25Mhz   ; Clk25Mhz ; None                        ; None                      ; 1.538 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[5] ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[7] ; Clk25Mhz   ; Clk25Mhz ; None                        ; None                      ; 1.533 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[4] ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[5] ; Clk25Mhz   ; Clk25Mhz ; None                        ; None                      ; 1.514 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[1] ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[3] ; Clk25Mhz   ; Clk25Mhz ; None                        ; None                      ; 1.493 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[6] ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[8] ; Clk25Mhz   ; Clk25Mhz ; None                        ; None                      ; 1.493 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[1] ; Clk25Mhz   ; Clk25Mhz ; None                        ; None                      ; 1.458 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[2] ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[3] ; Clk25Mhz   ; Clk25Mhz ; None                        ; None                      ; 1.458 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[3] ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[4] ; Clk25Mhz   ; Clk25Mhz ; None                        ; None                      ; 1.458 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[5] ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[6] ; Clk25Mhz   ; Clk25Mhz ; None                        ; None                      ; 1.453 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[7] ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[8] ; Clk25Mhz   ; Clk25Mhz ; None                        ; None                      ; 1.453 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[1] ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[2] ; Clk25Mhz   ; Clk25Mhz ; None                        ; None                      ; 1.413 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[6] ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[7] ; Clk25Mhz   ; Clk25Mhz ; None                        ; None                      ; 1.413 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] ; Clk25Mhz   ; Clk25Mhz ; None                        ; None                      ; 1.028 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[2] ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[2] ; Clk25Mhz   ; Clk25Mhz ; None                        ; None                      ; 1.025 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[3] ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[3] ; Clk25Mhz   ; Clk25Mhz ; None                        ; None                      ; 1.025 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[5] ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[5] ; Clk25Mhz   ; Clk25Mhz ; None                        ; None                      ; 1.020 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[7] ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[7] ; Clk25Mhz   ; Clk25Mhz ; None                        ; None                      ; 1.020 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[1] ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[1] ; Clk25Mhz   ; Clk25Mhz ; None                        ; None                      ; 0.981 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[4] ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[4] ; Clk25Mhz   ; Clk25Mhz ; None                        ; None                      ; 0.981 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[6] ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[6] ; Clk25Mhz   ; Clk25Mhz ; None                        ; None                      ; 0.981 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[8] ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[8] ; Clk25Mhz   ; Clk25Mhz ; None                        ; None                      ; 0.634 ns                ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                            ;
+-------+--------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                                                                                                 ; To Clock ;
+-------+--------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 4.326 ns   ; FrameValid ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] ; Clk25Mhz ;
; N/A   ; None         ; 4.326 ns   ; FrameValid ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[1] ; Clk25Mhz ;
; N/A   ; None         ; 4.326 ns   ; FrameValid ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[2] ; Clk25Mhz ;
; N/A   ; None         ; 4.326 ns   ; FrameValid ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[3] ; Clk25Mhz ;
; N/A   ; None         ; 4.326 ns   ; FrameValid ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[4] ; Clk25Mhz ;
; N/A   ; None         ; 4.326 ns   ; FrameValid ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[5] ; Clk25Mhz ;
; N/A   ; None         ; 4.326 ns   ; FrameValid ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[6] ; Clk25Mhz ;
; N/A   ; None         ; 4.326 ns   ; FrameValid ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[7] ; Clk25Mhz ;
; N/A   ; None         ; 4.326 ns   ; FrameValid ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[8] ; Clk25Mhz ;
+-------+--------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                            ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                               ; To                       ; From Clock ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------+------------+
; N/A   ; None         ; 8.339 ns   ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[3] ; SequenceNumberPortID[5]  ; Clk25Mhz   ;
; N/A   ; None         ; 7.280 ns   ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[1] ; SequenceNumberPortID[3]  ; Clk25Mhz   ;
; N/A   ; None         ; 7.241 ns   ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[2] ; SequenceNumberPortID[4]  ; Clk25Mhz   ;
; N/A   ; None         ; 6.873 ns   ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[4] ; SequenceNumberPortID[6]  ; Clk25Mhz   ;
; N/A   ; None         ; 6.865 ns   ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[6] ; SequenceNumberPortID[8]  ; Clk25Mhz   ;
; N/A   ; None         ; 6.860 ns   ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[5] ; SequenceNumberPortID[7]  ; Clk25Mhz   ;
; N/A   ; None         ; 6.845 ns   ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[7] ; SequenceNumberPortID[9]  ; Clk25Mhz   ;
; N/A   ; None         ; 6.504 ns   ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] ; SequenceNumberPortID[2]  ; Clk25Mhz   ;
; N/A   ; None         ; 6.503 ns   ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[8] ; SequenceNumberPortID[10] ; Clk25Mhz   ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------+------------+


+-----------------------------------------------------------------------------------+
; tpd                                                                               ;
+-------+-------------------+-----------------+-----------+-------------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From      ; To                      ;
+-------+-------------------+-----------------+-----------+-------------------------+
; N/A   ; None              ; 5.222 ns        ; PortID[1] ; SequenceNumberPortID[1] ;
; N/A   ; None              ; 5.182 ns        ; PortID[0] ; SequenceNumberPortID[0] ;
+-------+-------------------+-----------------+-----------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                   ;
+---------------+-------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                                                                                                 ; To Clock ;
+---------------+-------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -4.078 ns ; FrameValid ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] ; Clk25Mhz ;
; N/A           ; None        ; -4.078 ns ; FrameValid ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[1] ; Clk25Mhz ;
; N/A           ; None        ; -4.078 ns ; FrameValid ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[2] ; Clk25Mhz ;
; N/A           ; None        ; -4.078 ns ; FrameValid ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[3] ; Clk25Mhz ;
; N/A           ; None        ; -4.078 ns ; FrameValid ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[4] ; Clk25Mhz ;
; N/A           ; None        ; -4.078 ns ; FrameValid ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[5] ; Clk25Mhz ;
; N/A           ; None        ; -4.078 ns ; FrameValid ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[6] ; Clk25Mhz ;
; N/A           ; None        ; -4.078 ns ; FrameValid ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[7] ; Clk25Mhz ;
; N/A           ; None        ; -4.078 ns ; FrameValid ; SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[8] ; Clk25Mhz ;
+---------------+-------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Apr 09 12:21:57 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SequenceNumberCounter -c SequenceNumberCounter --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clk25Mhz" is an undefined clock
Info: Clock "Clk25Mhz" Internal fmax is restricted to 380.08 MHz between source register "SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0]" and destination register "SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[8]"
    Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.112 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y7_N7; Fanout = 3; REG Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0]'
            Info: 2: + IC(0.387 ns) + CELL(0.517 ns) = 0.904 ns; Loc. = LCCOMB_X1_Y7_N6; Fanout = 2; COMB Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita0~COUT'
            Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 0.984 ns; Loc. = LCCOMB_X1_Y7_N8; Fanout = 2; COMB Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita1~COUT'
            Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.064 ns; Loc. = LCCOMB_X1_Y7_N10; Fanout = 2; COMB Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita2~COUT'
            Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.144 ns; Loc. = LCCOMB_X1_Y7_N12; Fanout = 2; COMB Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita3~COUT'
            Info: 6: + IC(0.000 ns) + CELL(0.174 ns) = 1.318 ns; Loc. = LCCOMB_X1_Y7_N14; Fanout = 2; COMB Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita4~COUT'
            Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.398 ns; Loc. = LCCOMB_X1_Y7_N16; Fanout = 2; COMB Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita5~COUT'
            Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 1.478 ns; Loc. = LCCOMB_X1_Y7_N18; Fanout = 2; COMB Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita6~COUT'
            Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 1.558 ns; Loc. = LCCOMB_X1_Y7_N20; Fanout = 1; COMB Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita7~COUT'
            Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 2.016 ns; Loc. = LCCOMB_X1_Y7_N22; Fanout = 1; COMB Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita8'
            Info: 11: + IC(0.000 ns) + CELL(0.096 ns) = 2.112 ns; Loc. = LCFF_X1_Y7_N23; Fanout = 2; REG Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[8]'
            Info: Total cell delay = 1.725 ns ( 81.68 % )
            Info: Total interconnect delay = 0.387 ns ( 18.32 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "Clk25Mhz" to destination register is 2.806 ns
                Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'Clk25Mhz'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'Clk25Mhz~clkctrl'
                Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.806 ns; Loc. = LCFF_X1_Y7_N23; Fanout = 2; REG Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[8]'
                Info: Total cell delay = 1.598 ns ( 56.95 % )
                Info: Total interconnect delay = 1.208 ns ( 43.05 % )
            Info: - Longest clock path from clock "Clk25Mhz" to source register is 2.806 ns
                Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'Clk25Mhz'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'Clk25Mhz~clkctrl'
                Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.806 ns; Loc. = LCFF_X1_Y7_N7; Fanout = 3; REG Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0]'
                Info: Total cell delay = 1.598 ns ( 56.95 % )
                Info: Total interconnect delay = 1.208 ns ( 43.05 % )
        Info: + Micro clock to output delay of source is 0.277 ns
        Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0]" (data pin = "FrameValid", clock pin = "Clk25Mhz") is 4.326 ns
    Info: + Longest pin to register delay is 7.170 ns
        Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_T3; Fanout = 9; PIN Node = 'FrameValid'
        Info: 2: + IC(5.569 ns) + CELL(0.758 ns) = 7.170 ns; Loc. = LCFF_X1_Y7_N7; Fanout = 3; REG Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0]'
        Info: Total cell delay = 1.601 ns ( 22.33 % )
        Info: Total interconnect delay = 5.569 ns ( 77.67 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "Clk25Mhz" to destination register is 2.806 ns
        Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'Clk25Mhz'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'Clk25Mhz~clkctrl'
        Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.806 ns; Loc. = LCFF_X1_Y7_N7; Fanout = 3; REG Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0]'
        Info: Total cell delay = 1.598 ns ( 56.95 % )
        Info: Total interconnect delay = 1.208 ns ( 43.05 % )
Info: tco from clock "Clk25Mhz" to destination pin "SequenceNumberPortID[5]" through register "SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[3]" is 8.339 ns
    Info: + Longest clock path from clock "Clk25Mhz" to source register is 2.806 ns
        Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'Clk25Mhz'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'Clk25Mhz~clkctrl'
        Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.806 ns; Loc. = LCFF_X1_Y7_N13; Fanout = 3; REG Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[3]'
        Info: Total cell delay = 1.598 ns ( 56.95 % )
        Info: Total interconnect delay = 1.208 ns ( 43.05 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 5.256 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y7_N13; Fanout = 3; REG Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[3]'
        Info: 2: + IC(2.436 ns) + CELL(2.820 ns) = 5.256 ns; Loc. = PIN_M15; Fanout = 0; PIN Node = 'SequenceNumberPortID[5]'
        Info: Total cell delay = 2.820 ns ( 53.65 % )
        Info: Total interconnect delay = 2.436 ns ( 46.35 % )
Info: Longest tpd from source pin "PortID[1]" to destination pin "SequenceNumberPortID[1]" is 5.222 ns
    Info: 1: + IC(0.000 ns) + CELL(0.986 ns) = 0.986 ns; Loc. = PIN_N10; Fanout = 1; PIN Node = 'PortID[1]'
    Info: 2: + IC(1.260 ns) + CELL(2.976 ns) = 5.222 ns; Loc. = PIN_R8; Fanout = 0; PIN Node = 'SequenceNumberPortID[1]'
    Info: Total cell delay = 3.962 ns ( 75.87 % )
    Info: Total interconnect delay = 1.260 ns ( 24.13 % )
Info: th for register "SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0]" (data pin = "FrameValid", clock pin = "Clk25Mhz") is -4.078 ns
    Info: + Longest clock path from clock "Clk25Mhz" to destination register is 2.806 ns
        Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'Clk25Mhz'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'Clk25Mhz~clkctrl'
        Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.806 ns; Loc. = LCFF_X1_Y7_N7; Fanout = 3; REG Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0]'
        Info: Total cell delay = 1.598 ns ( 56.95 % )
        Info: Total interconnect delay = 1.208 ns ( 43.05 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 7.170 ns
        Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_T3; Fanout = 9; PIN Node = 'FrameValid'
        Info: 2: + IC(5.569 ns) + CELL(0.758 ns) = 7.170 ns; Loc. = LCFF_X1_Y7_N7; Fanout = 3; REG Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0]'
        Info: Total cell delay = 1.601 ns ( 22.33 % )
        Info: Total interconnect delay = 5.569 ns ( 77.67 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 169 megabytes
    Info: Processing ended: Thu Apr 09 12:21:57 2015
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


