

Implementation tool: Xilinx Vivado v.2023.2
Project:             SHA
Solution:            solution0
Device target:       xcu50-fsvh2104-2-e
Report date:         Fri Feb 28 00:43:33 -03 2025

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:           1707
FF:            1623
DSP:              0
BRAM:            14
URAM:             0
LATCH:            0
SRL:              0
CLB:            323

#=== Final timing ===
CP required:                     8.000
CP achieved post-synthesis:      2.605
CP achieved post-implementation: 3.406
Timing met
