\hypertarget{group___r_c_c_ex___u_a_r_t4___clock___source}{}\doxysection{RCCEx UART4 Clock Source}
\label{group___r_c_c_ex___u_a_r_t4___clock___source}\index{RCCEx UART4 Clock Source@{RCCEx UART4 Clock Source}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_a_r_t4___clock___source_gac2ea6d2e024359e89a75f8ece2ae3da8}{RCC\+\_\+\+UART4\+CLKSOURCE\+\_\+\+D2\+PCLK1}}~\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_ga305a64a4b87606c75227e9d90ea31df2}{RCC\+\_\+\+USART234578\+CLKSOURCE\+\_\+\+D2\+PCLK1}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_a_r_t4___clock___source_ga13fd3c427b08e4e765a8fd41ddfe2ec3}{RCC\+\_\+\+UART4\+CLKSOURCE\+\_\+\+PLL2}}~\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_gad3d143447de46a306282b7f1c2b5c680}{RCC\+\_\+\+USART234578\+CLKSOURCE\+\_\+\+PLL2}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_a_r_t4___clock___source_ga39c498ea6ab29c1e09bde94877415b8a}{RCC\+\_\+\+UART4\+CLKSOURCE\+\_\+\+PLL3}}~\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_ga3ec34de2376f899e2cf8e686641db386}{RCC\+\_\+\+USART234578\+CLKSOURCE\+\_\+\+PLL3}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_a_r_t4___clock___source_ga784a4f3f93b632fc639af377fd22d209}{RCC\+\_\+\+UART4\+CLKSOURCE\+\_\+\+HSI}}~\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_ga6de28a2265e45e2b754ea7ca398fc087}{RCC\+\_\+\+USART234578\+CLKSOURCE\+\_\+\+HSI}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_a_r_t4___clock___source_ga9e8623d835c58e6b62a3a68bbde55558}{RCC\+\_\+\+UART4\+CLKSOURCE\+\_\+\+CSI}}~\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_ga4dd0846b76200dbd72e1d734caa861aa}{RCC\+\_\+\+USART234578\+CLKSOURCE\+\_\+\+CSI}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_a_r_t4___clock___source_gaae30868211d2839e9975c496332c23fd}{RCC\+\_\+\+UART4\+CLKSOURCE\+\_\+\+LSE}}~\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_gacae24e07e782d267e97c2944bc118ece}{RCC\+\_\+\+USART234578\+CLKSOURCE\+\_\+\+LSE}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c_ex___u_a_r_t4___clock___source_ga9e8623d835c58e6b62a3a68bbde55558}\label{group___r_c_c_ex___u_a_r_t4___clock___source_ga9e8623d835c58e6b62a3a68bbde55558}} 
\index{RCCEx UART4 Clock Source@{RCCEx UART4 Clock Source}!RCC\_UART4CLKSOURCE\_CSI@{RCC\_UART4CLKSOURCE\_CSI}}
\index{RCC\_UART4CLKSOURCE\_CSI@{RCC\_UART4CLKSOURCE\_CSI}!RCCEx UART4 Clock Source@{RCCEx UART4 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_UART4CLKSOURCE\_CSI}{RCC\_UART4CLKSOURCE\_CSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+UART4\+CLKSOURCE\+\_\+\+CSI~\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_ga4dd0846b76200dbd72e1d734caa861aa}{RCC\+\_\+\+USART234578\+CLKSOURCE\+\_\+\+CSI}}}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l00704}{704}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___u_a_r_t4___clock___source_gac2ea6d2e024359e89a75f8ece2ae3da8}\label{group___r_c_c_ex___u_a_r_t4___clock___source_gac2ea6d2e024359e89a75f8ece2ae3da8}} 
\index{RCCEx UART4 Clock Source@{RCCEx UART4 Clock Source}!RCC\_UART4CLKSOURCE\_D2PCLK1@{RCC\_UART4CLKSOURCE\_D2PCLK1}}
\index{RCC\_UART4CLKSOURCE\_D2PCLK1@{RCC\_UART4CLKSOURCE\_D2PCLK1}!RCCEx UART4 Clock Source@{RCCEx UART4 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_UART4CLKSOURCE\_D2PCLK1}{RCC\_UART4CLKSOURCE\_D2PCLK1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+UART4\+CLKSOURCE\+\_\+\+D2\+PCLK1~\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_ga305a64a4b87606c75227e9d90ea31df2}{RCC\+\_\+\+USART234578\+CLKSOURCE\+\_\+\+D2\+PCLK1}}}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l00700}{700}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___u_a_r_t4___clock___source_ga784a4f3f93b632fc639af377fd22d209}\label{group___r_c_c_ex___u_a_r_t4___clock___source_ga784a4f3f93b632fc639af377fd22d209}} 
\index{RCCEx UART4 Clock Source@{RCCEx UART4 Clock Source}!RCC\_UART4CLKSOURCE\_HSI@{RCC\_UART4CLKSOURCE\_HSI}}
\index{RCC\_UART4CLKSOURCE\_HSI@{RCC\_UART4CLKSOURCE\_HSI}!RCCEx UART4 Clock Source@{RCCEx UART4 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_UART4CLKSOURCE\_HSI}{RCC\_UART4CLKSOURCE\_HSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+UART4\+CLKSOURCE\+\_\+\+HSI~\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_ga6de28a2265e45e2b754ea7ca398fc087}{RCC\+\_\+\+USART234578\+CLKSOURCE\+\_\+\+HSI}}}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l00703}{703}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___u_a_r_t4___clock___source_gaae30868211d2839e9975c496332c23fd}\label{group___r_c_c_ex___u_a_r_t4___clock___source_gaae30868211d2839e9975c496332c23fd}} 
\index{RCCEx UART4 Clock Source@{RCCEx UART4 Clock Source}!RCC\_UART4CLKSOURCE\_LSE@{RCC\_UART4CLKSOURCE\_LSE}}
\index{RCC\_UART4CLKSOURCE\_LSE@{RCC\_UART4CLKSOURCE\_LSE}!RCCEx UART4 Clock Source@{RCCEx UART4 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_UART4CLKSOURCE\_LSE}{RCC\_UART4CLKSOURCE\_LSE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+UART4\+CLKSOURCE\+\_\+\+LSE~\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_gacae24e07e782d267e97c2944bc118ece}{RCC\+\_\+\+USART234578\+CLKSOURCE\+\_\+\+LSE}}}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l00705}{705}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___u_a_r_t4___clock___source_ga13fd3c427b08e4e765a8fd41ddfe2ec3}\label{group___r_c_c_ex___u_a_r_t4___clock___source_ga13fd3c427b08e4e765a8fd41ddfe2ec3}} 
\index{RCCEx UART4 Clock Source@{RCCEx UART4 Clock Source}!RCC\_UART4CLKSOURCE\_PLL2@{RCC\_UART4CLKSOURCE\_PLL2}}
\index{RCC\_UART4CLKSOURCE\_PLL2@{RCC\_UART4CLKSOURCE\_PLL2}!RCCEx UART4 Clock Source@{RCCEx UART4 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_UART4CLKSOURCE\_PLL2}{RCC\_UART4CLKSOURCE\_PLL2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+UART4\+CLKSOURCE\+\_\+\+PLL2~\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_gad3d143447de46a306282b7f1c2b5c680}{RCC\+\_\+\+USART234578\+CLKSOURCE\+\_\+\+PLL2}}}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l00701}{701}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___u_a_r_t4___clock___source_ga39c498ea6ab29c1e09bde94877415b8a}\label{group___r_c_c_ex___u_a_r_t4___clock___source_ga39c498ea6ab29c1e09bde94877415b8a}} 
\index{RCCEx UART4 Clock Source@{RCCEx UART4 Clock Source}!RCC\_UART4CLKSOURCE\_PLL3@{RCC\_UART4CLKSOURCE\_PLL3}}
\index{RCC\_UART4CLKSOURCE\_PLL3@{RCC\_UART4CLKSOURCE\_PLL3}!RCCEx UART4 Clock Source@{RCCEx UART4 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_UART4CLKSOURCE\_PLL3}{RCC\_UART4CLKSOURCE\_PLL3}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+UART4\+CLKSOURCE\+\_\+\+PLL3~\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_ga3ec34de2376f899e2cf8e686641db386}{RCC\+\_\+\+USART234578\+CLKSOURCE\+\_\+\+PLL3}}}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l00702}{702}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

