

================================================================
== Vivado HLS Report for 'getGaussianKernel'
================================================================
* Date:           Wed Dec  5 18:28:09 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        SIFT
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.575|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  931|  931|  931|  931|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 932
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	155  / true
155 --> 
	156  / true
156 --> 
	157  / true
157 --> 
	158  / true
158 --> 
	159  / true
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	162  / true
162 --> 
	163  / true
163 --> 
	164  / true
164 --> 
	165  / true
165 --> 
	166  / true
166 --> 
	167  / true
167 --> 
	168  / true
168 --> 
	169  / true
169 --> 
	170  / true
170 --> 
	171  / true
171 --> 
	172  / true
172 --> 
	173  / true
173 --> 
	174  / true
174 --> 
	175  / true
175 --> 
	176  / true
176 --> 
	177  / true
177 --> 
	178  / true
178 --> 
	179  / true
179 --> 
	180  / true
180 --> 
	181  / true
181 --> 
	182  / true
182 --> 
	183  / true
183 --> 
	184  / true
184 --> 
	185  / true
185 --> 
	186  / true
186 --> 
	187  / true
187 --> 
	188  / true
188 --> 
	189  / true
189 --> 
	190  / true
190 --> 
	191  / true
191 --> 
	192  / true
192 --> 
	193  / true
193 --> 
	194  / true
194 --> 
	195  / true
195 --> 
	196  / true
196 --> 
	197  / true
197 --> 
	198  / true
198 --> 
	199  / true
199 --> 
	200  / true
200 --> 
	201  / true
201 --> 
	202  / true
202 --> 
	203  / true
203 --> 
	204  / true
204 --> 
	205  / true
205 --> 
	206  / true
206 --> 
	207  / true
207 --> 
	208  / true
208 --> 
	209  / true
209 --> 
	210  / true
210 --> 
	211  / true
211 --> 
	212  / true
212 --> 
	213  / true
213 --> 
	214  / true
214 --> 
	215  / true
215 --> 
	216  / true
216 --> 
	217  / true
217 --> 
	218  / true
218 --> 
	219  / true
219 --> 
	220  / true
220 --> 
	221  / true
221 --> 
	222  / true
222 --> 
	223  / true
223 --> 
	224  / true
224 --> 
	225  / true
225 --> 
	226  / true
226 --> 
	227  / true
227 --> 
	228  / true
228 --> 
	229  / true
229 --> 
	230  / true
230 --> 
	231  / true
231 --> 
	232  / true
232 --> 
	233  / true
233 --> 
	234  / true
234 --> 
	235  / true
235 --> 
	236  / true
236 --> 
	237  / true
237 --> 
	238  / true
238 --> 
	239  / true
239 --> 
	240  / true
240 --> 
	241  / true
241 --> 
	242  / true
242 --> 
	243  / true
243 --> 
	244  / true
244 --> 
	245  / true
245 --> 
	246  / true
246 --> 
	247  / true
247 --> 
	248  / true
248 --> 
	249  / true
249 --> 
	250  / true
250 --> 
	251  / true
251 --> 
	252  / true
252 --> 
	253  / true
253 --> 
	254  / true
254 --> 
	255  / true
255 --> 
	256  / true
256 --> 
	257  / true
257 --> 
	258  / true
258 --> 
	259  / true
259 --> 
	260  / true
260 --> 
	261  / true
261 --> 
	262  / true
262 --> 
	263  / true
263 --> 
	264  / true
264 --> 
	265  / true
265 --> 
	266  / true
266 --> 
	267  / true
267 --> 
	268  / true
268 --> 
	269  / true
269 --> 
	270  / true
270 --> 
	271  / true
271 --> 
	272  / true
272 --> 
	273  / true
273 --> 
	274  / true
274 --> 
	275  / true
275 --> 
	276  / true
276 --> 
	277  / true
277 --> 
	278  / true
278 --> 
	279  / true
279 --> 
	280  / true
280 --> 
	281  / true
281 --> 
	282  / true
282 --> 
	283  / true
283 --> 
	284  / true
284 --> 
	285  / true
285 --> 
	286  / true
286 --> 
	287  / true
287 --> 
	288  / true
288 --> 
	289  / true
289 --> 
	290  / true
290 --> 
	291  / true
291 --> 
	292  / true
292 --> 
	293  / true
293 --> 
	294  / true
294 --> 
	295  / true
295 --> 
	296  / true
296 --> 
	297  / true
297 --> 
	298  / true
298 --> 
	299  / true
299 --> 
	300  / true
300 --> 
	301  / true
301 --> 
	302  / true
302 --> 
	303  / true
303 --> 
	304  / true
304 --> 
	305  / true
305 --> 
	306  / true
306 --> 
	307  / true
307 --> 
	308  / true
308 --> 
	309  / true
309 --> 
	310  / true
310 --> 
	311  / true
311 --> 
	312  / true
312 --> 
	313  / true
313 --> 
	314  / true
314 --> 
	315  / true
315 --> 
	316  / true
316 --> 
	317  / true
317 --> 
	318  / true
318 --> 
	319  / true
319 --> 
	320  / true
320 --> 
	321  / true
321 --> 
	322  / true
322 --> 
	323  / true
323 --> 
	324  / true
324 --> 
	325  / true
325 --> 
	326  / true
326 --> 
	327  / true
327 --> 
	328  / true
328 --> 
	329  / true
329 --> 
	330  / true
330 --> 
	331  / true
331 --> 
	332  / true
332 --> 
	333  / true
333 --> 
	334  / true
334 --> 
	335  / true
335 --> 
	336  / true
336 --> 
	337  / true
337 --> 
	338  / true
338 --> 
	339  / true
339 --> 
	340  / true
340 --> 
	341  / true
341 --> 
	342  / true
342 --> 
	343  / true
343 --> 
	344  / true
344 --> 
	345  / true
345 --> 
	346  / true
346 --> 
	347  / true
347 --> 
	348  / true
348 --> 
	349  / true
349 --> 
	350  / true
350 --> 
	351  / true
351 --> 
	352  / true
352 --> 
	353  / true
353 --> 
	354  / true
354 --> 
	355  / true
355 --> 
	356  / true
356 --> 
	357  / true
357 --> 
	358  / true
358 --> 
	359  / true
359 --> 
	360  / true
360 --> 
	361  / true
361 --> 
	362  / true
362 --> 
	363  / true
363 --> 
	364  / true
364 --> 
	365  / true
365 --> 
	366  / true
366 --> 
	367  / true
367 --> 
	368  / true
368 --> 
	369  / true
369 --> 
	370  / true
370 --> 
	371  / true
371 --> 
	372  / true
372 --> 
	373  / true
373 --> 
	374  / true
374 --> 
	375  / true
375 --> 
	376  / true
376 --> 
	377  / true
377 --> 
	378  / true
378 --> 
	379  / true
379 --> 
	380  / true
380 --> 
	381  / true
381 --> 
	382  / true
382 --> 
	383  / true
383 --> 
	384  / true
384 --> 
	385  / true
385 --> 
	386  / true
386 --> 
	387  / true
387 --> 
	388  / true
388 --> 
	389  / true
389 --> 
	390  / true
390 --> 
	391  / true
391 --> 
	392  / true
392 --> 
	393  / true
393 --> 
	394  / true
394 --> 
	395  / true
395 --> 
	396  / true
396 --> 
	397  / true
397 --> 
	398  / true
398 --> 
	399  / true
399 --> 
	400  / true
400 --> 
	401  / true
401 --> 
	402  / true
402 --> 
	403  / true
403 --> 
	404  / true
404 --> 
	405  / true
405 --> 
	406  / true
406 --> 
	407  / true
407 --> 
	408  / true
408 --> 
	409  / true
409 --> 
	410  / true
410 --> 
	411  / true
411 --> 
	412  / true
412 --> 
	413  / true
413 --> 
	414  / true
414 --> 
	415  / true
415 --> 
	416  / true
416 --> 
	417  / true
417 --> 
	418  / true
418 --> 
	419  / true
419 --> 
	420  / true
420 --> 
	421  / true
421 --> 
	422  / true
422 --> 
	423  / true
423 --> 
	424  / true
424 --> 
	425  / true
425 --> 
	426  / true
426 --> 
	427  / true
427 --> 
	428  / true
428 --> 
	429  / true
429 --> 
	430  / true
430 --> 
	431  / true
431 --> 
	432  / true
432 --> 
	433  / true
433 --> 
	434  / true
434 --> 
	435  / true
435 --> 
	436  / true
436 --> 
	437  / true
437 --> 
	438  / true
438 --> 
	439  / true
439 --> 
	440  / true
440 --> 
	441  / true
441 --> 
	442  / true
442 --> 
	443  / true
443 --> 
	444  / true
444 --> 
	445  / true
445 --> 
	446  / true
446 --> 
	447  / true
447 --> 
	448  / true
448 --> 
	449  / true
449 --> 
	450  / true
450 --> 
	451  / true
451 --> 
	452  / true
452 --> 
	453  / true
453 --> 
	454  / true
454 --> 
	455  / true
455 --> 
	456  / true
456 --> 
	457  / true
457 --> 
	458  / true
458 --> 
	459  / true
459 --> 
	460  / true
460 --> 
	461  / true
461 --> 
	462  / true
462 --> 
	463  / true
463 --> 
	464  / true
464 --> 
	465  / true
465 --> 
	466  / true
466 --> 
	467  / true
467 --> 
	468  / true
468 --> 
	469  / true
469 --> 
	470  / true
470 --> 
	471  / true
471 --> 
	472  / true
472 --> 
	473  / true
473 --> 
	474  / true
474 --> 
	475  / true
475 --> 
	476  / true
476 --> 
	477  / true
477 --> 
	478  / true
478 --> 
	479  / true
479 --> 
	480  / true
480 --> 
	481  / true
481 --> 
	482  / true
482 --> 
	483  / true
483 --> 
	484  / true
484 --> 
	485  / true
485 --> 
	486  / true
486 --> 
	487  / true
487 --> 
	488  / true
488 --> 
	489  / true
489 --> 
	490  / true
490 --> 
	491  / true
491 --> 
	492  / true
492 --> 
	493  / true
493 --> 
	494  / true
494 --> 
	495  / true
495 --> 
	496  / true
496 --> 
	497  / true
497 --> 
	498  / true
498 --> 
	499  / true
499 --> 
	500  / true
500 --> 
	501  / true
501 --> 
	502  / true
502 --> 
	503  / true
503 --> 
	504  / true
504 --> 
	505  / true
505 --> 
	506  / true
506 --> 
	507  / true
507 --> 
	508  / true
508 --> 
	509  / true
509 --> 
	510  / true
510 --> 
	511  / true
511 --> 
	512  / true
512 --> 
	513  / true
513 --> 
	514  / true
514 --> 
	515  / true
515 --> 
	516  / true
516 --> 
	517  / true
517 --> 
	518  / true
518 --> 
	519  / true
519 --> 
	520  / true
520 --> 
	521  / true
521 --> 
	522  / true
522 --> 
	523  / true
523 --> 
	524  / true
524 --> 
	525  / true
525 --> 
	526  / true
526 --> 
	527  / true
527 --> 
	528  / true
528 --> 
	529  / true
529 --> 
	530  / true
530 --> 
	531  / true
531 --> 
	532  / true
532 --> 
	533  / true
533 --> 
	534  / true
534 --> 
	535  / true
535 --> 
	536  / true
536 --> 
	537  / true
537 --> 
	538  / true
538 --> 
	539  / true
539 --> 
	540  / true
540 --> 
	541  / true
541 --> 
	542  / true
542 --> 
	543  / true
543 --> 
	544  / true
544 --> 
	545  / true
545 --> 
	546  / true
546 --> 
	547  / true
547 --> 
	548  / true
548 --> 
	549  / true
549 --> 
	550  / true
550 --> 
	551  / true
551 --> 
	552  / true
552 --> 
	553  / true
553 --> 
	554  / true
554 --> 
	555  / true
555 --> 
	556  / true
556 --> 
	557  / true
557 --> 
	558  / true
558 --> 
	559  / true
559 --> 
	560  / true
560 --> 
	561  / true
561 --> 
	562  / true
562 --> 
	563  / true
563 --> 
	564  / true
564 --> 
	565  / true
565 --> 
	566  / true
566 --> 
	567  / true
567 --> 
	568  / true
568 --> 
	569  / true
569 --> 
	570  / true
570 --> 
	571  / true
571 --> 
	572  / true
572 --> 
	573  / true
573 --> 
	574  / true
574 --> 
	575  / true
575 --> 
	576  / true
576 --> 
	577  / true
577 --> 
	578  / true
578 --> 
	579  / true
579 --> 
	580  / true
580 --> 
	581  / true
581 --> 
	582  / true
582 --> 
	583  / true
583 --> 
	584  / true
584 --> 
	585  / true
585 --> 
	586  / true
586 --> 
	587  / true
587 --> 
	588  / true
588 --> 
	589  / true
589 --> 
	590  / true
590 --> 
	591  / true
591 --> 
	592  / true
592 --> 
	593  / true
593 --> 
	594  / true
594 --> 
	595  / true
595 --> 
	596  / true
596 --> 
	597  / true
597 --> 
	598  / true
598 --> 
	599  / true
599 --> 
	600  / true
600 --> 
	601  / true
601 --> 
	602  / true
602 --> 
	603  / true
603 --> 
	604  / true
604 --> 
	605  / true
605 --> 
	606  / true
606 --> 
	607  / true
607 --> 
	608  / true
608 --> 
	609  / true
609 --> 
	610  / true
610 --> 
	611  / true
611 --> 
	612  / true
612 --> 
	613  / true
613 --> 
	614  / true
614 --> 
	615  / true
615 --> 
	616  / true
616 --> 
	617  / true
617 --> 
	618  / true
618 --> 
	619  / true
619 --> 
	620  / true
620 --> 
	621  / true
621 --> 
	622  / true
622 --> 
	623  / true
623 --> 
	624  / true
624 --> 
	625  / true
625 --> 
	626  / true
626 --> 
	627  / true
627 --> 
	628  / true
628 --> 
	629  / true
629 --> 
	630  / true
630 --> 
	631  / true
631 --> 
	632  / true
632 --> 
	633  / true
633 --> 
	634  / true
634 --> 
	635  / true
635 --> 
	636  / true
636 --> 
	637  / true
637 --> 
	638  / true
638 --> 
	639  / true
639 --> 
	640  / true
640 --> 
	641  / true
641 --> 
	642  / true
642 --> 
	643  / true
643 --> 
	644  / true
644 --> 
	645  / true
645 --> 
	646  / true
646 --> 
	647  / true
647 --> 
	648  / true
648 --> 
	649  / true
649 --> 
	650  / true
650 --> 
	651  / true
651 --> 
	652  / true
652 --> 
	653  / true
653 --> 
	654  / true
654 --> 
	655  / true
655 --> 
	656  / true
656 --> 
	657  / true
657 --> 
	658  / true
658 --> 
	659  / true
659 --> 
	660  / true
660 --> 
	661  / true
661 --> 
	662  / true
662 --> 
	663  / true
663 --> 
	664  / true
664 --> 
	665  / true
665 --> 
	666  / true
666 --> 
	667  / true
667 --> 
	668  / true
668 --> 
	669  / true
669 --> 
	670  / true
670 --> 
	671  / true
671 --> 
	672  / true
672 --> 
	673  / true
673 --> 
	674  / true
674 --> 
	675  / true
675 --> 
	676  / true
676 --> 
	677  / true
677 --> 
	678  / true
678 --> 
	679  / true
679 --> 
	680  / true
680 --> 
	681  / true
681 --> 
	682  / true
682 --> 
	683  / true
683 --> 
	684  / true
684 --> 
	685  / true
685 --> 
	686  / true
686 --> 
	687  / true
687 --> 
	688  / true
688 --> 
	689  / true
689 --> 
	690  / true
690 --> 
	691  / true
691 --> 
	692  / true
692 --> 
	693  / true
693 --> 
	694  / true
694 --> 
	695  / true
695 --> 
	696  / true
696 --> 
	697  / true
697 --> 
	698  / true
698 --> 
	699  / true
699 --> 
	700  / true
700 --> 
	701  / true
701 --> 
	702  / true
702 --> 
	703  / true
703 --> 
	704  / true
704 --> 
	705  / true
705 --> 
	706  / true
706 --> 
	707  / true
707 --> 
	708  / true
708 --> 
	709  / true
709 --> 
	710  / true
710 --> 
	711  / true
711 --> 
	712  / true
712 --> 
	713  / true
713 --> 
	714  / true
714 --> 
	715  / true
715 --> 
	716  / true
716 --> 
	717  / true
717 --> 
	718  / true
718 --> 
	719  / true
719 --> 
	720  / true
720 --> 
	721  / true
721 --> 
	722  / true
722 --> 
	723  / true
723 --> 
	724  / true
724 --> 
	725  / true
725 --> 
	726  / true
726 --> 
	727  / true
727 --> 
	728  / true
728 --> 
	729  / true
729 --> 
	730  / true
730 --> 
	731  / true
731 --> 
	732  / true
732 --> 
	733  / true
733 --> 
	734  / true
734 --> 
	735  / true
735 --> 
	736  / true
736 --> 
	737  / true
737 --> 
	738  / true
738 --> 
	739  / true
739 --> 
	740  / true
740 --> 
	741  / true
741 --> 
	742  / true
742 --> 
	743  / true
743 --> 
	744  / true
744 --> 
	745  / true
745 --> 
	746  / true
746 --> 
	747  / true
747 --> 
	748  / true
748 --> 
	749  / true
749 --> 
	750  / true
750 --> 
	751  / true
751 --> 
	752  / true
752 --> 
	753  / true
753 --> 
	754  / true
754 --> 
	755  / true
755 --> 
	756  / true
756 --> 
	757  / true
757 --> 
	758  / true
758 --> 
	759  / true
759 --> 
	760  / true
760 --> 
	761  / true
761 --> 
	762  / true
762 --> 
	763  / true
763 --> 
	764  / true
764 --> 
	765  / true
765 --> 
	766  / true
766 --> 
	767  / true
767 --> 
	768  / true
768 --> 
	769  / true
769 --> 
	770  / true
770 --> 
	771  / true
771 --> 
	772  / true
772 --> 
	773  / true
773 --> 
	774  / true
774 --> 
	775  / true
775 --> 
	776  / true
776 --> 
	777  / true
777 --> 
	778  / true
778 --> 
	779  / true
779 --> 
	780  / true
780 --> 
	781  / true
781 --> 
	782  / true
782 --> 
	783  / true
783 --> 
	784  / true
784 --> 
	785  / true
785 --> 
	786  / true
786 --> 
	787  / true
787 --> 
	788  / true
788 --> 
	789  / true
789 --> 
	790  / true
790 --> 
	791  / true
791 --> 
	792  / true
792 --> 
	793  / true
793 --> 
	794  / true
794 --> 
	795  / true
795 --> 
	796  / true
796 --> 
	797  / true
797 --> 
	798  / true
798 --> 
	799  / true
799 --> 
	800  / true
800 --> 
	801  / true
801 --> 
	802  / true
802 --> 
	803  / true
803 --> 
	804  / true
804 --> 
	805  / true
805 --> 
	806  / true
806 --> 
	807  / true
807 --> 
	808  / true
808 --> 
	809  / true
809 --> 
	810  / true
810 --> 
	811  / true
811 --> 
	812  / true
812 --> 
	813  / true
813 --> 
	814  / true
814 --> 
	815  / true
815 --> 
	816  / true
816 --> 
	817  / true
817 --> 
	818  / true
818 --> 
	819  / true
819 --> 
	820  / true
820 --> 
	821  / true
821 --> 
	822  / true
822 --> 
	823  / true
823 --> 
	824  / true
824 --> 
	825  / true
825 --> 
	826  / true
826 --> 
	827  / true
827 --> 
	828  / true
828 --> 
	829  / true
829 --> 
	830  / true
830 --> 
	831  / true
831 --> 
	832  / true
832 --> 
	833  / true
833 --> 
	834  / true
834 --> 
	835  / true
835 --> 
	836  / true
836 --> 
	837  / true
837 --> 
	838  / true
838 --> 
	839  / true
839 --> 
	840  / true
840 --> 
	841  / true
841 --> 
	842  / true
842 --> 
	843  / true
843 --> 
	844  / true
844 --> 
	845  / true
845 --> 
	846  / true
846 --> 
	847  / true
847 --> 
	848  / true
848 --> 
	849  / true
849 --> 
	850  / true
850 --> 
	851  / true
851 --> 
	852  / true
852 --> 
	853  / true
853 --> 
	854  / true
854 --> 
	855  / true
855 --> 
	856  / true
856 --> 
	857  / true
857 --> 
	858  / true
858 --> 
	859  / true
859 --> 
	860  / true
860 --> 
	861  / true
861 --> 
	862  / true
862 --> 
	863  / true
863 --> 
	864  / true
864 --> 
	865  / true
865 --> 
	866  / true
866 --> 
	867  / true
867 --> 
	868  / true
868 --> 
	869  / true
869 --> 
	870  / true
870 --> 
	871  / true
871 --> 
	872  / true
872 --> 
	873  / true
873 --> 
	874  / true
874 --> 
	875  / true
875 --> 
	876  / true
876 --> 
	877  / true
877 --> 
	878  / true
878 --> 
	879  / true
879 --> 
	880  / true
880 --> 
	881  / true
881 --> 
	882  / true
882 --> 
	883  / true
883 --> 
	884  / true
884 --> 
	885  / true
885 --> 
	886  / true
886 --> 
	887  / true
887 --> 
	888  / true
888 --> 
	889  / true
889 --> 
	890  / true
890 --> 
	891  / true
891 --> 
	892  / true
892 --> 
	893  / true
893 --> 
	894  / true
894 --> 
	895  / true
895 --> 
	896  / true
896 --> 
	897  / true
897 --> 
	898  / true
898 --> 
	899  / true
899 --> 
	900  / true
900 --> 
	901  / true
901 --> 
	902  / true
902 --> 
	903  / true
903 --> 
	904  / true
904 --> 
	905  / true
905 --> 
	906  / true
906 --> 
	907  / true
907 --> 
	908  / true
908 --> 
	909  / true
909 --> 
	910  / true
910 --> 
	911  / true
911 --> 
	912  / true
912 --> 
	913  / true
913 --> 
	914  / true
914 --> 
	915  / true
915 --> 
	916  / true
916 --> 
	917  / true
917 --> 
	918  / true
918 --> 
	919  / true
919 --> 
	920  / true
920 --> 
	921  / true
921 --> 
	922  / true
922 --> 
	923  / true
923 --> 
	924  / true
924 --> 
	925  / true
925 --> 
	926  / true
926 --> 
	927  / true
927 --> 
	928  / true
928 --> 
	929  / true
929 --> 
	930  / true
930 --> 
	931  / true
931 --> 
	932  / true
932 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.79>
ST_1 : Operation 933 [1/1] (0.00ns)   --->   "%sigmaY_read = call float @_ssdm_op_Read.ap_auto.float(float %sigmaY)"   --->   Operation 933 'read' 'sigmaY_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 934 [1/1] (0.00ns)   --->   "%sigmaX_read = call float @_ssdm_op_Read.ap_auto.float(float %sigmaX)"   --->   Operation 934 'read' 'sigmaX_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 935 [1/1] (0.00ns)   --->   "%sigmaX_to_int = bitcast float %sigmaX_read to i32"   --->   Operation 935 'bitcast' 'sigmaX_to_int' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 936 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sigmaX_to_int, i32 23, i32 30)"   --->   Operation 936 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 937 [1/1] (0.00ns)   --->   "%tmp_172 = trunc i32 %sigmaX_to_int to i23"   --->   Operation 937 'trunc' 'tmp_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 938 [1/1] (0.98ns)   --->   "%notlhs = icmp ne i8 %tmp, -1"   --->   Operation 938 'icmp' 'notlhs' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 939 [1/1] (1.27ns)   --->   "%notrhs = icmp eq i23 %tmp_172, 0"   --->   Operation 939 'icmp' 'notrhs' <Predicate = true> <Delay = 1.27> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 940 [1/1] (0.00ns) (grouped into LUT with out node sigmaX_assign)   --->   "%tmp_140 = or i1 %notrhs, %notlhs"   --->   Operation 940 'or' 'tmp_140' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 941 [1/1] (3.33ns)   --->   "%tmp_141 = fcmp ole float %sigmaX_read, 0.000000e+00" [./imgproc.h:39]   --->   Operation 941 'fcmp' 'tmp_141' <Predicate = true> <Delay = 3.33> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 942 [1/1] (0.00ns) (grouped into LUT with out node sigmaX_assign)   --->   "%tmp_142 = and i1 %tmp_140, %tmp_141" [./imgproc.h:39]   --->   Operation 942 'and' 'tmp_142' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 943 [1/1] (0.46ns) (out node of the LUT)   --->   "%sigmaX_assign = select i1 %tmp_142, float 0x4004CCCCC0000000, float %sigmaX_read" [./imgproc.h:39]   --->   Operation 943 'select' 'sigmaX_assign' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 944 [1/1] (0.00ns)   --->   "%sigmaY_to_int = bitcast float %sigmaY_read to i32"   --->   Operation 944 'bitcast' 'sigmaY_to_int' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 945 [1/1] (0.00ns)   --->   "%tmp_143 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sigmaY_to_int, i32 23, i32 30)"   --->   Operation 945 'partselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 946 [1/1] (0.00ns)   --->   "%tmp_174 = trunc i32 %sigmaY_to_int to i23"   --->   Operation 946 'trunc' 'tmp_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 947 [1/1] (0.98ns)   --->   "%notlhs1 = icmp ne i8 %tmp_143, -1"   --->   Operation 947 'icmp' 'notlhs1' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 948 [1/1] (1.27ns)   --->   "%notrhs1 = icmp eq i23 %tmp_174, 0"   --->   Operation 948 'icmp' 'notrhs1' <Predicate = true> <Delay = 1.27> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 949 [1/1] (0.00ns) (grouped into LUT with out node sigmaY_assign)   --->   "%tmp_144 = or i1 %notrhs1, %notlhs1"   --->   Operation 949 'or' 'tmp_144' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 950 [1/1] (3.33ns)   --->   "%tmp_145 = fcmp ole float %sigmaY_read, 0.000000e+00" [./imgproc.h:42]   --->   Operation 950 'fcmp' 'tmp_145' <Predicate = true> <Delay = 3.33> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node sigmaY_assign)   --->   "%tmp_146 = and i1 %tmp_144, %tmp_145" [./imgproc.h:42]   --->   Operation 951 'and' 'tmp_146' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 952 [1/1] (0.46ns) (out node of the LUT)   --->   "%sigmaY_assign = select i1 %tmp_146, float 0x4004CCCCC0000000, float %sigmaY_read" [./imgproc.h:42]   --->   Operation 952 'select' 'sigmaY_assign' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 953 [2/2] (7.30ns)   --->   "%tmp_s = fmul float %sigmaY_assign, 2.000000e+00" [./imgproc.h:50]   --->   Operation 953 'fmul' 'tmp_s' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 954 [2/2] (7.30ns)   --->   "%tmp_148 = fmul float %sigmaX_assign, 2.000000e+00" [./imgproc.h:52]   --->   Operation 954 'fmul' 'tmp_148' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 955 [1/2] (7.30ns)   --->   "%tmp_s = fmul float %sigmaY_assign, 2.000000e+00" [./imgproc.h:50]   --->   Operation 955 'fmul' 'tmp_s' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 956 [1/2] (7.30ns)   --->   "%tmp_148 = fmul float %sigmaX_assign, 2.000000e+00" [./imgproc.h:52]   --->   Operation 956 'fmul' 'tmp_148' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 957 [2/2] (7.30ns)   --->   "%tmp_147 = fmul float %tmp_s, %sigmaY_assign" [./imgproc.h:50]   --->   Operation 957 'fmul' 'tmp_147' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 958 [2/2] (7.30ns)   --->   "%tmp_149 = fmul float %tmp_148, %sigmaX_assign" [./imgproc.h:52]   --->   Operation 958 'fmul' 'tmp_149' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 959 [1/2] (7.30ns)   --->   "%tmp_147 = fmul float %tmp_s, %sigmaY_assign" [./imgproc.h:50]   --->   Operation 959 'fmul' 'tmp_147' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 960 [1/2] (7.30ns)   --->   "%tmp_149 = fmul float %tmp_148, %sigmaX_assign" [./imgproc.h:52]   --->   Operation 960 'fmul' 'tmp_149' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.34>
ST_6 : Operation 961 [7/7] (8.34ns)   --->   "%temp1 = fdiv float 4.900000e+01, %tmp_147" [./imgproc.h:50]   --->   Operation 961 'fdiv' 'temp1' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 962 [7/7] (8.34ns)   --->   "%temp2 = fdiv float 4.900000e+01, %tmp_149" [./imgproc.h:52]   --->   Operation 962 'fdiv' 'temp2' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.34>
ST_7 : Operation 963 [6/7] (8.34ns)   --->   "%temp1 = fdiv float 4.900000e+01, %tmp_147" [./imgproc.h:50]   --->   Operation 963 'fdiv' 'temp1' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 964 [6/7] (8.34ns)   --->   "%temp2 = fdiv float 4.900000e+01, %tmp_149" [./imgproc.h:52]   --->   Operation 964 'fdiv' 'temp2' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.34>
ST_8 : Operation 965 [5/7] (8.34ns)   --->   "%temp1 = fdiv float 4.900000e+01, %tmp_147" [./imgproc.h:50]   --->   Operation 965 'fdiv' 'temp1' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 966 [5/7] (8.34ns)   --->   "%temp2 = fdiv float 4.900000e+01, %tmp_149" [./imgproc.h:52]   --->   Operation 966 'fdiv' 'temp2' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.34>
ST_9 : Operation 967 [4/7] (8.34ns)   --->   "%temp1 = fdiv float 4.900000e+01, %tmp_147" [./imgproc.h:50]   --->   Operation 967 'fdiv' 'temp1' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 968 [4/7] (8.34ns)   --->   "%temp2 = fdiv float 4.900000e+01, %tmp_149" [./imgproc.h:52]   --->   Operation 968 'fdiv' 'temp2' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.34>
ST_10 : Operation 969 [3/7] (8.34ns)   --->   "%temp1 = fdiv float 4.900000e+01, %tmp_147" [./imgproc.h:50]   --->   Operation 969 'fdiv' 'temp1' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 970 [3/7] (8.34ns)   --->   "%temp2 = fdiv float 4.900000e+01, %tmp_149" [./imgproc.h:52]   --->   Operation 970 'fdiv' 'temp2' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 971 [7/7] (8.34ns)   --->   "%temp2_0_1 = fdiv float 3.600000e+01, %tmp_149" [./imgproc.h:52]   --->   Operation 971 'fdiv' 'temp2_0_1' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.34>
ST_11 : Operation 972 [2/7] (8.34ns)   --->   "%temp1 = fdiv float 4.900000e+01, %tmp_147" [./imgproc.h:50]   --->   Operation 972 'fdiv' 'temp1' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 973 [2/7] (8.34ns)   --->   "%temp2 = fdiv float 4.900000e+01, %tmp_149" [./imgproc.h:52]   --->   Operation 973 'fdiv' 'temp2' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 974 [6/7] (8.34ns)   --->   "%temp2_0_1 = fdiv float 3.600000e+01, %tmp_149" [./imgproc.h:52]   --->   Operation 974 'fdiv' 'temp2_0_1' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.34>
ST_12 : Operation 975 [1/7] (8.34ns)   --->   "%temp1 = fdiv float 4.900000e+01, %tmp_147" [./imgproc.h:50]   --->   Operation 975 'fdiv' 'temp1' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 976 [1/7] (8.34ns)   --->   "%temp2 = fdiv float 4.900000e+01, %tmp_149" [./imgproc.h:52]   --->   Operation 976 'fdiv' 'temp2' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 977 [5/7] (8.34ns)   --->   "%temp2_0_1 = fdiv float 3.600000e+01, %tmp_149" [./imgproc.h:52]   --->   Operation 977 'fdiv' 'temp2_0_1' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.34>
ST_13 : Operation 978 [4/4] (5.96ns)   --->   "%tmp_150 = fadd float %temp1, %temp2" [./imgproc.h:53]   --->   Operation 978 'fadd' 'tmp_150' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 979 [4/7] (8.34ns)   --->   "%temp2_0_1 = fdiv float 3.600000e+01, %tmp_149" [./imgproc.h:52]   --->   Operation 979 'fdiv' 'temp2_0_1' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.34>
ST_14 : Operation 980 [3/4] (5.96ns)   --->   "%tmp_150 = fadd float %temp1, %temp2" [./imgproc.h:53]   --->   Operation 980 'fadd' 'tmp_150' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 981 [3/7] (8.34ns)   --->   "%temp2_0_1 = fdiv float 3.600000e+01, %tmp_149" [./imgproc.h:52]   --->   Operation 981 'fdiv' 'temp2_0_1' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 982 [7/7] (8.34ns)   --->   "%temp2_0_2 = fdiv float 2.500000e+01, %tmp_149" [./imgproc.h:52]   --->   Operation 982 'fdiv' 'temp2_0_2' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.34>
ST_15 : Operation 983 [2/4] (5.96ns)   --->   "%tmp_150 = fadd float %temp1, %temp2" [./imgproc.h:53]   --->   Operation 983 'fadd' 'tmp_150' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 984 [2/7] (8.34ns)   --->   "%temp2_0_1 = fdiv float 3.600000e+01, %tmp_149" [./imgproc.h:52]   --->   Operation 984 'fdiv' 'temp2_0_1' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 985 [6/7] (8.34ns)   --->   "%temp2_0_2 = fdiv float 2.500000e+01, %tmp_149" [./imgproc.h:52]   --->   Operation 985 'fdiv' 'temp2_0_2' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.34>
ST_16 : Operation 986 [1/4] (5.96ns)   --->   "%tmp_150 = fadd float %temp1, %temp2" [./imgproc.h:53]   --->   Operation 986 'fadd' 'tmp_150' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 987 [1/7] (8.34ns)   --->   "%temp2_0_1 = fdiv float 3.600000e+01, %tmp_149" [./imgproc.h:52]   --->   Operation 987 'fdiv' 'temp2_0_1' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 988 [5/7] (8.34ns)   --->   "%temp2_0_2 = fdiv float 2.500000e+01, %tmp_149" [./imgproc.h:52]   --->   Operation 988 'fdiv' 'temp2_0_2' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.57>
ST_17 : Operation 989 [1/1] (0.00ns)   --->   "%temp_to_int = bitcast float %tmp_150 to i32" [./imgproc.h:53]   --->   Operation 989 'bitcast' 'temp_to_int' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 990 [1/1] (0.49ns)   --->   "%temp_neg = xor i32 %temp_to_int, -2147483648" [./imgproc.h:53]   --->   Operation 990 'xor' 'temp_neg' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 991 [1/1] (0.00ns)   --->   "%x_assign = bitcast i32 %temp_neg to float" [./imgproc.h:53]   --->   Operation 991 'bitcast' 'x_assign' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 992 [5/5] (8.07ns)   --->   "%kval_0_0 = call float @llvm.exp.f32(float %x_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 992 'fexp' 'kval_0_0' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 993 [4/4] (5.96ns)   --->   "%tmp_478_0_1 = fadd float %temp1, %temp2_0_1" [./imgproc.h:53]   --->   Operation 993 'fadd' 'tmp_478_0_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 994 [4/7] (8.34ns)   --->   "%temp2_0_2 = fdiv float 2.500000e+01, %tmp_149" [./imgproc.h:52]   --->   Operation 994 'fdiv' 'temp2_0_2' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.34>
ST_18 : Operation 995 [4/5] (8.07ns)   --->   "%kval_0_0 = call float @llvm.exp.f32(float %x_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 995 'fexp' 'kval_0_0' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 996 [3/4] (5.96ns)   --->   "%tmp_478_0_1 = fadd float %temp1, %temp2_0_1" [./imgproc.h:53]   --->   Operation 996 'fadd' 'tmp_478_0_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 997 [3/7] (8.34ns)   --->   "%temp2_0_2 = fdiv float 2.500000e+01, %tmp_149" [./imgproc.h:52]   --->   Operation 997 'fdiv' 'temp2_0_2' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 998 [7/7] (8.34ns)   --->   "%temp2_0_3 = fdiv float 1.600000e+01, %tmp_149" [./imgproc.h:52]   --->   Operation 998 'fdiv' 'temp2_0_3' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.34>
ST_19 : Operation 999 [3/5] (8.07ns)   --->   "%kval_0_0 = call float @llvm.exp.f32(float %x_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 999 'fexp' 'kval_0_0' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 1000 [2/4] (5.96ns)   --->   "%tmp_478_0_1 = fadd float %temp1, %temp2_0_1" [./imgproc.h:53]   --->   Operation 1000 'fadd' 'tmp_478_0_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1001 [2/7] (8.34ns)   --->   "%temp2_0_2 = fdiv float 2.500000e+01, %tmp_149" [./imgproc.h:52]   --->   Operation 1001 'fdiv' 'temp2_0_2' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1002 [6/7] (8.34ns)   --->   "%temp2_0_3 = fdiv float 1.600000e+01, %tmp_149" [./imgproc.h:52]   --->   Operation 1002 'fdiv' 'temp2_0_3' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.34>
ST_20 : Operation 1003 [2/5] (8.07ns)   --->   "%kval_0_0 = call float @llvm.exp.f32(float %x_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1003 'fexp' 'kval_0_0' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 1004 [1/4] (5.96ns)   --->   "%tmp_478_0_1 = fadd float %temp1, %temp2_0_1" [./imgproc.h:53]   --->   Operation 1004 'fadd' 'tmp_478_0_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1005 [1/7] (8.34ns)   --->   "%temp2_0_2 = fdiv float 2.500000e+01, %tmp_149" [./imgproc.h:52]   --->   Operation 1005 'fdiv' 'temp2_0_2' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1006 [5/7] (8.34ns)   --->   "%temp2_0_3 = fdiv float 1.600000e+01, %tmp_149" [./imgproc.h:52]   --->   Operation 1006 'fdiv' 'temp2_0_3' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 8.57>
ST_21 : Operation 1007 [1/5] (8.07ns)   --->   "%kval_0_0 = call float @llvm.exp.f32(float %x_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1007 'fexp' 'kval_0_0' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 1008 [1/1] (0.00ns)   --->   "%temp_to_int_0_1 = bitcast float %tmp_478_0_1 to i32" [./imgproc.h:53]   --->   Operation 1008 'bitcast' 'temp_to_int_0_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1009 [1/1] (0.49ns)   --->   "%temp_neg_0_1 = xor i32 %temp_to_int_0_1, -2147483648" [./imgproc.h:53]   --->   Operation 1009 'xor' 'temp_neg_0_1' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1010 [1/1] (0.00ns)   --->   "%x_assign_1 = bitcast i32 %temp_neg_0_1 to float" [./imgproc.h:53]   --->   Operation 1010 'bitcast' 'x_assign_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1011 [5/5] (8.07ns)   --->   "%kval_0_1 = call float @llvm.exp.f32(float %x_assign_1) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1011 'fexp' 'kval_0_1' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 1012 [4/4] (5.96ns)   --->   "%tmp_478_0_2 = fadd float %temp1, %temp2_0_2" [./imgproc.h:53]   --->   Operation 1012 'fadd' 'tmp_478_0_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1013 [4/7] (8.34ns)   --->   "%temp2_0_3 = fdiv float 1.600000e+01, %tmp_149" [./imgproc.h:52]   --->   Operation 1013 'fdiv' 'temp2_0_3' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 8.34>
ST_22 : Operation 1014 [4/4] (5.96ns)   --->   "%sum_2 = fadd float %kval_0_0, 0.000000e+00" [./imgproc.h:55]   --->   Operation 1014 'fadd' 'sum_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1015 [4/5] (8.07ns)   --->   "%kval_0_1 = call float @llvm.exp.f32(float %x_assign_1) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1015 'fexp' 'kval_0_1' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 1016 [3/4] (5.96ns)   --->   "%tmp_478_0_2 = fadd float %temp1, %temp2_0_2" [./imgproc.h:53]   --->   Operation 1016 'fadd' 'tmp_478_0_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1017 [3/7] (8.34ns)   --->   "%temp2_0_3 = fdiv float 1.600000e+01, %tmp_149" [./imgproc.h:52]   --->   Operation 1017 'fdiv' 'temp2_0_3' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1018 [7/7] (8.34ns)   --->   "%temp2_0_4 = fdiv float 9.000000e+00, %tmp_149" [./imgproc.h:52]   --->   Operation 1018 'fdiv' 'temp2_0_4' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 8.34>
ST_23 : Operation 1019 [3/4] (5.96ns)   --->   "%sum_2 = fadd float %kval_0_0, 0.000000e+00" [./imgproc.h:55]   --->   Operation 1019 'fadd' 'sum_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1020 [3/5] (8.07ns)   --->   "%kval_0_1 = call float @llvm.exp.f32(float %x_assign_1) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1020 'fexp' 'kval_0_1' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 1021 [2/4] (5.96ns)   --->   "%tmp_478_0_2 = fadd float %temp1, %temp2_0_2" [./imgproc.h:53]   --->   Operation 1021 'fadd' 'tmp_478_0_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1022 [2/7] (8.34ns)   --->   "%temp2_0_3 = fdiv float 1.600000e+01, %tmp_149" [./imgproc.h:52]   --->   Operation 1022 'fdiv' 'temp2_0_3' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1023 [6/7] (8.34ns)   --->   "%temp2_0_4 = fdiv float 9.000000e+00, %tmp_149" [./imgproc.h:52]   --->   Operation 1023 'fdiv' 'temp2_0_4' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 8.34>
ST_24 : Operation 1024 [2/4] (5.96ns)   --->   "%sum_2 = fadd float %kval_0_0, 0.000000e+00" [./imgproc.h:55]   --->   Operation 1024 'fadd' 'sum_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1025 [2/5] (8.07ns)   --->   "%kval_0_1 = call float @llvm.exp.f32(float %x_assign_1) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1025 'fexp' 'kval_0_1' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 1026 [1/4] (5.96ns)   --->   "%tmp_478_0_2 = fadd float %temp1, %temp2_0_2" [./imgproc.h:53]   --->   Operation 1026 'fadd' 'tmp_478_0_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1027 [1/7] (8.34ns)   --->   "%temp2_0_3 = fdiv float 1.600000e+01, %tmp_149" [./imgproc.h:52]   --->   Operation 1027 'fdiv' 'temp2_0_3' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1028 [5/7] (8.34ns)   --->   "%temp2_0_4 = fdiv float 9.000000e+00, %tmp_149" [./imgproc.h:52]   --->   Operation 1028 'fdiv' 'temp2_0_4' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 8.57>
ST_25 : Operation 1029 [1/4] (5.96ns)   --->   "%sum_2 = fadd float %kval_0_0, 0.000000e+00" [./imgproc.h:55]   --->   Operation 1029 'fadd' 'sum_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1030 [1/5] (8.07ns)   --->   "%kval_0_1 = call float @llvm.exp.f32(float %x_assign_1) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1030 'fexp' 'kval_0_1' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 1031 [1/1] (0.00ns)   --->   "%temp_to_int_0_2 = bitcast float %tmp_478_0_2 to i32" [./imgproc.h:53]   --->   Operation 1031 'bitcast' 'temp_to_int_0_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1032 [1/1] (0.49ns)   --->   "%temp_neg_0_2 = xor i32 %temp_to_int_0_2, -2147483648" [./imgproc.h:53]   --->   Operation 1032 'xor' 'temp_neg_0_2' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1033 [1/1] (0.00ns)   --->   "%x_assign_2 = bitcast i32 %temp_neg_0_2 to float" [./imgproc.h:53]   --->   Operation 1033 'bitcast' 'x_assign_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1034 [5/5] (8.07ns)   --->   "%kval_0_2 = call float @llvm.exp.f32(float %x_assign_2) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1034 'fexp' 'kval_0_2' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 1035 [4/4] (5.96ns)   --->   "%tmp_478_0_3 = fadd float %temp1, %temp2_0_3" [./imgproc.h:53]   --->   Operation 1035 'fadd' 'tmp_478_0_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1036 [4/7] (8.34ns)   --->   "%temp2_0_4 = fdiv float 9.000000e+00, %tmp_149" [./imgproc.h:52]   --->   Operation 1036 'fdiv' 'temp2_0_4' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 8.34>
ST_26 : Operation 1037 [4/4] (5.96ns)   --->   "%sum_2_0_1 = fadd float %sum_2, %kval_0_1" [./imgproc.h:55]   --->   Operation 1037 'fadd' 'sum_2_0_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1038 [4/5] (8.07ns)   --->   "%kval_0_2 = call float @llvm.exp.f32(float %x_assign_2) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1038 'fexp' 'kval_0_2' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 1039 [3/4] (5.96ns)   --->   "%tmp_478_0_3 = fadd float %temp1, %temp2_0_3" [./imgproc.h:53]   --->   Operation 1039 'fadd' 'tmp_478_0_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1040 [3/7] (8.34ns)   --->   "%temp2_0_4 = fdiv float 9.000000e+00, %tmp_149" [./imgproc.h:52]   --->   Operation 1040 'fdiv' 'temp2_0_4' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1041 [7/7] (8.34ns)   --->   "%temp2_0_5 = fdiv float 4.000000e+00, %tmp_149" [./imgproc.h:52]   --->   Operation 1041 'fdiv' 'temp2_0_5' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 8.34>
ST_27 : Operation 1042 [3/4] (5.96ns)   --->   "%sum_2_0_1 = fadd float %sum_2, %kval_0_1" [./imgproc.h:55]   --->   Operation 1042 'fadd' 'sum_2_0_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1043 [3/5] (8.07ns)   --->   "%kval_0_2 = call float @llvm.exp.f32(float %x_assign_2) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1043 'fexp' 'kval_0_2' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 1044 [2/4] (5.96ns)   --->   "%tmp_478_0_3 = fadd float %temp1, %temp2_0_3" [./imgproc.h:53]   --->   Operation 1044 'fadd' 'tmp_478_0_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1045 [2/7] (8.34ns)   --->   "%temp2_0_4 = fdiv float 9.000000e+00, %tmp_149" [./imgproc.h:52]   --->   Operation 1045 'fdiv' 'temp2_0_4' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1046 [6/7] (8.34ns)   --->   "%temp2_0_5 = fdiv float 4.000000e+00, %tmp_149" [./imgproc.h:52]   --->   Operation 1046 'fdiv' 'temp2_0_5' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 8.34>
ST_28 : Operation 1047 [2/4] (5.96ns)   --->   "%sum_2_0_1 = fadd float %sum_2, %kval_0_1" [./imgproc.h:55]   --->   Operation 1047 'fadd' 'sum_2_0_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1048 [2/5] (8.07ns)   --->   "%kval_0_2 = call float @llvm.exp.f32(float %x_assign_2) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1048 'fexp' 'kval_0_2' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 1049 [1/4] (5.96ns)   --->   "%tmp_478_0_3 = fadd float %temp1, %temp2_0_3" [./imgproc.h:53]   --->   Operation 1049 'fadd' 'tmp_478_0_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1050 [1/7] (8.34ns)   --->   "%temp2_0_4 = fdiv float 9.000000e+00, %tmp_149" [./imgproc.h:52]   --->   Operation 1050 'fdiv' 'temp2_0_4' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1051 [5/7] (8.34ns)   --->   "%temp2_0_5 = fdiv float 4.000000e+00, %tmp_149" [./imgproc.h:52]   --->   Operation 1051 'fdiv' 'temp2_0_5' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 8.57>
ST_29 : Operation 1052 [1/4] (5.96ns)   --->   "%sum_2_0_1 = fadd float %sum_2, %kval_0_1" [./imgproc.h:55]   --->   Operation 1052 'fadd' 'sum_2_0_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1053 [1/5] (8.07ns)   --->   "%kval_0_2 = call float @llvm.exp.f32(float %x_assign_2) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1053 'fexp' 'kval_0_2' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 1054 [1/1] (0.00ns)   --->   "%temp_to_int_0_3 = bitcast float %tmp_478_0_3 to i32" [./imgproc.h:53]   --->   Operation 1054 'bitcast' 'temp_to_int_0_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1055 [1/1] (0.49ns)   --->   "%temp_neg_0_3 = xor i32 %temp_to_int_0_3, -2147483648" [./imgproc.h:53]   --->   Operation 1055 'xor' 'temp_neg_0_3' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1056 [1/1] (0.00ns)   --->   "%x_assign_3 = bitcast i32 %temp_neg_0_3 to float" [./imgproc.h:53]   --->   Operation 1056 'bitcast' 'x_assign_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1057 [5/5] (8.07ns)   --->   "%kval_0_3 = call float @llvm.exp.f32(float %x_assign_3) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1057 'fexp' 'kval_0_3' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 1058 [4/4] (5.96ns)   --->   "%tmp_478_0_4 = fadd float %temp1, %temp2_0_4" [./imgproc.h:53]   --->   Operation 1058 'fadd' 'tmp_478_0_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1059 [4/7] (8.34ns)   --->   "%temp2_0_5 = fdiv float 4.000000e+00, %tmp_149" [./imgproc.h:52]   --->   Operation 1059 'fdiv' 'temp2_0_5' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 8.34>
ST_30 : Operation 1060 [4/4] (5.96ns)   --->   "%sum_2_0_2 = fadd float %sum_2_0_1, %kval_0_2" [./imgproc.h:55]   --->   Operation 1060 'fadd' 'sum_2_0_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1061 [4/5] (8.07ns)   --->   "%kval_0_3 = call float @llvm.exp.f32(float %x_assign_3) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1061 'fexp' 'kval_0_3' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 1062 [3/4] (5.96ns)   --->   "%tmp_478_0_4 = fadd float %temp1, %temp2_0_4" [./imgproc.h:53]   --->   Operation 1062 'fadd' 'tmp_478_0_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1063 [3/7] (8.34ns)   --->   "%temp2_0_5 = fdiv float 4.000000e+00, %tmp_149" [./imgproc.h:52]   --->   Operation 1063 'fdiv' 'temp2_0_5' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1064 [7/7] (8.34ns)   --->   "%temp2_0_6 = fdiv float 1.000000e+00, %tmp_149" [./imgproc.h:52]   --->   Operation 1064 'fdiv' 'temp2_0_6' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1065 [7/7] (8.34ns)   --->   "%temp2_0_7 = fdiv float 0.000000e+00, %tmp_149" [./imgproc.h:52]   --->   Operation 1065 'fdiv' 'temp2_0_7' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 8.34>
ST_31 : Operation 1066 [3/4] (5.96ns)   --->   "%sum_2_0_2 = fadd float %sum_2_0_1, %kval_0_2" [./imgproc.h:55]   --->   Operation 1066 'fadd' 'sum_2_0_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1067 [3/5] (8.07ns)   --->   "%kval_0_3 = call float @llvm.exp.f32(float %x_assign_3) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1067 'fexp' 'kval_0_3' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 1068 [2/4] (5.96ns)   --->   "%tmp_478_0_4 = fadd float %temp1, %temp2_0_4" [./imgproc.h:53]   --->   Operation 1068 'fadd' 'tmp_478_0_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1069 [2/7] (8.34ns)   --->   "%temp2_0_5 = fdiv float 4.000000e+00, %tmp_149" [./imgproc.h:52]   --->   Operation 1069 'fdiv' 'temp2_0_5' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1070 [6/7] (8.34ns)   --->   "%temp2_0_6 = fdiv float 1.000000e+00, %tmp_149" [./imgproc.h:52]   --->   Operation 1070 'fdiv' 'temp2_0_6' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1071 [6/7] (8.34ns)   --->   "%temp2_0_7 = fdiv float 0.000000e+00, %tmp_149" [./imgproc.h:52]   --->   Operation 1071 'fdiv' 'temp2_0_7' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 8.34>
ST_32 : Operation 1072 [2/4] (5.96ns)   --->   "%sum_2_0_2 = fadd float %sum_2_0_1, %kval_0_2" [./imgproc.h:55]   --->   Operation 1072 'fadd' 'sum_2_0_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1073 [2/5] (8.07ns)   --->   "%kval_0_3 = call float @llvm.exp.f32(float %x_assign_3) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1073 'fexp' 'kval_0_3' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 1074 [1/4] (5.96ns)   --->   "%tmp_478_0_4 = fadd float %temp1, %temp2_0_4" [./imgproc.h:53]   --->   Operation 1074 'fadd' 'tmp_478_0_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1075 [1/7] (8.34ns)   --->   "%temp2_0_5 = fdiv float 4.000000e+00, %tmp_149" [./imgproc.h:52]   --->   Operation 1075 'fdiv' 'temp2_0_5' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1076 [5/7] (8.34ns)   --->   "%temp2_0_6 = fdiv float 1.000000e+00, %tmp_149" [./imgproc.h:52]   --->   Operation 1076 'fdiv' 'temp2_0_6' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1077 [5/7] (8.34ns)   --->   "%temp2_0_7 = fdiv float 0.000000e+00, %tmp_149" [./imgproc.h:52]   --->   Operation 1077 'fdiv' 'temp2_0_7' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 8.57>
ST_33 : Operation 1078 [1/4] (5.96ns)   --->   "%sum_2_0_2 = fadd float %sum_2_0_1, %kval_0_2" [./imgproc.h:55]   --->   Operation 1078 'fadd' 'sum_2_0_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1079 [1/5] (8.07ns)   --->   "%kval_0_3 = call float @llvm.exp.f32(float %x_assign_3) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1079 'fexp' 'kval_0_3' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 1080 [1/1] (0.00ns)   --->   "%temp_to_int_0_4 = bitcast float %tmp_478_0_4 to i32" [./imgproc.h:53]   --->   Operation 1080 'bitcast' 'temp_to_int_0_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1081 [1/1] (0.49ns)   --->   "%temp_neg_0_4 = xor i32 %temp_to_int_0_4, -2147483648" [./imgproc.h:53]   --->   Operation 1081 'xor' 'temp_neg_0_4' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1082 [1/1] (0.00ns)   --->   "%x_assign_4 = bitcast i32 %temp_neg_0_4 to float" [./imgproc.h:53]   --->   Operation 1082 'bitcast' 'x_assign_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1083 [5/5] (8.07ns)   --->   "%kval_0_4 = call float @llvm.exp.f32(float %x_assign_4) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1083 'fexp' 'kval_0_4' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 1084 [4/4] (5.96ns)   --->   "%tmp_478_0_5 = fadd float %temp1, %temp2_0_5" [./imgproc.h:53]   --->   Operation 1084 'fadd' 'tmp_478_0_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1085 [4/7] (8.34ns)   --->   "%temp2_0_6 = fdiv float 1.000000e+00, %tmp_149" [./imgproc.h:52]   --->   Operation 1085 'fdiv' 'temp2_0_6' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1086 [4/7] (8.34ns)   --->   "%temp2_0_7 = fdiv float 0.000000e+00, %tmp_149" [./imgproc.h:52]   --->   Operation 1086 'fdiv' 'temp2_0_7' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 8.34>
ST_34 : Operation 1087 [4/4] (5.96ns)   --->   "%sum_2_0_3 = fadd float %sum_2_0_2, %kval_0_3" [./imgproc.h:55]   --->   Operation 1087 'fadd' 'sum_2_0_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1088 [4/5] (8.07ns)   --->   "%kval_0_4 = call float @llvm.exp.f32(float %x_assign_4) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1088 'fexp' 'kval_0_4' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 1089 [3/4] (5.96ns)   --->   "%tmp_478_0_5 = fadd float %temp1, %temp2_0_5" [./imgproc.h:53]   --->   Operation 1089 'fadd' 'tmp_478_0_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1090 [3/7] (8.34ns)   --->   "%temp2_0_6 = fdiv float 1.000000e+00, %tmp_149" [./imgproc.h:52]   --->   Operation 1090 'fdiv' 'temp2_0_6' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1091 [3/7] (8.34ns)   --->   "%temp2_0_7 = fdiv float 0.000000e+00, %tmp_149" [./imgproc.h:52]   --->   Operation 1091 'fdiv' 'temp2_0_7' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 8.34>
ST_35 : Operation 1092 [3/4] (5.96ns)   --->   "%sum_2_0_3 = fadd float %sum_2_0_2, %kval_0_3" [./imgproc.h:55]   --->   Operation 1092 'fadd' 'sum_2_0_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1093 [3/5] (8.07ns)   --->   "%kval_0_4 = call float @llvm.exp.f32(float %x_assign_4) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1093 'fexp' 'kval_0_4' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 1094 [2/4] (5.96ns)   --->   "%tmp_478_0_5 = fadd float %temp1, %temp2_0_5" [./imgproc.h:53]   --->   Operation 1094 'fadd' 'tmp_478_0_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1095 [2/7] (8.34ns)   --->   "%temp2_0_6 = fdiv float 1.000000e+00, %tmp_149" [./imgproc.h:52]   --->   Operation 1095 'fdiv' 'temp2_0_6' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1096 [2/7] (8.34ns)   --->   "%temp2_0_7 = fdiv float 0.000000e+00, %tmp_149" [./imgproc.h:52]   --->   Operation 1096 'fdiv' 'temp2_0_7' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 8.34>
ST_36 : Operation 1097 [2/4] (5.96ns)   --->   "%sum_2_0_3 = fadd float %sum_2_0_2, %kval_0_3" [./imgproc.h:55]   --->   Operation 1097 'fadd' 'sum_2_0_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1098 [2/5] (8.07ns)   --->   "%kval_0_4 = call float @llvm.exp.f32(float %x_assign_4) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1098 'fexp' 'kval_0_4' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 1099 [1/4] (5.96ns)   --->   "%tmp_478_0_5 = fadd float %temp1, %temp2_0_5" [./imgproc.h:53]   --->   Operation 1099 'fadd' 'tmp_478_0_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1100 [1/7] (8.34ns)   --->   "%temp2_0_6 = fdiv float 1.000000e+00, %tmp_149" [./imgproc.h:52]   --->   Operation 1100 'fdiv' 'temp2_0_6' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1101 [1/7] (8.34ns)   --->   "%temp2_0_7 = fdiv float 0.000000e+00, %tmp_149" [./imgproc.h:52]   --->   Operation 1101 'fdiv' 'temp2_0_7' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 8.57>
ST_37 : Operation 1102 [1/4] (5.96ns)   --->   "%sum_2_0_3 = fadd float %sum_2_0_2, %kval_0_3" [./imgproc.h:55]   --->   Operation 1102 'fadd' 'sum_2_0_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1103 [1/5] (8.07ns)   --->   "%kval_0_4 = call float @llvm.exp.f32(float %x_assign_4) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1103 'fexp' 'kval_0_4' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 1104 [1/1] (0.00ns)   --->   "%temp_to_int_0_5 = bitcast float %tmp_478_0_5 to i32" [./imgproc.h:53]   --->   Operation 1104 'bitcast' 'temp_to_int_0_5' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1105 [1/1] (0.49ns)   --->   "%temp_neg_0_5 = xor i32 %temp_to_int_0_5, -2147483648" [./imgproc.h:53]   --->   Operation 1105 'xor' 'temp_neg_0_5' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1106 [1/1] (0.00ns)   --->   "%x_assign_5 = bitcast i32 %temp_neg_0_5 to float" [./imgproc.h:53]   --->   Operation 1106 'bitcast' 'x_assign_5' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1107 [5/5] (8.07ns)   --->   "%kval_0_5 = call float @llvm.exp.f32(float %x_assign_5) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1107 'fexp' 'kval_0_5' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 1108 [4/4] (5.96ns)   --->   "%tmp_478_0_6 = fadd float %temp1, %temp2_0_6" [./imgproc.h:53]   --->   Operation 1108 'fadd' 'tmp_478_0_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 8.07>
ST_38 : Operation 1109 [4/4] (5.96ns)   --->   "%sum_2_0_4 = fadd float %sum_2_0_3, %kval_0_4" [./imgproc.h:55]   --->   Operation 1109 'fadd' 'sum_2_0_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1110 [4/5] (8.07ns)   --->   "%kval_0_5 = call float @llvm.exp.f32(float %x_assign_5) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1110 'fexp' 'kval_0_5' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 1111 [3/4] (5.96ns)   --->   "%tmp_478_0_6 = fadd float %temp1, %temp2_0_6" [./imgproc.h:53]   --->   Operation 1111 'fadd' 'tmp_478_0_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 8.07>
ST_39 : Operation 1112 [3/4] (5.96ns)   --->   "%sum_2_0_4 = fadd float %sum_2_0_3, %kval_0_4" [./imgproc.h:55]   --->   Operation 1112 'fadd' 'sum_2_0_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1113 [3/5] (8.07ns)   --->   "%kval_0_5 = call float @llvm.exp.f32(float %x_assign_5) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1113 'fexp' 'kval_0_5' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1114 [2/4] (5.96ns)   --->   "%tmp_478_0_6 = fadd float %temp1, %temp2_0_6" [./imgproc.h:53]   --->   Operation 1114 'fadd' 'tmp_478_0_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 8.07>
ST_40 : Operation 1115 [2/4] (5.96ns)   --->   "%sum_2_0_4 = fadd float %sum_2_0_3, %kval_0_4" [./imgproc.h:55]   --->   Operation 1115 'fadd' 'sum_2_0_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1116 [2/5] (8.07ns)   --->   "%kval_0_5 = call float @llvm.exp.f32(float %x_assign_5) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1116 'fexp' 'kval_0_5' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1117 [1/4] (5.96ns)   --->   "%tmp_478_0_6 = fadd float %temp1, %temp2_0_6" [./imgproc.h:53]   --->   Operation 1117 'fadd' 'tmp_478_0_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 8.57>
ST_41 : Operation 1118 [1/4] (5.96ns)   --->   "%sum_2_0_4 = fadd float %sum_2_0_3, %kval_0_4" [./imgproc.h:55]   --->   Operation 1118 'fadd' 'sum_2_0_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1119 [1/5] (8.07ns)   --->   "%kval_0_5 = call float @llvm.exp.f32(float %x_assign_5) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1119 'fexp' 'kval_0_5' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1120 [1/1] (0.00ns)   --->   "%temp_to_int_0_6 = bitcast float %tmp_478_0_6 to i32" [./imgproc.h:53]   --->   Operation 1120 'bitcast' 'temp_to_int_0_6' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1121 [1/1] (0.49ns)   --->   "%temp_neg_0_6 = xor i32 %temp_to_int_0_6, -2147483648" [./imgproc.h:53]   --->   Operation 1121 'xor' 'temp_neg_0_6' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1122 [1/1] (0.00ns)   --->   "%x_assign_6 = bitcast i32 %temp_neg_0_6 to float" [./imgproc.h:53]   --->   Operation 1122 'bitcast' 'x_assign_6' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1123 [5/5] (8.07ns)   --->   "%kval_0_6 = call float @llvm.exp.f32(float %x_assign_6) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1123 'fexp' 'kval_0_6' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1124 [4/4] (5.96ns)   --->   "%tmp_478_0_7 = fadd float %temp1, %temp2_0_7" [./imgproc.h:53]   --->   Operation 1124 'fadd' 'tmp_478_0_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 8.07>
ST_42 : Operation 1125 [4/4] (5.96ns)   --->   "%sum_2_0_5 = fadd float %sum_2_0_4, %kval_0_5" [./imgproc.h:55]   --->   Operation 1125 'fadd' 'sum_2_0_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1126 [4/5] (8.07ns)   --->   "%kval_0_6 = call float @llvm.exp.f32(float %x_assign_6) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1126 'fexp' 'kval_0_6' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1127 [3/4] (5.96ns)   --->   "%tmp_478_0_7 = fadd float %temp1, %temp2_0_7" [./imgproc.h:53]   --->   Operation 1127 'fadd' 'tmp_478_0_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 8.07>
ST_43 : Operation 1128 [3/4] (5.96ns)   --->   "%sum_2_0_5 = fadd float %sum_2_0_4, %kval_0_5" [./imgproc.h:55]   --->   Operation 1128 'fadd' 'sum_2_0_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1129 [3/5] (8.07ns)   --->   "%kval_0_6 = call float @llvm.exp.f32(float %x_assign_6) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1129 'fexp' 'kval_0_6' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1130 [2/4] (5.96ns)   --->   "%tmp_478_0_7 = fadd float %temp1, %temp2_0_7" [./imgproc.h:53]   --->   Operation 1130 'fadd' 'tmp_478_0_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 8.07>
ST_44 : Operation 1131 [2/4] (5.96ns)   --->   "%sum_2_0_5 = fadd float %sum_2_0_4, %kval_0_5" [./imgproc.h:55]   --->   Operation 1131 'fadd' 'sum_2_0_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1132 [2/5] (8.07ns)   --->   "%kval_0_6 = call float @llvm.exp.f32(float %x_assign_6) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1132 'fexp' 'kval_0_6' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1133 [1/4] (5.96ns)   --->   "%tmp_478_0_7 = fadd float %temp1, %temp2_0_7" [./imgproc.h:53]   --->   Operation 1133 'fadd' 'tmp_478_0_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 8.57>
ST_45 : Operation 1134 [1/4] (5.96ns)   --->   "%sum_2_0_5 = fadd float %sum_2_0_4, %kval_0_5" [./imgproc.h:55]   --->   Operation 1134 'fadd' 'sum_2_0_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1135 [1/5] (8.07ns)   --->   "%kval_0_6 = call float @llvm.exp.f32(float %x_assign_6) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1135 'fexp' 'kval_0_6' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1136 [1/1] (0.00ns)   --->   "%temp_to_int_0_7 = bitcast float %tmp_478_0_7 to i32" [./imgproc.h:53]   --->   Operation 1136 'bitcast' 'temp_to_int_0_7' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1137 [1/1] (0.49ns)   --->   "%temp_neg_0_7 = xor i32 %temp_to_int_0_7, -2147483648" [./imgproc.h:53]   --->   Operation 1137 'xor' 'temp_neg_0_7' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1138 [1/1] (0.00ns)   --->   "%x_assign_7 = bitcast i32 %temp_neg_0_7 to float" [./imgproc.h:53]   --->   Operation 1138 'bitcast' 'x_assign_7' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1139 [5/5] (8.07ns)   --->   "%kval_0_7 = call float @llvm.exp.f32(float %x_assign_7) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1139 'fexp' 'kval_0_7' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 46 <SV = 45> <Delay = 8.07>
ST_46 : Operation 1140 [4/4] (5.96ns)   --->   "%sum_2_0_6 = fadd float %sum_2_0_5, %kval_0_6" [./imgproc.h:55]   --->   Operation 1140 'fadd' 'sum_2_0_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1141 [4/5] (8.07ns)   --->   "%kval_0_7 = call float @llvm.exp.f32(float %x_assign_7) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1141 'fexp' 'kval_0_7' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 47 <SV = 46> <Delay = 8.07>
ST_47 : Operation 1142 [3/4] (5.96ns)   --->   "%sum_2_0_6 = fadd float %sum_2_0_5, %kval_0_6" [./imgproc.h:55]   --->   Operation 1142 'fadd' 'sum_2_0_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1143 [3/5] (8.07ns)   --->   "%kval_0_7 = call float @llvm.exp.f32(float %x_assign_7) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1143 'fexp' 'kval_0_7' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 48 <SV = 47> <Delay = 8.07>
ST_48 : Operation 1144 [2/4] (5.96ns)   --->   "%sum_2_0_6 = fadd float %sum_2_0_5, %kval_0_6" [./imgproc.h:55]   --->   Operation 1144 'fadd' 'sum_2_0_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1145 [2/5] (8.07ns)   --->   "%kval_0_7 = call float @llvm.exp.f32(float %x_assign_7) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1145 'fexp' 'kval_0_7' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 49 <SV = 48> <Delay = 8.07>
ST_49 : Operation 1146 [1/4] (5.96ns)   --->   "%sum_2_0_6 = fadd float %sum_2_0_5, %kval_0_6" [./imgproc.h:55]   --->   Operation 1146 'fadd' 'sum_2_0_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1147 [1/5] (8.07ns)   --->   "%kval_0_7 = call float @llvm.exp.f32(float %x_assign_7) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1147 'fexp' 'kval_0_7' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.96>
ST_50 : Operation 1148 [4/4] (5.96ns)   --->   "%sum_2_0_7 = fadd float %sum_2_0_6, %kval_0_7" [./imgproc.h:55]   --->   Operation 1148 'fadd' 'sum_2_0_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.96>
ST_51 : Operation 1149 [3/4] (5.96ns)   --->   "%sum_2_0_7 = fadd float %sum_2_0_6, %kval_0_7" [./imgproc.h:55]   --->   Operation 1149 'fadd' 'sum_2_0_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.96>
ST_52 : Operation 1150 [2/4] (5.96ns)   --->   "%sum_2_0_7 = fadd float %sum_2_0_6, %kval_0_7" [./imgproc.h:55]   --->   Operation 1150 'fadd' 'sum_2_0_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.96>
ST_53 : Operation 1151 [1/4] (5.96ns)   --->   "%sum_2_0_7 = fadd float %sum_2_0_6, %kval_0_7" [./imgproc.h:55]   --->   Operation 1151 'fadd' 'sum_2_0_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.96>
ST_54 : Operation 1152 [4/4] (5.96ns)   --->   "%sum_2_0_8 = fadd float %sum_2_0_7, %kval_0_6" [./imgproc.h:55]   --->   Operation 1152 'fadd' 'sum_2_0_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.96>
ST_55 : Operation 1153 [3/4] (5.96ns)   --->   "%sum_2_0_8 = fadd float %sum_2_0_7, %kval_0_6" [./imgproc.h:55]   --->   Operation 1153 'fadd' 'sum_2_0_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.96>
ST_56 : Operation 1154 [2/4] (5.96ns)   --->   "%sum_2_0_8 = fadd float %sum_2_0_7, %kval_0_6" [./imgproc.h:55]   --->   Operation 1154 'fadd' 'sum_2_0_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.96>
ST_57 : Operation 1155 [1/4] (5.96ns)   --->   "%sum_2_0_8 = fadd float %sum_2_0_7, %kval_0_6" [./imgproc.h:55]   --->   Operation 1155 'fadd' 'sum_2_0_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.96>
ST_58 : Operation 1156 [4/4] (5.96ns)   --->   "%sum_2_0_9 = fadd float %sum_2_0_8, %kval_0_5" [./imgproc.h:55]   --->   Operation 1156 'fadd' 'sum_2_0_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.96>
ST_59 : Operation 1157 [3/4] (5.96ns)   --->   "%sum_2_0_9 = fadd float %sum_2_0_8, %kval_0_5" [./imgproc.h:55]   --->   Operation 1157 'fadd' 'sum_2_0_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.96>
ST_60 : Operation 1158 [2/4] (5.96ns)   --->   "%sum_2_0_9 = fadd float %sum_2_0_8, %kval_0_5" [./imgproc.h:55]   --->   Operation 1158 'fadd' 'sum_2_0_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.96>
ST_61 : Operation 1159 [1/4] (5.96ns)   --->   "%sum_2_0_9 = fadd float %sum_2_0_8, %kval_0_5" [./imgproc.h:55]   --->   Operation 1159 'fadd' 'sum_2_0_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.96>
ST_62 : Operation 1160 [4/4] (5.96ns)   --->   "%sum_2_0_s = fadd float %sum_2_0_9, %kval_0_4" [./imgproc.h:55]   --->   Operation 1160 'fadd' 'sum_2_0_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.96>
ST_63 : Operation 1161 [3/4] (5.96ns)   --->   "%sum_2_0_s = fadd float %sum_2_0_9, %kval_0_4" [./imgproc.h:55]   --->   Operation 1161 'fadd' 'sum_2_0_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.96>
ST_64 : Operation 1162 [2/4] (5.96ns)   --->   "%sum_2_0_s = fadd float %sum_2_0_9, %kval_0_4" [./imgproc.h:55]   --->   Operation 1162 'fadd' 'sum_2_0_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.96>
ST_65 : Operation 1163 [1/4] (5.96ns)   --->   "%sum_2_0_s = fadd float %sum_2_0_9, %kval_0_4" [./imgproc.h:55]   --->   Operation 1163 'fadd' 'sum_2_0_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 8.34>
ST_66 : Operation 1164 [4/4] (5.96ns)   --->   "%sum_2_0_10 = fadd float %sum_2_0_s, %kval_0_3" [./imgproc.h:55]   --->   Operation 1164 'fadd' 'sum_2_0_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1165 [7/7] (8.34ns)   --->   "%temp1_1 = fdiv float 3.600000e+01, %tmp_147" [./imgproc.h:50]   --->   Operation 1165 'fdiv' 'temp1_1' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 8.34>
ST_67 : Operation 1166 [3/4] (5.96ns)   --->   "%sum_2_0_10 = fadd float %sum_2_0_s, %kval_0_3" [./imgproc.h:55]   --->   Operation 1166 'fadd' 'sum_2_0_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1167 [6/7] (8.34ns)   --->   "%temp1_1 = fdiv float 3.600000e+01, %tmp_147" [./imgproc.h:50]   --->   Operation 1167 'fdiv' 'temp1_1' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 8.34>
ST_68 : Operation 1168 [2/4] (5.96ns)   --->   "%sum_2_0_10 = fadd float %sum_2_0_s, %kval_0_3" [./imgproc.h:55]   --->   Operation 1168 'fadd' 'sum_2_0_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1169 [5/7] (8.34ns)   --->   "%temp1_1 = fdiv float 3.600000e+01, %tmp_147" [./imgproc.h:50]   --->   Operation 1169 'fdiv' 'temp1_1' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 8.34>
ST_69 : Operation 1170 [1/4] (5.96ns)   --->   "%sum_2_0_10 = fadd float %sum_2_0_s, %kval_0_3" [./imgproc.h:55]   --->   Operation 1170 'fadd' 'sum_2_0_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1171 [4/7] (8.34ns)   --->   "%temp1_1 = fdiv float 3.600000e+01, %tmp_147" [./imgproc.h:50]   --->   Operation 1171 'fdiv' 'temp1_1' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 8.34>
ST_70 : Operation 1172 [4/4] (5.96ns)   --->   "%sum_2_0_11 = fadd float %sum_2_0_10, %kval_0_2" [./imgproc.h:55]   --->   Operation 1172 'fadd' 'sum_2_0_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1173 [3/7] (8.34ns)   --->   "%temp1_1 = fdiv float 3.600000e+01, %tmp_147" [./imgproc.h:50]   --->   Operation 1173 'fdiv' 'temp1_1' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 8.34>
ST_71 : Operation 1174 [3/4] (5.96ns)   --->   "%sum_2_0_11 = fadd float %sum_2_0_10, %kval_0_2" [./imgproc.h:55]   --->   Operation 1174 'fadd' 'sum_2_0_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1175 [2/7] (8.34ns)   --->   "%temp1_1 = fdiv float 3.600000e+01, %tmp_147" [./imgproc.h:50]   --->   Operation 1175 'fdiv' 'temp1_1' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 8.34>
ST_72 : Operation 1176 [2/4] (5.96ns)   --->   "%sum_2_0_11 = fadd float %sum_2_0_10, %kval_0_2" [./imgproc.h:55]   --->   Operation 1176 'fadd' 'sum_2_0_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1177 [1/7] (8.34ns)   --->   "%temp1_1 = fdiv float 3.600000e+01, %tmp_147" [./imgproc.h:50]   --->   Operation 1177 'fdiv' 'temp1_1' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 5.96>
ST_73 : Operation 1178 [1/4] (5.96ns)   --->   "%sum_2_0_11 = fadd float %sum_2_0_10, %kval_0_2" [./imgproc.h:55]   --->   Operation 1178 'fadd' 'sum_2_0_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1179 [4/4] (5.96ns)   --->   "%tmp_478_1 = fadd float %temp1_1, %temp2" [./imgproc.h:53]   --->   Operation 1179 'fadd' 'tmp_478_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 5.96>
ST_74 : Operation 1180 [4/4] (5.96ns)   --->   "%sum_2_0_12 = fadd float %sum_2_0_11, %kval_0_1" [./imgproc.h:55]   --->   Operation 1180 'fadd' 'sum_2_0_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1181 [3/4] (5.96ns)   --->   "%tmp_478_1 = fadd float %temp1_1, %temp2" [./imgproc.h:53]   --->   Operation 1181 'fadd' 'tmp_478_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 5.96>
ST_75 : Operation 1182 [3/4] (5.96ns)   --->   "%sum_2_0_12 = fadd float %sum_2_0_11, %kval_0_1" [./imgproc.h:55]   --->   Operation 1182 'fadd' 'sum_2_0_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1183 [2/4] (5.96ns)   --->   "%tmp_478_1 = fadd float %temp1_1, %temp2" [./imgproc.h:53]   --->   Operation 1183 'fadd' 'tmp_478_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 5.96>
ST_76 : Operation 1184 [2/4] (5.96ns)   --->   "%sum_2_0_12 = fadd float %sum_2_0_11, %kval_0_1" [./imgproc.h:55]   --->   Operation 1184 'fadd' 'sum_2_0_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1185 [1/4] (5.96ns)   --->   "%tmp_478_1 = fadd float %temp1_1, %temp2" [./imgproc.h:53]   --->   Operation 1185 'fadd' 'tmp_478_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 8.57>
ST_77 : Operation 1186 [1/4] (5.96ns)   --->   "%sum_2_0_12 = fadd float %sum_2_0_11, %kval_0_1" [./imgproc.h:55]   --->   Operation 1186 'fadd' 'sum_2_0_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1187 [1/1] (0.00ns)   --->   "%temp_to_int_1 = bitcast float %tmp_478_1 to i32" [./imgproc.h:53]   --->   Operation 1187 'bitcast' 'temp_to_int_1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1188 [1/1] (0.49ns)   --->   "%temp_neg_1 = xor i32 %temp_to_int_1, -2147483648" [./imgproc.h:53]   --->   Operation 1188 'xor' 'temp_neg_1' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1189 [1/1] (0.00ns)   --->   "%x_assign_8 = bitcast i32 %temp_neg_1 to float" [./imgproc.h:53]   --->   Operation 1189 'bitcast' 'x_assign_8' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1190 [5/5] (8.07ns)   --->   "%kval_1_0 = call float @llvm.exp.f32(float %x_assign_8) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1190 'fexp' 'kval_1_0' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_77 : Operation 1191 [4/4] (5.96ns)   --->   "%tmp_478_1_1 = fadd float %temp1_1, %temp2_0_1" [./imgproc.h:53]   --->   Operation 1191 'fadd' 'tmp_478_1_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 8.07>
ST_78 : Operation 1192 [4/4] (5.96ns)   --->   "%sum_2_0_13 = fadd float %sum_2_0_12, %kval_0_0" [./imgproc.h:55]   --->   Operation 1192 'fadd' 'sum_2_0_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1193 [4/5] (8.07ns)   --->   "%kval_1_0 = call float @llvm.exp.f32(float %x_assign_8) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1193 'fexp' 'kval_1_0' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_78 : Operation 1194 [3/4] (5.96ns)   --->   "%tmp_478_1_1 = fadd float %temp1_1, %temp2_0_1" [./imgproc.h:53]   --->   Operation 1194 'fadd' 'tmp_478_1_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 8.07>
ST_79 : Operation 1195 [3/4] (5.96ns)   --->   "%sum_2_0_13 = fadd float %sum_2_0_12, %kval_0_0" [./imgproc.h:55]   --->   Operation 1195 'fadd' 'sum_2_0_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1196 [3/5] (8.07ns)   --->   "%kval_1_0 = call float @llvm.exp.f32(float %x_assign_8) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1196 'fexp' 'kval_1_0' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_79 : Operation 1197 [2/4] (5.96ns)   --->   "%tmp_478_1_1 = fadd float %temp1_1, %temp2_0_1" [./imgproc.h:53]   --->   Operation 1197 'fadd' 'tmp_478_1_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 8.07>
ST_80 : Operation 1198 [2/4] (5.96ns)   --->   "%sum_2_0_13 = fadd float %sum_2_0_12, %kval_0_0" [./imgproc.h:55]   --->   Operation 1198 'fadd' 'sum_2_0_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1199 [2/5] (8.07ns)   --->   "%kval_1_0 = call float @llvm.exp.f32(float %x_assign_8) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1199 'fexp' 'kval_1_0' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_80 : Operation 1200 [1/4] (5.96ns)   --->   "%tmp_478_1_1 = fadd float %temp1_1, %temp2_0_1" [./imgproc.h:53]   --->   Operation 1200 'fadd' 'tmp_478_1_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 8.57>
ST_81 : Operation 1201 [1/4] (5.96ns)   --->   "%sum_2_0_13 = fadd float %sum_2_0_12, %kval_0_0" [./imgproc.h:55]   --->   Operation 1201 'fadd' 'sum_2_0_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1202 [1/5] (8.07ns)   --->   "%kval_1_0 = call float @llvm.exp.f32(float %x_assign_8) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1202 'fexp' 'kval_1_0' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_81 : Operation 1203 [1/1] (0.00ns)   --->   "%temp_to_int_1_1 = bitcast float %tmp_478_1_1 to i32" [./imgproc.h:53]   --->   Operation 1203 'bitcast' 'temp_to_int_1_1' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1204 [1/1] (0.49ns)   --->   "%temp_neg_1_1 = xor i32 %temp_to_int_1_1, -2147483648" [./imgproc.h:53]   --->   Operation 1204 'xor' 'temp_neg_1_1' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1205 [1/1] (0.00ns)   --->   "%x_assign_9 = bitcast i32 %temp_neg_1_1 to float" [./imgproc.h:53]   --->   Operation 1205 'bitcast' 'x_assign_9' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1206 [5/5] (8.07ns)   --->   "%kval_1_1 = call float @llvm.exp.f32(float %x_assign_9) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1206 'fexp' 'kval_1_1' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_81 : Operation 1207 [4/4] (5.96ns)   --->   "%tmp_478_1_2 = fadd float %temp1_1, %temp2_0_2" [./imgproc.h:53]   --->   Operation 1207 'fadd' 'tmp_478_1_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 8.07>
ST_82 : Operation 1208 [4/4] (5.96ns)   --->   "%sum_2_1 = fadd float %sum_2_0_13, %kval_1_0" [./imgproc.h:55]   --->   Operation 1208 'fadd' 'sum_2_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1209 [4/5] (8.07ns)   --->   "%kval_1_1 = call float @llvm.exp.f32(float %x_assign_9) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1209 'fexp' 'kval_1_1' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_82 : Operation 1210 [3/4] (5.96ns)   --->   "%tmp_478_1_2 = fadd float %temp1_1, %temp2_0_2" [./imgproc.h:53]   --->   Operation 1210 'fadd' 'tmp_478_1_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 8.07>
ST_83 : Operation 1211 [3/4] (5.96ns)   --->   "%sum_2_1 = fadd float %sum_2_0_13, %kval_1_0" [./imgproc.h:55]   --->   Operation 1211 'fadd' 'sum_2_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1212 [3/5] (8.07ns)   --->   "%kval_1_1 = call float @llvm.exp.f32(float %x_assign_9) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1212 'fexp' 'kval_1_1' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_83 : Operation 1213 [2/4] (5.96ns)   --->   "%tmp_478_1_2 = fadd float %temp1_1, %temp2_0_2" [./imgproc.h:53]   --->   Operation 1213 'fadd' 'tmp_478_1_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 8.07>
ST_84 : Operation 1214 [2/4] (5.96ns)   --->   "%sum_2_1 = fadd float %sum_2_0_13, %kval_1_0" [./imgproc.h:55]   --->   Operation 1214 'fadd' 'sum_2_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1215 [2/5] (8.07ns)   --->   "%kval_1_1 = call float @llvm.exp.f32(float %x_assign_9) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1215 'fexp' 'kval_1_1' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_84 : Operation 1216 [1/4] (5.96ns)   --->   "%tmp_478_1_2 = fadd float %temp1_1, %temp2_0_2" [./imgproc.h:53]   --->   Operation 1216 'fadd' 'tmp_478_1_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 8.57>
ST_85 : Operation 1217 [1/4] (5.96ns)   --->   "%sum_2_1 = fadd float %sum_2_0_13, %kval_1_0" [./imgproc.h:55]   --->   Operation 1217 'fadd' 'sum_2_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1218 [1/5] (8.07ns)   --->   "%kval_1_1 = call float @llvm.exp.f32(float %x_assign_9) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1218 'fexp' 'kval_1_1' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_85 : Operation 1219 [1/1] (0.00ns)   --->   "%temp_to_int_1_2 = bitcast float %tmp_478_1_2 to i32" [./imgproc.h:53]   --->   Operation 1219 'bitcast' 'temp_to_int_1_2' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1220 [1/1] (0.49ns)   --->   "%temp_neg_1_2 = xor i32 %temp_to_int_1_2, -2147483648" [./imgproc.h:53]   --->   Operation 1220 'xor' 'temp_neg_1_2' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1221 [1/1] (0.00ns)   --->   "%x_assign_s = bitcast i32 %temp_neg_1_2 to float" [./imgproc.h:53]   --->   Operation 1221 'bitcast' 'x_assign_s' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1222 [5/5] (8.07ns)   --->   "%kval_1_2 = call float @llvm.exp.f32(float %x_assign_s) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1222 'fexp' 'kval_1_2' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_85 : Operation 1223 [4/4] (5.96ns)   --->   "%tmp_478_1_3 = fadd float %temp1_1, %temp2_0_3" [./imgproc.h:53]   --->   Operation 1223 'fadd' 'tmp_478_1_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 8.07>
ST_86 : Operation 1224 [4/4] (5.96ns)   --->   "%sum_2_1_1 = fadd float %sum_2_1, %kval_1_1" [./imgproc.h:55]   --->   Operation 1224 'fadd' 'sum_2_1_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1225 [4/5] (8.07ns)   --->   "%kval_1_2 = call float @llvm.exp.f32(float %x_assign_s) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1225 'fexp' 'kval_1_2' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_86 : Operation 1226 [3/4] (5.96ns)   --->   "%tmp_478_1_3 = fadd float %temp1_1, %temp2_0_3" [./imgproc.h:53]   --->   Operation 1226 'fadd' 'tmp_478_1_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 8.07>
ST_87 : Operation 1227 [3/4] (5.96ns)   --->   "%sum_2_1_1 = fadd float %sum_2_1, %kval_1_1" [./imgproc.h:55]   --->   Operation 1227 'fadd' 'sum_2_1_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1228 [3/5] (8.07ns)   --->   "%kval_1_2 = call float @llvm.exp.f32(float %x_assign_s) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1228 'fexp' 'kval_1_2' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_87 : Operation 1229 [2/4] (5.96ns)   --->   "%tmp_478_1_3 = fadd float %temp1_1, %temp2_0_3" [./imgproc.h:53]   --->   Operation 1229 'fadd' 'tmp_478_1_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 8.07>
ST_88 : Operation 1230 [2/4] (5.96ns)   --->   "%sum_2_1_1 = fadd float %sum_2_1, %kval_1_1" [./imgproc.h:55]   --->   Operation 1230 'fadd' 'sum_2_1_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1231 [2/5] (8.07ns)   --->   "%kval_1_2 = call float @llvm.exp.f32(float %x_assign_s) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1231 'fexp' 'kval_1_2' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_88 : Operation 1232 [1/4] (5.96ns)   --->   "%tmp_478_1_3 = fadd float %temp1_1, %temp2_0_3" [./imgproc.h:53]   --->   Operation 1232 'fadd' 'tmp_478_1_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 8.57>
ST_89 : Operation 1233 [1/4] (5.96ns)   --->   "%sum_2_1_1 = fadd float %sum_2_1, %kval_1_1" [./imgproc.h:55]   --->   Operation 1233 'fadd' 'sum_2_1_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1234 [1/5] (8.07ns)   --->   "%kval_1_2 = call float @llvm.exp.f32(float %x_assign_s) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1234 'fexp' 'kval_1_2' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_89 : Operation 1235 [1/1] (0.00ns)   --->   "%temp_to_int_1_3 = bitcast float %tmp_478_1_3 to i32" [./imgproc.h:53]   --->   Operation 1235 'bitcast' 'temp_to_int_1_3' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1236 [1/1] (0.49ns)   --->   "%temp_neg_1_3 = xor i32 %temp_to_int_1_3, -2147483648" [./imgproc.h:53]   --->   Operation 1236 'xor' 'temp_neg_1_3' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1237 [1/1] (0.00ns)   --->   "%x_assign_10 = bitcast i32 %temp_neg_1_3 to float" [./imgproc.h:53]   --->   Operation 1237 'bitcast' 'x_assign_10' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1238 [5/5] (8.07ns)   --->   "%kval_1_3 = call float @llvm.exp.f32(float %x_assign_10) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1238 'fexp' 'kval_1_3' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_89 : Operation 1239 [4/4] (5.96ns)   --->   "%tmp_478_1_4 = fadd float %temp1_1, %temp2_0_4" [./imgproc.h:53]   --->   Operation 1239 'fadd' 'tmp_478_1_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 8.07>
ST_90 : Operation 1240 [4/4] (5.96ns)   --->   "%sum_2_1_2 = fadd float %sum_2_1_1, %kval_1_2" [./imgproc.h:55]   --->   Operation 1240 'fadd' 'sum_2_1_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1241 [4/5] (8.07ns)   --->   "%kval_1_3 = call float @llvm.exp.f32(float %x_assign_10) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1241 'fexp' 'kval_1_3' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_90 : Operation 1242 [3/4] (5.96ns)   --->   "%tmp_478_1_4 = fadd float %temp1_1, %temp2_0_4" [./imgproc.h:53]   --->   Operation 1242 'fadd' 'tmp_478_1_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 8.07>
ST_91 : Operation 1243 [3/4] (5.96ns)   --->   "%sum_2_1_2 = fadd float %sum_2_1_1, %kval_1_2" [./imgproc.h:55]   --->   Operation 1243 'fadd' 'sum_2_1_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1244 [3/5] (8.07ns)   --->   "%kval_1_3 = call float @llvm.exp.f32(float %x_assign_10) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1244 'fexp' 'kval_1_3' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_91 : Operation 1245 [2/4] (5.96ns)   --->   "%tmp_478_1_4 = fadd float %temp1_1, %temp2_0_4" [./imgproc.h:53]   --->   Operation 1245 'fadd' 'tmp_478_1_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 8.07>
ST_92 : Operation 1246 [2/4] (5.96ns)   --->   "%sum_2_1_2 = fadd float %sum_2_1_1, %kval_1_2" [./imgproc.h:55]   --->   Operation 1246 'fadd' 'sum_2_1_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1247 [2/5] (8.07ns)   --->   "%kval_1_3 = call float @llvm.exp.f32(float %x_assign_10) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1247 'fexp' 'kval_1_3' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_92 : Operation 1248 [1/4] (5.96ns)   --->   "%tmp_478_1_4 = fadd float %temp1_1, %temp2_0_4" [./imgproc.h:53]   --->   Operation 1248 'fadd' 'tmp_478_1_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 8.57>
ST_93 : Operation 1249 [1/4] (5.96ns)   --->   "%sum_2_1_2 = fadd float %sum_2_1_1, %kval_1_2" [./imgproc.h:55]   --->   Operation 1249 'fadd' 'sum_2_1_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1250 [1/5] (8.07ns)   --->   "%kval_1_3 = call float @llvm.exp.f32(float %x_assign_10) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1250 'fexp' 'kval_1_3' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_93 : Operation 1251 [1/1] (0.00ns)   --->   "%temp_to_int_1_4 = bitcast float %tmp_478_1_4 to i32" [./imgproc.h:53]   --->   Operation 1251 'bitcast' 'temp_to_int_1_4' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1252 [1/1] (0.49ns)   --->   "%temp_neg_1_4 = xor i32 %temp_to_int_1_4, -2147483648" [./imgproc.h:53]   --->   Operation 1252 'xor' 'temp_neg_1_4' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1253 [1/1] (0.00ns)   --->   "%x_assign_11 = bitcast i32 %temp_neg_1_4 to float" [./imgproc.h:53]   --->   Operation 1253 'bitcast' 'x_assign_11' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1254 [5/5] (8.07ns)   --->   "%kval_1_4 = call float @llvm.exp.f32(float %x_assign_11) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1254 'fexp' 'kval_1_4' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_93 : Operation 1255 [4/4] (5.96ns)   --->   "%tmp_478_1_5 = fadd float %temp1_1, %temp2_0_5" [./imgproc.h:53]   --->   Operation 1255 'fadd' 'tmp_478_1_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 8.07>
ST_94 : Operation 1256 [4/4] (5.96ns)   --->   "%sum_2_1_3 = fadd float %sum_2_1_2, %kval_1_3" [./imgproc.h:55]   --->   Operation 1256 'fadd' 'sum_2_1_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1257 [4/5] (8.07ns)   --->   "%kval_1_4 = call float @llvm.exp.f32(float %x_assign_11) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1257 'fexp' 'kval_1_4' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_94 : Operation 1258 [3/4] (5.96ns)   --->   "%tmp_478_1_5 = fadd float %temp1_1, %temp2_0_5" [./imgproc.h:53]   --->   Operation 1258 'fadd' 'tmp_478_1_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 8.07>
ST_95 : Operation 1259 [3/4] (5.96ns)   --->   "%sum_2_1_3 = fadd float %sum_2_1_2, %kval_1_3" [./imgproc.h:55]   --->   Operation 1259 'fadd' 'sum_2_1_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1260 [3/5] (8.07ns)   --->   "%kval_1_4 = call float @llvm.exp.f32(float %x_assign_11) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1260 'fexp' 'kval_1_4' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_95 : Operation 1261 [2/4] (5.96ns)   --->   "%tmp_478_1_5 = fadd float %temp1_1, %temp2_0_5" [./imgproc.h:53]   --->   Operation 1261 'fadd' 'tmp_478_1_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 8.07>
ST_96 : Operation 1262 [2/4] (5.96ns)   --->   "%sum_2_1_3 = fadd float %sum_2_1_2, %kval_1_3" [./imgproc.h:55]   --->   Operation 1262 'fadd' 'sum_2_1_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1263 [2/5] (8.07ns)   --->   "%kval_1_4 = call float @llvm.exp.f32(float %x_assign_11) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1263 'fexp' 'kval_1_4' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_96 : Operation 1264 [1/4] (5.96ns)   --->   "%tmp_478_1_5 = fadd float %temp1_1, %temp2_0_5" [./imgproc.h:53]   --->   Operation 1264 'fadd' 'tmp_478_1_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 8.57>
ST_97 : Operation 1265 [1/4] (5.96ns)   --->   "%sum_2_1_3 = fadd float %sum_2_1_2, %kval_1_3" [./imgproc.h:55]   --->   Operation 1265 'fadd' 'sum_2_1_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1266 [1/5] (8.07ns)   --->   "%kval_1_4 = call float @llvm.exp.f32(float %x_assign_11) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1266 'fexp' 'kval_1_4' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_97 : Operation 1267 [1/1] (0.00ns)   --->   "%temp_to_int_1_5 = bitcast float %tmp_478_1_5 to i32" [./imgproc.h:53]   --->   Operation 1267 'bitcast' 'temp_to_int_1_5' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1268 [1/1] (0.49ns)   --->   "%temp_neg_1_5 = xor i32 %temp_to_int_1_5, -2147483648" [./imgproc.h:53]   --->   Operation 1268 'xor' 'temp_neg_1_5' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1269 [1/1] (0.00ns)   --->   "%x_assign_12 = bitcast i32 %temp_neg_1_5 to float" [./imgproc.h:53]   --->   Operation 1269 'bitcast' 'x_assign_12' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1270 [5/5] (8.07ns)   --->   "%kval_1_5 = call float @llvm.exp.f32(float %x_assign_12) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1270 'fexp' 'kval_1_5' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_97 : Operation 1271 [4/4] (5.96ns)   --->   "%tmp_478_1_6 = fadd float %temp1_1, %temp2_0_6" [./imgproc.h:53]   --->   Operation 1271 'fadd' 'tmp_478_1_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 8.07>
ST_98 : Operation 1272 [4/4] (5.96ns)   --->   "%sum_2_1_4 = fadd float %sum_2_1_3, %kval_1_4" [./imgproc.h:55]   --->   Operation 1272 'fadd' 'sum_2_1_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1273 [4/5] (8.07ns)   --->   "%kval_1_5 = call float @llvm.exp.f32(float %x_assign_12) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1273 'fexp' 'kval_1_5' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_98 : Operation 1274 [3/4] (5.96ns)   --->   "%tmp_478_1_6 = fadd float %temp1_1, %temp2_0_6" [./imgproc.h:53]   --->   Operation 1274 'fadd' 'tmp_478_1_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 8.07>
ST_99 : Operation 1275 [3/4] (5.96ns)   --->   "%sum_2_1_4 = fadd float %sum_2_1_3, %kval_1_4" [./imgproc.h:55]   --->   Operation 1275 'fadd' 'sum_2_1_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1276 [3/5] (8.07ns)   --->   "%kval_1_5 = call float @llvm.exp.f32(float %x_assign_12) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1276 'fexp' 'kval_1_5' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_99 : Operation 1277 [2/4] (5.96ns)   --->   "%tmp_478_1_6 = fadd float %temp1_1, %temp2_0_6" [./imgproc.h:53]   --->   Operation 1277 'fadd' 'tmp_478_1_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 8.07>
ST_100 : Operation 1278 [2/4] (5.96ns)   --->   "%sum_2_1_4 = fadd float %sum_2_1_3, %kval_1_4" [./imgproc.h:55]   --->   Operation 1278 'fadd' 'sum_2_1_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1279 [2/5] (8.07ns)   --->   "%kval_1_5 = call float @llvm.exp.f32(float %x_assign_12) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1279 'fexp' 'kval_1_5' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_100 : Operation 1280 [1/4] (5.96ns)   --->   "%tmp_478_1_6 = fadd float %temp1_1, %temp2_0_6" [./imgproc.h:53]   --->   Operation 1280 'fadd' 'tmp_478_1_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 8.57>
ST_101 : Operation 1281 [1/4] (5.96ns)   --->   "%sum_2_1_4 = fadd float %sum_2_1_3, %kval_1_4" [./imgproc.h:55]   --->   Operation 1281 'fadd' 'sum_2_1_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1282 [1/5] (8.07ns)   --->   "%kval_1_5 = call float @llvm.exp.f32(float %x_assign_12) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1282 'fexp' 'kval_1_5' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_101 : Operation 1283 [1/1] (0.00ns)   --->   "%temp_to_int_1_6 = bitcast float %tmp_478_1_6 to i32" [./imgproc.h:53]   --->   Operation 1283 'bitcast' 'temp_to_int_1_6' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1284 [1/1] (0.49ns)   --->   "%temp_neg_1_6 = xor i32 %temp_to_int_1_6, -2147483648" [./imgproc.h:53]   --->   Operation 1284 'xor' 'temp_neg_1_6' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1285 [1/1] (0.00ns)   --->   "%x_assign_13 = bitcast i32 %temp_neg_1_6 to float" [./imgproc.h:53]   --->   Operation 1285 'bitcast' 'x_assign_13' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1286 [5/5] (8.07ns)   --->   "%kval_1_6 = call float @llvm.exp.f32(float %x_assign_13) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1286 'fexp' 'kval_1_6' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_101 : Operation 1287 [4/4] (5.96ns)   --->   "%tmp_478_1_7 = fadd float %temp1_1, %temp2_0_7" [./imgproc.h:53]   --->   Operation 1287 'fadd' 'tmp_478_1_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 8.07>
ST_102 : Operation 1288 [4/4] (5.96ns)   --->   "%sum_2_1_5 = fadd float %sum_2_1_4, %kval_1_5" [./imgproc.h:55]   --->   Operation 1288 'fadd' 'sum_2_1_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1289 [4/5] (8.07ns)   --->   "%kval_1_6 = call float @llvm.exp.f32(float %x_assign_13) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1289 'fexp' 'kval_1_6' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_102 : Operation 1290 [3/4] (5.96ns)   --->   "%tmp_478_1_7 = fadd float %temp1_1, %temp2_0_7" [./imgproc.h:53]   --->   Operation 1290 'fadd' 'tmp_478_1_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 8.07>
ST_103 : Operation 1291 [3/4] (5.96ns)   --->   "%sum_2_1_5 = fadd float %sum_2_1_4, %kval_1_5" [./imgproc.h:55]   --->   Operation 1291 'fadd' 'sum_2_1_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1292 [3/5] (8.07ns)   --->   "%kval_1_6 = call float @llvm.exp.f32(float %x_assign_13) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1292 'fexp' 'kval_1_6' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_103 : Operation 1293 [2/4] (5.96ns)   --->   "%tmp_478_1_7 = fadd float %temp1_1, %temp2_0_7" [./imgproc.h:53]   --->   Operation 1293 'fadd' 'tmp_478_1_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 8.07>
ST_104 : Operation 1294 [2/4] (5.96ns)   --->   "%sum_2_1_5 = fadd float %sum_2_1_4, %kval_1_5" [./imgproc.h:55]   --->   Operation 1294 'fadd' 'sum_2_1_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1295 [2/5] (8.07ns)   --->   "%kval_1_6 = call float @llvm.exp.f32(float %x_assign_13) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1295 'fexp' 'kval_1_6' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_104 : Operation 1296 [1/4] (5.96ns)   --->   "%tmp_478_1_7 = fadd float %temp1_1, %temp2_0_7" [./imgproc.h:53]   --->   Operation 1296 'fadd' 'tmp_478_1_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 8.57>
ST_105 : Operation 1297 [1/4] (5.96ns)   --->   "%sum_2_1_5 = fadd float %sum_2_1_4, %kval_1_5" [./imgproc.h:55]   --->   Operation 1297 'fadd' 'sum_2_1_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1298 [1/5] (8.07ns)   --->   "%kval_1_6 = call float @llvm.exp.f32(float %x_assign_13) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1298 'fexp' 'kval_1_6' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_105 : Operation 1299 [1/1] (0.00ns)   --->   "%temp_to_int_1_7 = bitcast float %tmp_478_1_7 to i32" [./imgproc.h:53]   --->   Operation 1299 'bitcast' 'temp_to_int_1_7' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1300 [1/1] (0.49ns)   --->   "%temp_neg_1_7 = xor i32 %temp_to_int_1_7, -2147483648" [./imgproc.h:53]   --->   Operation 1300 'xor' 'temp_neg_1_7' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1301 [1/1] (0.00ns)   --->   "%x_assign_14 = bitcast i32 %temp_neg_1_7 to float" [./imgproc.h:53]   --->   Operation 1301 'bitcast' 'x_assign_14' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1302 [5/5] (8.07ns)   --->   "%kval_1_7 = call float @llvm.exp.f32(float %x_assign_14) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1302 'fexp' 'kval_1_7' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 106 <SV = 105> <Delay = 8.07>
ST_106 : Operation 1303 [4/4] (5.96ns)   --->   "%sum_2_1_6 = fadd float %sum_2_1_5, %kval_1_6" [./imgproc.h:55]   --->   Operation 1303 'fadd' 'sum_2_1_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1304 [4/5] (8.07ns)   --->   "%kval_1_7 = call float @llvm.exp.f32(float %x_assign_14) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1304 'fexp' 'kval_1_7' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 107 <SV = 106> <Delay = 8.07>
ST_107 : Operation 1305 [3/4] (5.96ns)   --->   "%sum_2_1_6 = fadd float %sum_2_1_5, %kval_1_6" [./imgproc.h:55]   --->   Operation 1305 'fadd' 'sum_2_1_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1306 [3/5] (8.07ns)   --->   "%kval_1_7 = call float @llvm.exp.f32(float %x_assign_14) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1306 'fexp' 'kval_1_7' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 108 <SV = 107> <Delay = 8.07>
ST_108 : Operation 1307 [2/4] (5.96ns)   --->   "%sum_2_1_6 = fadd float %sum_2_1_5, %kval_1_6" [./imgproc.h:55]   --->   Operation 1307 'fadd' 'sum_2_1_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1308 [2/5] (8.07ns)   --->   "%kval_1_7 = call float @llvm.exp.f32(float %x_assign_14) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1308 'fexp' 'kval_1_7' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 109 <SV = 108> <Delay = 8.07>
ST_109 : Operation 1309 [1/4] (5.96ns)   --->   "%sum_2_1_6 = fadd float %sum_2_1_5, %kval_1_6" [./imgproc.h:55]   --->   Operation 1309 'fadd' 'sum_2_1_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1310 [1/5] (8.07ns)   --->   "%kval_1_7 = call float @llvm.exp.f32(float %x_assign_14) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1310 'fexp' 'kval_1_7' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 110 <SV = 109> <Delay = 5.96>
ST_110 : Operation 1311 [4/4] (5.96ns)   --->   "%sum_2_1_7 = fadd float %sum_2_1_6, %kval_1_7" [./imgproc.h:55]   --->   Operation 1311 'fadd' 'sum_2_1_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 5.96>
ST_111 : Operation 1312 [3/4] (5.96ns)   --->   "%sum_2_1_7 = fadd float %sum_2_1_6, %kval_1_7" [./imgproc.h:55]   --->   Operation 1312 'fadd' 'sum_2_1_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 5.96>
ST_112 : Operation 1313 [2/4] (5.96ns)   --->   "%sum_2_1_7 = fadd float %sum_2_1_6, %kval_1_7" [./imgproc.h:55]   --->   Operation 1313 'fadd' 'sum_2_1_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 5.96>
ST_113 : Operation 1314 [1/4] (5.96ns)   --->   "%sum_2_1_7 = fadd float %sum_2_1_6, %kval_1_7" [./imgproc.h:55]   --->   Operation 1314 'fadd' 'sum_2_1_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 5.96>
ST_114 : Operation 1315 [4/4] (5.96ns)   --->   "%sum_2_1_8 = fadd float %sum_2_1_7, %kval_1_6" [./imgproc.h:55]   --->   Operation 1315 'fadd' 'sum_2_1_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 5.96>
ST_115 : Operation 1316 [3/4] (5.96ns)   --->   "%sum_2_1_8 = fadd float %sum_2_1_7, %kval_1_6" [./imgproc.h:55]   --->   Operation 1316 'fadd' 'sum_2_1_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 5.96>
ST_116 : Operation 1317 [2/4] (5.96ns)   --->   "%sum_2_1_8 = fadd float %sum_2_1_7, %kval_1_6" [./imgproc.h:55]   --->   Operation 1317 'fadd' 'sum_2_1_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 5.96>
ST_117 : Operation 1318 [1/4] (5.96ns)   --->   "%sum_2_1_8 = fadd float %sum_2_1_7, %kval_1_6" [./imgproc.h:55]   --->   Operation 1318 'fadd' 'sum_2_1_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 5.96>
ST_118 : Operation 1319 [4/4] (5.96ns)   --->   "%sum_2_1_9 = fadd float %sum_2_1_8, %kval_1_5" [./imgproc.h:55]   --->   Operation 1319 'fadd' 'sum_2_1_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 5.96>
ST_119 : Operation 1320 [3/4] (5.96ns)   --->   "%sum_2_1_9 = fadd float %sum_2_1_8, %kval_1_5" [./imgproc.h:55]   --->   Operation 1320 'fadd' 'sum_2_1_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 5.96>
ST_120 : Operation 1321 [2/4] (5.96ns)   --->   "%sum_2_1_9 = fadd float %sum_2_1_8, %kval_1_5" [./imgproc.h:55]   --->   Operation 1321 'fadd' 'sum_2_1_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 5.96>
ST_121 : Operation 1322 [1/4] (5.96ns)   --->   "%sum_2_1_9 = fadd float %sum_2_1_8, %kval_1_5" [./imgproc.h:55]   --->   Operation 1322 'fadd' 'sum_2_1_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 5.96>
ST_122 : Operation 1323 [4/4] (5.96ns)   --->   "%sum_2_1_s = fadd float %sum_2_1_9, %kval_1_4" [./imgproc.h:55]   --->   Operation 1323 'fadd' 'sum_2_1_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 5.96>
ST_123 : Operation 1324 [3/4] (5.96ns)   --->   "%sum_2_1_s = fadd float %sum_2_1_9, %kval_1_4" [./imgproc.h:55]   --->   Operation 1324 'fadd' 'sum_2_1_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 5.96>
ST_124 : Operation 1325 [2/4] (5.96ns)   --->   "%sum_2_1_s = fadd float %sum_2_1_9, %kval_1_4" [./imgproc.h:55]   --->   Operation 1325 'fadd' 'sum_2_1_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 5.96>
ST_125 : Operation 1326 [1/4] (5.96ns)   --->   "%sum_2_1_s = fadd float %sum_2_1_9, %kval_1_4" [./imgproc.h:55]   --->   Operation 1326 'fadd' 'sum_2_1_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 8.34>
ST_126 : Operation 1327 [4/4] (5.96ns)   --->   "%sum_2_1_10 = fadd float %sum_2_1_s, %kval_1_3" [./imgproc.h:55]   --->   Operation 1327 'fadd' 'sum_2_1_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1328 [7/7] (8.34ns)   --->   "%temp1_2 = fdiv float 2.500000e+01, %tmp_147" [./imgproc.h:50]   --->   Operation 1328 'fdiv' 'temp1_2' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 8.34>
ST_127 : Operation 1329 [3/4] (5.96ns)   --->   "%sum_2_1_10 = fadd float %sum_2_1_s, %kval_1_3" [./imgproc.h:55]   --->   Operation 1329 'fadd' 'sum_2_1_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1330 [6/7] (8.34ns)   --->   "%temp1_2 = fdiv float 2.500000e+01, %tmp_147" [./imgproc.h:50]   --->   Operation 1330 'fdiv' 'temp1_2' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 8.34>
ST_128 : Operation 1331 [2/4] (5.96ns)   --->   "%sum_2_1_10 = fadd float %sum_2_1_s, %kval_1_3" [./imgproc.h:55]   --->   Operation 1331 'fadd' 'sum_2_1_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1332 [5/7] (8.34ns)   --->   "%temp1_2 = fdiv float 2.500000e+01, %tmp_147" [./imgproc.h:50]   --->   Operation 1332 'fdiv' 'temp1_2' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 8.34>
ST_129 : Operation 1333 [1/4] (5.96ns)   --->   "%sum_2_1_10 = fadd float %sum_2_1_s, %kval_1_3" [./imgproc.h:55]   --->   Operation 1333 'fadd' 'sum_2_1_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1334 [4/7] (8.34ns)   --->   "%temp1_2 = fdiv float 2.500000e+01, %tmp_147" [./imgproc.h:50]   --->   Operation 1334 'fdiv' 'temp1_2' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 8.34>
ST_130 : Operation 1335 [4/4] (5.96ns)   --->   "%sum_2_1_11 = fadd float %sum_2_1_10, %kval_1_2" [./imgproc.h:55]   --->   Operation 1335 'fadd' 'sum_2_1_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1336 [3/7] (8.34ns)   --->   "%temp1_2 = fdiv float 2.500000e+01, %tmp_147" [./imgproc.h:50]   --->   Operation 1336 'fdiv' 'temp1_2' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 8.34>
ST_131 : Operation 1337 [3/4] (5.96ns)   --->   "%sum_2_1_11 = fadd float %sum_2_1_10, %kval_1_2" [./imgproc.h:55]   --->   Operation 1337 'fadd' 'sum_2_1_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1338 [2/7] (8.34ns)   --->   "%temp1_2 = fdiv float 2.500000e+01, %tmp_147" [./imgproc.h:50]   --->   Operation 1338 'fdiv' 'temp1_2' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 8.34>
ST_132 : Operation 1339 [2/4] (5.96ns)   --->   "%sum_2_1_11 = fadd float %sum_2_1_10, %kval_1_2" [./imgproc.h:55]   --->   Operation 1339 'fadd' 'sum_2_1_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1340 [1/7] (8.34ns)   --->   "%temp1_2 = fdiv float 2.500000e+01, %tmp_147" [./imgproc.h:50]   --->   Operation 1340 'fdiv' 'temp1_2' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 5.96>
ST_133 : Operation 1341 [1/4] (5.96ns)   --->   "%sum_2_1_11 = fadd float %sum_2_1_10, %kval_1_2" [./imgproc.h:55]   --->   Operation 1341 'fadd' 'sum_2_1_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1342 [4/4] (5.96ns)   --->   "%tmp_478_2 = fadd float %temp1_2, %temp2" [./imgproc.h:53]   --->   Operation 1342 'fadd' 'tmp_478_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 5.96>
ST_134 : Operation 1343 [4/4] (5.96ns)   --->   "%sum_2_1_12 = fadd float %sum_2_1_11, %kval_1_1" [./imgproc.h:55]   --->   Operation 1343 'fadd' 'sum_2_1_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1344 [3/4] (5.96ns)   --->   "%tmp_478_2 = fadd float %temp1_2, %temp2" [./imgproc.h:53]   --->   Operation 1344 'fadd' 'tmp_478_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 5.96>
ST_135 : Operation 1345 [3/4] (5.96ns)   --->   "%sum_2_1_12 = fadd float %sum_2_1_11, %kval_1_1" [./imgproc.h:55]   --->   Operation 1345 'fadd' 'sum_2_1_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1346 [2/4] (5.96ns)   --->   "%tmp_478_2 = fadd float %temp1_2, %temp2" [./imgproc.h:53]   --->   Operation 1346 'fadd' 'tmp_478_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 5.96>
ST_136 : Operation 1347 [2/4] (5.96ns)   --->   "%sum_2_1_12 = fadd float %sum_2_1_11, %kval_1_1" [./imgproc.h:55]   --->   Operation 1347 'fadd' 'sum_2_1_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1348 [1/4] (5.96ns)   --->   "%tmp_478_2 = fadd float %temp1_2, %temp2" [./imgproc.h:53]   --->   Operation 1348 'fadd' 'tmp_478_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 8.57>
ST_137 : Operation 1349 [1/4] (5.96ns)   --->   "%sum_2_1_12 = fadd float %sum_2_1_11, %kval_1_1" [./imgproc.h:55]   --->   Operation 1349 'fadd' 'sum_2_1_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1350 [1/1] (0.00ns)   --->   "%temp_to_int_2 = bitcast float %tmp_478_2 to i32" [./imgproc.h:53]   --->   Operation 1350 'bitcast' 'temp_to_int_2' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1351 [1/1] (0.49ns)   --->   "%temp_neg_2 = xor i32 %temp_to_int_2, -2147483648" [./imgproc.h:53]   --->   Operation 1351 'xor' 'temp_neg_2' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1352 [1/1] (0.00ns)   --->   "%x_assign_15 = bitcast i32 %temp_neg_2 to float" [./imgproc.h:53]   --->   Operation 1352 'bitcast' 'x_assign_15' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1353 [5/5] (8.07ns)   --->   "%kval_2_0 = call float @llvm.exp.f32(float %x_assign_15) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1353 'fexp' 'kval_2_0' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_137 : Operation 1354 [4/4] (5.96ns)   --->   "%tmp_478_2_1 = fadd float %temp1_2, %temp2_0_1" [./imgproc.h:53]   --->   Operation 1354 'fadd' 'tmp_478_2_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 8.07>
ST_138 : Operation 1355 [4/4] (5.96ns)   --->   "%sum_2_1_13 = fadd float %sum_2_1_12, %kval_1_0" [./imgproc.h:55]   --->   Operation 1355 'fadd' 'sum_2_1_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1356 [4/5] (8.07ns)   --->   "%kval_2_0 = call float @llvm.exp.f32(float %x_assign_15) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1356 'fexp' 'kval_2_0' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_138 : Operation 1357 [3/4] (5.96ns)   --->   "%tmp_478_2_1 = fadd float %temp1_2, %temp2_0_1" [./imgproc.h:53]   --->   Operation 1357 'fadd' 'tmp_478_2_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 8.07>
ST_139 : Operation 1358 [3/4] (5.96ns)   --->   "%sum_2_1_13 = fadd float %sum_2_1_12, %kval_1_0" [./imgproc.h:55]   --->   Operation 1358 'fadd' 'sum_2_1_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1359 [3/5] (8.07ns)   --->   "%kval_2_0 = call float @llvm.exp.f32(float %x_assign_15) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1359 'fexp' 'kval_2_0' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_139 : Operation 1360 [2/4] (5.96ns)   --->   "%tmp_478_2_1 = fadd float %temp1_2, %temp2_0_1" [./imgproc.h:53]   --->   Operation 1360 'fadd' 'tmp_478_2_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 8.07>
ST_140 : Operation 1361 [2/4] (5.96ns)   --->   "%sum_2_1_13 = fadd float %sum_2_1_12, %kval_1_0" [./imgproc.h:55]   --->   Operation 1361 'fadd' 'sum_2_1_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1362 [2/5] (8.07ns)   --->   "%kval_2_0 = call float @llvm.exp.f32(float %x_assign_15) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1362 'fexp' 'kval_2_0' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_140 : Operation 1363 [1/4] (5.96ns)   --->   "%tmp_478_2_1 = fadd float %temp1_2, %temp2_0_1" [./imgproc.h:53]   --->   Operation 1363 'fadd' 'tmp_478_2_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 8.57>
ST_141 : Operation 1364 [1/4] (5.96ns)   --->   "%sum_2_1_13 = fadd float %sum_2_1_12, %kval_1_0" [./imgproc.h:55]   --->   Operation 1364 'fadd' 'sum_2_1_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1365 [1/5] (8.07ns)   --->   "%kval_2_0 = call float @llvm.exp.f32(float %x_assign_15) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1365 'fexp' 'kval_2_0' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_141 : Operation 1366 [1/1] (0.00ns)   --->   "%temp_to_int_2_1 = bitcast float %tmp_478_2_1 to i32" [./imgproc.h:53]   --->   Operation 1366 'bitcast' 'temp_to_int_2_1' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1367 [1/1] (0.49ns)   --->   "%temp_neg_2_1 = xor i32 %temp_to_int_2_1, -2147483648" [./imgproc.h:53]   --->   Operation 1367 'xor' 'temp_neg_2_1' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1368 [1/1] (0.00ns)   --->   "%x_assign_16 = bitcast i32 %temp_neg_2_1 to float" [./imgproc.h:53]   --->   Operation 1368 'bitcast' 'x_assign_16' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1369 [5/5] (8.07ns)   --->   "%kval_2_1 = call float @llvm.exp.f32(float %x_assign_16) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1369 'fexp' 'kval_2_1' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_141 : Operation 1370 [4/4] (5.96ns)   --->   "%tmp_478_2_2 = fadd float %temp1_2, %temp2_0_2" [./imgproc.h:53]   --->   Operation 1370 'fadd' 'tmp_478_2_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 8.07>
ST_142 : Operation 1371 [4/4] (5.96ns)   --->   "%sum_2_2 = fadd float %sum_2_1_13, %kval_2_0" [./imgproc.h:55]   --->   Operation 1371 'fadd' 'sum_2_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1372 [4/5] (8.07ns)   --->   "%kval_2_1 = call float @llvm.exp.f32(float %x_assign_16) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1372 'fexp' 'kval_2_1' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_142 : Operation 1373 [3/4] (5.96ns)   --->   "%tmp_478_2_2 = fadd float %temp1_2, %temp2_0_2" [./imgproc.h:53]   --->   Operation 1373 'fadd' 'tmp_478_2_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 8.07>
ST_143 : Operation 1374 [3/4] (5.96ns)   --->   "%sum_2_2 = fadd float %sum_2_1_13, %kval_2_0" [./imgproc.h:55]   --->   Operation 1374 'fadd' 'sum_2_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1375 [3/5] (8.07ns)   --->   "%kval_2_1 = call float @llvm.exp.f32(float %x_assign_16) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1375 'fexp' 'kval_2_1' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_143 : Operation 1376 [2/4] (5.96ns)   --->   "%tmp_478_2_2 = fadd float %temp1_2, %temp2_0_2" [./imgproc.h:53]   --->   Operation 1376 'fadd' 'tmp_478_2_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 8.07>
ST_144 : Operation 1377 [2/4] (5.96ns)   --->   "%sum_2_2 = fadd float %sum_2_1_13, %kval_2_0" [./imgproc.h:55]   --->   Operation 1377 'fadd' 'sum_2_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1378 [2/5] (8.07ns)   --->   "%kval_2_1 = call float @llvm.exp.f32(float %x_assign_16) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1378 'fexp' 'kval_2_1' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_144 : Operation 1379 [1/4] (5.96ns)   --->   "%tmp_478_2_2 = fadd float %temp1_2, %temp2_0_2" [./imgproc.h:53]   --->   Operation 1379 'fadd' 'tmp_478_2_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 8.57>
ST_145 : Operation 1380 [1/4] (5.96ns)   --->   "%sum_2_2 = fadd float %sum_2_1_13, %kval_2_0" [./imgproc.h:55]   --->   Operation 1380 'fadd' 'sum_2_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1381 [1/5] (8.07ns)   --->   "%kval_2_1 = call float @llvm.exp.f32(float %x_assign_16) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1381 'fexp' 'kval_2_1' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_145 : Operation 1382 [1/1] (0.00ns)   --->   "%temp_to_int_2_2 = bitcast float %tmp_478_2_2 to i32" [./imgproc.h:53]   --->   Operation 1382 'bitcast' 'temp_to_int_2_2' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1383 [1/1] (0.49ns)   --->   "%temp_neg_2_2 = xor i32 %temp_to_int_2_2, -2147483648" [./imgproc.h:53]   --->   Operation 1383 'xor' 'temp_neg_2_2' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1384 [1/1] (0.00ns)   --->   "%x_assign_17 = bitcast i32 %temp_neg_2_2 to float" [./imgproc.h:53]   --->   Operation 1384 'bitcast' 'x_assign_17' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1385 [5/5] (8.07ns)   --->   "%kval_2_2 = call float @llvm.exp.f32(float %x_assign_17) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1385 'fexp' 'kval_2_2' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_145 : Operation 1386 [4/4] (5.96ns)   --->   "%tmp_478_2_3 = fadd float %temp1_2, %temp2_0_3" [./imgproc.h:53]   --->   Operation 1386 'fadd' 'tmp_478_2_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 8.07>
ST_146 : Operation 1387 [4/4] (5.96ns)   --->   "%sum_2_2_1 = fadd float %sum_2_2, %kval_2_1" [./imgproc.h:55]   --->   Operation 1387 'fadd' 'sum_2_2_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1388 [4/5] (8.07ns)   --->   "%kval_2_2 = call float @llvm.exp.f32(float %x_assign_17) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1388 'fexp' 'kval_2_2' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_146 : Operation 1389 [3/4] (5.96ns)   --->   "%tmp_478_2_3 = fadd float %temp1_2, %temp2_0_3" [./imgproc.h:53]   --->   Operation 1389 'fadd' 'tmp_478_2_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 8.07>
ST_147 : Operation 1390 [3/4] (5.96ns)   --->   "%sum_2_2_1 = fadd float %sum_2_2, %kval_2_1" [./imgproc.h:55]   --->   Operation 1390 'fadd' 'sum_2_2_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1391 [3/5] (8.07ns)   --->   "%kval_2_2 = call float @llvm.exp.f32(float %x_assign_17) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1391 'fexp' 'kval_2_2' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_147 : Operation 1392 [2/4] (5.96ns)   --->   "%tmp_478_2_3 = fadd float %temp1_2, %temp2_0_3" [./imgproc.h:53]   --->   Operation 1392 'fadd' 'tmp_478_2_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 8.07>
ST_148 : Operation 1393 [2/4] (5.96ns)   --->   "%sum_2_2_1 = fadd float %sum_2_2, %kval_2_1" [./imgproc.h:55]   --->   Operation 1393 'fadd' 'sum_2_2_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1394 [2/5] (8.07ns)   --->   "%kval_2_2 = call float @llvm.exp.f32(float %x_assign_17) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1394 'fexp' 'kval_2_2' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_148 : Operation 1395 [1/4] (5.96ns)   --->   "%tmp_478_2_3 = fadd float %temp1_2, %temp2_0_3" [./imgproc.h:53]   --->   Operation 1395 'fadd' 'tmp_478_2_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 8.57>
ST_149 : Operation 1396 [1/4] (5.96ns)   --->   "%sum_2_2_1 = fadd float %sum_2_2, %kval_2_1" [./imgproc.h:55]   --->   Operation 1396 'fadd' 'sum_2_2_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1397 [1/5] (8.07ns)   --->   "%kval_2_2 = call float @llvm.exp.f32(float %x_assign_17) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1397 'fexp' 'kval_2_2' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_149 : Operation 1398 [1/1] (0.00ns)   --->   "%temp_to_int_2_3 = bitcast float %tmp_478_2_3 to i32" [./imgproc.h:53]   --->   Operation 1398 'bitcast' 'temp_to_int_2_3' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1399 [1/1] (0.49ns)   --->   "%temp_neg_2_3 = xor i32 %temp_to_int_2_3, -2147483648" [./imgproc.h:53]   --->   Operation 1399 'xor' 'temp_neg_2_3' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1400 [1/1] (0.00ns)   --->   "%x_assign_18 = bitcast i32 %temp_neg_2_3 to float" [./imgproc.h:53]   --->   Operation 1400 'bitcast' 'x_assign_18' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1401 [5/5] (8.07ns)   --->   "%kval_2_3 = call float @llvm.exp.f32(float %x_assign_18) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1401 'fexp' 'kval_2_3' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_149 : Operation 1402 [4/4] (5.96ns)   --->   "%tmp_478_2_4 = fadd float %temp1_2, %temp2_0_4" [./imgproc.h:53]   --->   Operation 1402 'fadd' 'tmp_478_2_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 8.07>
ST_150 : Operation 1403 [4/4] (5.96ns)   --->   "%sum_2_2_2 = fadd float %sum_2_2_1, %kval_2_2" [./imgproc.h:55]   --->   Operation 1403 'fadd' 'sum_2_2_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1404 [4/5] (8.07ns)   --->   "%kval_2_3 = call float @llvm.exp.f32(float %x_assign_18) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1404 'fexp' 'kval_2_3' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_150 : Operation 1405 [3/4] (5.96ns)   --->   "%tmp_478_2_4 = fadd float %temp1_2, %temp2_0_4" [./imgproc.h:53]   --->   Operation 1405 'fadd' 'tmp_478_2_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 8.07>
ST_151 : Operation 1406 [3/4] (5.96ns)   --->   "%sum_2_2_2 = fadd float %sum_2_2_1, %kval_2_2" [./imgproc.h:55]   --->   Operation 1406 'fadd' 'sum_2_2_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1407 [3/5] (8.07ns)   --->   "%kval_2_3 = call float @llvm.exp.f32(float %x_assign_18) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1407 'fexp' 'kval_2_3' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_151 : Operation 1408 [2/4] (5.96ns)   --->   "%tmp_478_2_4 = fadd float %temp1_2, %temp2_0_4" [./imgproc.h:53]   --->   Operation 1408 'fadd' 'tmp_478_2_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 8.07>
ST_152 : Operation 1409 [2/4] (5.96ns)   --->   "%sum_2_2_2 = fadd float %sum_2_2_1, %kval_2_2" [./imgproc.h:55]   --->   Operation 1409 'fadd' 'sum_2_2_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1410 [2/5] (8.07ns)   --->   "%kval_2_3 = call float @llvm.exp.f32(float %x_assign_18) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1410 'fexp' 'kval_2_3' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_152 : Operation 1411 [1/4] (5.96ns)   --->   "%tmp_478_2_4 = fadd float %temp1_2, %temp2_0_4" [./imgproc.h:53]   --->   Operation 1411 'fadd' 'tmp_478_2_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 8.57>
ST_153 : Operation 1412 [1/4] (5.96ns)   --->   "%sum_2_2_2 = fadd float %sum_2_2_1, %kval_2_2" [./imgproc.h:55]   --->   Operation 1412 'fadd' 'sum_2_2_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1413 [1/5] (8.07ns)   --->   "%kval_2_3 = call float @llvm.exp.f32(float %x_assign_18) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1413 'fexp' 'kval_2_3' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_153 : Operation 1414 [1/1] (0.00ns)   --->   "%temp_to_int_2_4 = bitcast float %tmp_478_2_4 to i32" [./imgproc.h:53]   --->   Operation 1414 'bitcast' 'temp_to_int_2_4' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1415 [1/1] (0.49ns)   --->   "%temp_neg_2_4 = xor i32 %temp_to_int_2_4, -2147483648" [./imgproc.h:53]   --->   Operation 1415 'xor' 'temp_neg_2_4' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1416 [1/1] (0.00ns)   --->   "%x_assign_19 = bitcast i32 %temp_neg_2_4 to float" [./imgproc.h:53]   --->   Operation 1416 'bitcast' 'x_assign_19' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1417 [5/5] (8.07ns)   --->   "%kval_2_4 = call float @llvm.exp.f32(float %x_assign_19) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1417 'fexp' 'kval_2_4' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_153 : Operation 1418 [4/4] (5.96ns)   --->   "%tmp_478_2_5 = fadd float %temp1_2, %temp2_0_5" [./imgproc.h:53]   --->   Operation 1418 'fadd' 'tmp_478_2_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 8.07>
ST_154 : Operation 1419 [4/4] (5.96ns)   --->   "%sum_2_2_3 = fadd float %sum_2_2_2, %kval_2_3" [./imgproc.h:55]   --->   Operation 1419 'fadd' 'sum_2_2_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1420 [4/5] (8.07ns)   --->   "%kval_2_4 = call float @llvm.exp.f32(float %x_assign_19) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1420 'fexp' 'kval_2_4' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_154 : Operation 1421 [3/4] (5.96ns)   --->   "%tmp_478_2_5 = fadd float %temp1_2, %temp2_0_5" [./imgproc.h:53]   --->   Operation 1421 'fadd' 'tmp_478_2_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 8.07>
ST_155 : Operation 1422 [3/4] (5.96ns)   --->   "%sum_2_2_3 = fadd float %sum_2_2_2, %kval_2_3" [./imgproc.h:55]   --->   Operation 1422 'fadd' 'sum_2_2_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1423 [3/5] (8.07ns)   --->   "%kval_2_4 = call float @llvm.exp.f32(float %x_assign_19) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1423 'fexp' 'kval_2_4' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_155 : Operation 1424 [2/4] (5.96ns)   --->   "%tmp_478_2_5 = fadd float %temp1_2, %temp2_0_5" [./imgproc.h:53]   --->   Operation 1424 'fadd' 'tmp_478_2_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 8.07>
ST_156 : Operation 1425 [2/4] (5.96ns)   --->   "%sum_2_2_3 = fadd float %sum_2_2_2, %kval_2_3" [./imgproc.h:55]   --->   Operation 1425 'fadd' 'sum_2_2_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1426 [2/5] (8.07ns)   --->   "%kval_2_4 = call float @llvm.exp.f32(float %x_assign_19) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1426 'fexp' 'kval_2_4' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_156 : Operation 1427 [1/4] (5.96ns)   --->   "%tmp_478_2_5 = fadd float %temp1_2, %temp2_0_5" [./imgproc.h:53]   --->   Operation 1427 'fadd' 'tmp_478_2_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 8.57>
ST_157 : Operation 1428 [1/4] (5.96ns)   --->   "%sum_2_2_3 = fadd float %sum_2_2_2, %kval_2_3" [./imgproc.h:55]   --->   Operation 1428 'fadd' 'sum_2_2_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1429 [1/5] (8.07ns)   --->   "%kval_2_4 = call float @llvm.exp.f32(float %x_assign_19) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1429 'fexp' 'kval_2_4' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_157 : Operation 1430 [1/1] (0.00ns)   --->   "%temp_to_int_2_5 = bitcast float %tmp_478_2_5 to i32" [./imgproc.h:53]   --->   Operation 1430 'bitcast' 'temp_to_int_2_5' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1431 [1/1] (0.49ns)   --->   "%temp_neg_2_5 = xor i32 %temp_to_int_2_5, -2147483648" [./imgproc.h:53]   --->   Operation 1431 'xor' 'temp_neg_2_5' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1432 [1/1] (0.00ns)   --->   "%x_assign_20 = bitcast i32 %temp_neg_2_5 to float" [./imgproc.h:53]   --->   Operation 1432 'bitcast' 'x_assign_20' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1433 [5/5] (8.07ns)   --->   "%kval_2_5 = call float @llvm.exp.f32(float %x_assign_20) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1433 'fexp' 'kval_2_5' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_157 : Operation 1434 [4/4] (5.96ns)   --->   "%tmp_478_2_6 = fadd float %temp1_2, %temp2_0_6" [./imgproc.h:53]   --->   Operation 1434 'fadd' 'tmp_478_2_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 8.07>
ST_158 : Operation 1435 [4/4] (5.96ns)   --->   "%sum_2_2_4 = fadd float %sum_2_2_3, %kval_2_4" [./imgproc.h:55]   --->   Operation 1435 'fadd' 'sum_2_2_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1436 [4/5] (8.07ns)   --->   "%kval_2_5 = call float @llvm.exp.f32(float %x_assign_20) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1436 'fexp' 'kval_2_5' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_158 : Operation 1437 [3/4] (5.96ns)   --->   "%tmp_478_2_6 = fadd float %temp1_2, %temp2_0_6" [./imgproc.h:53]   --->   Operation 1437 'fadd' 'tmp_478_2_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 8.07>
ST_159 : Operation 1438 [3/4] (5.96ns)   --->   "%sum_2_2_4 = fadd float %sum_2_2_3, %kval_2_4" [./imgproc.h:55]   --->   Operation 1438 'fadd' 'sum_2_2_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1439 [3/5] (8.07ns)   --->   "%kval_2_5 = call float @llvm.exp.f32(float %x_assign_20) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1439 'fexp' 'kval_2_5' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_159 : Operation 1440 [2/4] (5.96ns)   --->   "%tmp_478_2_6 = fadd float %temp1_2, %temp2_0_6" [./imgproc.h:53]   --->   Operation 1440 'fadd' 'tmp_478_2_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 8.07>
ST_160 : Operation 1441 [2/4] (5.96ns)   --->   "%sum_2_2_4 = fadd float %sum_2_2_3, %kval_2_4" [./imgproc.h:55]   --->   Operation 1441 'fadd' 'sum_2_2_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1442 [2/5] (8.07ns)   --->   "%kval_2_5 = call float @llvm.exp.f32(float %x_assign_20) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1442 'fexp' 'kval_2_5' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_160 : Operation 1443 [1/4] (5.96ns)   --->   "%tmp_478_2_6 = fadd float %temp1_2, %temp2_0_6" [./imgproc.h:53]   --->   Operation 1443 'fadd' 'tmp_478_2_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 8.57>
ST_161 : Operation 1444 [1/4] (5.96ns)   --->   "%sum_2_2_4 = fadd float %sum_2_2_3, %kval_2_4" [./imgproc.h:55]   --->   Operation 1444 'fadd' 'sum_2_2_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1445 [1/5] (8.07ns)   --->   "%kval_2_5 = call float @llvm.exp.f32(float %x_assign_20) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1445 'fexp' 'kval_2_5' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_161 : Operation 1446 [1/1] (0.00ns)   --->   "%temp_to_int_2_6 = bitcast float %tmp_478_2_6 to i32" [./imgproc.h:53]   --->   Operation 1446 'bitcast' 'temp_to_int_2_6' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1447 [1/1] (0.49ns)   --->   "%temp_neg_2_6 = xor i32 %temp_to_int_2_6, -2147483648" [./imgproc.h:53]   --->   Operation 1447 'xor' 'temp_neg_2_6' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1448 [1/1] (0.00ns)   --->   "%x_assign_21 = bitcast i32 %temp_neg_2_6 to float" [./imgproc.h:53]   --->   Operation 1448 'bitcast' 'x_assign_21' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1449 [5/5] (8.07ns)   --->   "%kval_2_6 = call float @llvm.exp.f32(float %x_assign_21) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1449 'fexp' 'kval_2_6' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_161 : Operation 1450 [4/4] (5.96ns)   --->   "%tmp_478_2_7 = fadd float %temp1_2, %temp2_0_7" [./imgproc.h:53]   --->   Operation 1450 'fadd' 'tmp_478_2_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 161> <Delay = 8.07>
ST_162 : Operation 1451 [4/4] (5.96ns)   --->   "%sum_2_2_5 = fadd float %sum_2_2_4, %kval_2_5" [./imgproc.h:55]   --->   Operation 1451 'fadd' 'sum_2_2_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1452 [4/5] (8.07ns)   --->   "%kval_2_6 = call float @llvm.exp.f32(float %x_assign_21) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1452 'fexp' 'kval_2_6' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_162 : Operation 1453 [3/4] (5.96ns)   --->   "%tmp_478_2_7 = fadd float %temp1_2, %temp2_0_7" [./imgproc.h:53]   --->   Operation 1453 'fadd' 'tmp_478_2_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 8.07>
ST_163 : Operation 1454 [3/4] (5.96ns)   --->   "%sum_2_2_5 = fadd float %sum_2_2_4, %kval_2_5" [./imgproc.h:55]   --->   Operation 1454 'fadd' 'sum_2_2_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 1455 [3/5] (8.07ns)   --->   "%kval_2_6 = call float @llvm.exp.f32(float %x_assign_21) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1455 'fexp' 'kval_2_6' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_163 : Operation 1456 [2/4] (5.96ns)   --->   "%tmp_478_2_7 = fadd float %temp1_2, %temp2_0_7" [./imgproc.h:53]   --->   Operation 1456 'fadd' 'tmp_478_2_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 8.07>
ST_164 : Operation 1457 [2/4] (5.96ns)   --->   "%sum_2_2_5 = fadd float %sum_2_2_4, %kval_2_5" [./imgproc.h:55]   --->   Operation 1457 'fadd' 'sum_2_2_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1458 [2/5] (8.07ns)   --->   "%kval_2_6 = call float @llvm.exp.f32(float %x_assign_21) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1458 'fexp' 'kval_2_6' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_164 : Operation 1459 [1/4] (5.96ns)   --->   "%tmp_478_2_7 = fadd float %temp1_2, %temp2_0_7" [./imgproc.h:53]   --->   Operation 1459 'fadd' 'tmp_478_2_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 8.57>
ST_165 : Operation 1460 [1/4] (5.96ns)   --->   "%sum_2_2_5 = fadd float %sum_2_2_4, %kval_2_5" [./imgproc.h:55]   --->   Operation 1460 'fadd' 'sum_2_2_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1461 [1/5] (8.07ns)   --->   "%kval_2_6 = call float @llvm.exp.f32(float %x_assign_21) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1461 'fexp' 'kval_2_6' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_165 : Operation 1462 [1/1] (0.00ns)   --->   "%temp_to_int_2_7 = bitcast float %tmp_478_2_7 to i32" [./imgproc.h:53]   --->   Operation 1462 'bitcast' 'temp_to_int_2_7' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1463 [1/1] (0.49ns)   --->   "%temp_neg_2_7 = xor i32 %temp_to_int_2_7, -2147483648" [./imgproc.h:53]   --->   Operation 1463 'xor' 'temp_neg_2_7' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1464 [1/1] (0.00ns)   --->   "%x_assign_22 = bitcast i32 %temp_neg_2_7 to float" [./imgproc.h:53]   --->   Operation 1464 'bitcast' 'x_assign_22' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1465 [5/5] (8.07ns)   --->   "%kval_2_7 = call float @llvm.exp.f32(float %x_assign_22) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1465 'fexp' 'kval_2_7' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 166 <SV = 165> <Delay = 8.07>
ST_166 : Operation 1466 [4/4] (5.96ns)   --->   "%sum_2_2_6 = fadd float %sum_2_2_5, %kval_2_6" [./imgproc.h:55]   --->   Operation 1466 'fadd' 'sum_2_2_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1467 [4/5] (8.07ns)   --->   "%kval_2_7 = call float @llvm.exp.f32(float %x_assign_22) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1467 'fexp' 'kval_2_7' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 167 <SV = 166> <Delay = 8.07>
ST_167 : Operation 1468 [3/4] (5.96ns)   --->   "%sum_2_2_6 = fadd float %sum_2_2_5, %kval_2_6" [./imgproc.h:55]   --->   Operation 1468 'fadd' 'sum_2_2_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1469 [3/5] (8.07ns)   --->   "%kval_2_7 = call float @llvm.exp.f32(float %x_assign_22) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1469 'fexp' 'kval_2_7' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 168 <SV = 167> <Delay = 8.07>
ST_168 : Operation 1470 [2/4] (5.96ns)   --->   "%sum_2_2_6 = fadd float %sum_2_2_5, %kval_2_6" [./imgproc.h:55]   --->   Operation 1470 'fadd' 'sum_2_2_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1471 [2/5] (8.07ns)   --->   "%kval_2_7 = call float @llvm.exp.f32(float %x_assign_22) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1471 'fexp' 'kval_2_7' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 169 <SV = 168> <Delay = 8.07>
ST_169 : Operation 1472 [1/4] (5.96ns)   --->   "%sum_2_2_6 = fadd float %sum_2_2_5, %kval_2_6" [./imgproc.h:55]   --->   Operation 1472 'fadd' 'sum_2_2_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1473 [1/5] (8.07ns)   --->   "%kval_2_7 = call float @llvm.exp.f32(float %x_assign_22) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1473 'fexp' 'kval_2_7' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 170 <SV = 169> <Delay = 5.96>
ST_170 : Operation 1474 [4/4] (5.96ns)   --->   "%sum_2_2_7 = fadd float %sum_2_2_6, %kval_2_7" [./imgproc.h:55]   --->   Operation 1474 'fadd' 'sum_2_2_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 5.96>
ST_171 : Operation 1475 [3/4] (5.96ns)   --->   "%sum_2_2_7 = fadd float %sum_2_2_6, %kval_2_7" [./imgproc.h:55]   --->   Operation 1475 'fadd' 'sum_2_2_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 5.96>
ST_172 : Operation 1476 [2/4] (5.96ns)   --->   "%sum_2_2_7 = fadd float %sum_2_2_6, %kval_2_7" [./imgproc.h:55]   --->   Operation 1476 'fadd' 'sum_2_2_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 172> <Delay = 5.96>
ST_173 : Operation 1477 [1/4] (5.96ns)   --->   "%sum_2_2_7 = fadd float %sum_2_2_6, %kval_2_7" [./imgproc.h:55]   --->   Operation 1477 'fadd' 'sum_2_2_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 173> <Delay = 5.96>
ST_174 : Operation 1478 [4/4] (5.96ns)   --->   "%sum_2_2_8 = fadd float %sum_2_2_7, %kval_2_6" [./imgproc.h:55]   --->   Operation 1478 'fadd' 'sum_2_2_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 174> <Delay = 5.96>
ST_175 : Operation 1479 [3/4] (5.96ns)   --->   "%sum_2_2_8 = fadd float %sum_2_2_7, %kval_2_6" [./imgproc.h:55]   --->   Operation 1479 'fadd' 'sum_2_2_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 175> <Delay = 5.96>
ST_176 : Operation 1480 [2/4] (5.96ns)   --->   "%sum_2_2_8 = fadd float %sum_2_2_7, %kval_2_6" [./imgproc.h:55]   --->   Operation 1480 'fadd' 'sum_2_2_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 176> <Delay = 5.96>
ST_177 : Operation 1481 [1/4] (5.96ns)   --->   "%sum_2_2_8 = fadd float %sum_2_2_7, %kval_2_6" [./imgproc.h:55]   --->   Operation 1481 'fadd' 'sum_2_2_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 177> <Delay = 5.96>
ST_178 : Operation 1482 [4/4] (5.96ns)   --->   "%sum_2_2_9 = fadd float %sum_2_2_8, %kval_2_5" [./imgproc.h:55]   --->   Operation 1482 'fadd' 'sum_2_2_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 178> <Delay = 5.96>
ST_179 : Operation 1483 [3/4] (5.96ns)   --->   "%sum_2_2_9 = fadd float %sum_2_2_8, %kval_2_5" [./imgproc.h:55]   --->   Operation 1483 'fadd' 'sum_2_2_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 179> <Delay = 5.96>
ST_180 : Operation 1484 [2/4] (5.96ns)   --->   "%sum_2_2_9 = fadd float %sum_2_2_8, %kval_2_5" [./imgproc.h:55]   --->   Operation 1484 'fadd' 'sum_2_2_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 180> <Delay = 5.96>
ST_181 : Operation 1485 [1/4] (5.96ns)   --->   "%sum_2_2_9 = fadd float %sum_2_2_8, %kval_2_5" [./imgproc.h:55]   --->   Operation 1485 'fadd' 'sum_2_2_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 181> <Delay = 5.96>
ST_182 : Operation 1486 [4/4] (5.96ns)   --->   "%sum_2_2_s = fadd float %sum_2_2_9, %kval_2_4" [./imgproc.h:55]   --->   Operation 1486 'fadd' 'sum_2_2_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 182> <Delay = 5.96>
ST_183 : Operation 1487 [3/4] (5.96ns)   --->   "%sum_2_2_s = fadd float %sum_2_2_9, %kval_2_4" [./imgproc.h:55]   --->   Operation 1487 'fadd' 'sum_2_2_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 183> <Delay = 5.96>
ST_184 : Operation 1488 [2/4] (5.96ns)   --->   "%sum_2_2_s = fadd float %sum_2_2_9, %kval_2_4" [./imgproc.h:55]   --->   Operation 1488 'fadd' 'sum_2_2_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 184> <Delay = 5.96>
ST_185 : Operation 1489 [1/4] (5.96ns)   --->   "%sum_2_2_s = fadd float %sum_2_2_9, %kval_2_4" [./imgproc.h:55]   --->   Operation 1489 'fadd' 'sum_2_2_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 185> <Delay = 8.34>
ST_186 : Operation 1490 [4/4] (5.96ns)   --->   "%sum_2_2_10 = fadd float %sum_2_2_s, %kval_2_3" [./imgproc.h:55]   --->   Operation 1490 'fadd' 'sum_2_2_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1491 [7/7] (8.34ns)   --->   "%temp1_3 = fdiv float 1.600000e+01, %tmp_147" [./imgproc.h:50]   --->   Operation 1491 'fdiv' 'temp1_3' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 186> <Delay = 8.34>
ST_187 : Operation 1492 [3/4] (5.96ns)   --->   "%sum_2_2_10 = fadd float %sum_2_2_s, %kval_2_3" [./imgproc.h:55]   --->   Operation 1492 'fadd' 'sum_2_2_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1493 [6/7] (8.34ns)   --->   "%temp1_3 = fdiv float 1.600000e+01, %tmp_147" [./imgproc.h:50]   --->   Operation 1493 'fdiv' 'temp1_3' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 187> <Delay = 8.34>
ST_188 : Operation 1494 [2/4] (5.96ns)   --->   "%sum_2_2_10 = fadd float %sum_2_2_s, %kval_2_3" [./imgproc.h:55]   --->   Operation 1494 'fadd' 'sum_2_2_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1495 [5/7] (8.34ns)   --->   "%temp1_3 = fdiv float 1.600000e+01, %tmp_147" [./imgproc.h:50]   --->   Operation 1495 'fdiv' 'temp1_3' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 188> <Delay = 8.34>
ST_189 : Operation 1496 [1/4] (5.96ns)   --->   "%sum_2_2_10 = fadd float %sum_2_2_s, %kval_2_3" [./imgproc.h:55]   --->   Operation 1496 'fadd' 'sum_2_2_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1497 [4/7] (8.34ns)   --->   "%temp1_3 = fdiv float 1.600000e+01, %tmp_147" [./imgproc.h:50]   --->   Operation 1497 'fdiv' 'temp1_3' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 189> <Delay = 8.34>
ST_190 : Operation 1498 [4/4] (5.96ns)   --->   "%sum_2_2_11 = fadd float %sum_2_2_10, %kval_2_2" [./imgproc.h:55]   --->   Operation 1498 'fadd' 'sum_2_2_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1499 [3/7] (8.34ns)   --->   "%temp1_3 = fdiv float 1.600000e+01, %tmp_147" [./imgproc.h:50]   --->   Operation 1499 'fdiv' 'temp1_3' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 190> <Delay = 8.34>
ST_191 : Operation 1500 [3/4] (5.96ns)   --->   "%sum_2_2_11 = fadd float %sum_2_2_10, %kval_2_2" [./imgproc.h:55]   --->   Operation 1500 'fadd' 'sum_2_2_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1501 [2/7] (8.34ns)   --->   "%temp1_3 = fdiv float 1.600000e+01, %tmp_147" [./imgproc.h:50]   --->   Operation 1501 'fdiv' 'temp1_3' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 191> <Delay = 8.34>
ST_192 : Operation 1502 [2/4] (5.96ns)   --->   "%sum_2_2_11 = fadd float %sum_2_2_10, %kval_2_2" [./imgproc.h:55]   --->   Operation 1502 'fadd' 'sum_2_2_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1503 [1/7] (8.34ns)   --->   "%temp1_3 = fdiv float 1.600000e+01, %tmp_147" [./imgproc.h:50]   --->   Operation 1503 'fdiv' 'temp1_3' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 192> <Delay = 5.96>
ST_193 : Operation 1504 [1/4] (5.96ns)   --->   "%sum_2_2_11 = fadd float %sum_2_2_10, %kval_2_2" [./imgproc.h:55]   --->   Operation 1504 'fadd' 'sum_2_2_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1505 [4/4] (5.96ns)   --->   "%tmp_478_3 = fadd float %temp1_3, %temp2" [./imgproc.h:53]   --->   Operation 1505 'fadd' 'tmp_478_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 193> <Delay = 5.96>
ST_194 : Operation 1506 [4/4] (5.96ns)   --->   "%sum_2_2_12 = fadd float %sum_2_2_11, %kval_2_1" [./imgproc.h:55]   --->   Operation 1506 'fadd' 'sum_2_2_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 1507 [3/4] (5.96ns)   --->   "%tmp_478_3 = fadd float %temp1_3, %temp2" [./imgproc.h:53]   --->   Operation 1507 'fadd' 'tmp_478_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 194> <Delay = 5.96>
ST_195 : Operation 1508 [3/4] (5.96ns)   --->   "%sum_2_2_12 = fadd float %sum_2_2_11, %kval_2_1" [./imgproc.h:55]   --->   Operation 1508 'fadd' 'sum_2_2_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1509 [2/4] (5.96ns)   --->   "%tmp_478_3 = fadd float %temp1_3, %temp2" [./imgproc.h:53]   --->   Operation 1509 'fadd' 'tmp_478_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 195> <Delay = 5.96>
ST_196 : Operation 1510 [2/4] (5.96ns)   --->   "%sum_2_2_12 = fadd float %sum_2_2_11, %kval_2_1" [./imgproc.h:55]   --->   Operation 1510 'fadd' 'sum_2_2_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1511 [1/4] (5.96ns)   --->   "%tmp_478_3 = fadd float %temp1_3, %temp2" [./imgproc.h:53]   --->   Operation 1511 'fadd' 'tmp_478_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 196> <Delay = 8.57>
ST_197 : Operation 1512 [1/4] (5.96ns)   --->   "%sum_2_2_12 = fadd float %sum_2_2_11, %kval_2_1" [./imgproc.h:55]   --->   Operation 1512 'fadd' 'sum_2_2_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1513 [1/1] (0.00ns)   --->   "%temp_to_int_3 = bitcast float %tmp_478_3 to i32" [./imgproc.h:53]   --->   Operation 1513 'bitcast' 'temp_to_int_3' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 1514 [1/1] (0.49ns)   --->   "%temp_neg_3 = xor i32 %temp_to_int_3, -2147483648" [./imgproc.h:53]   --->   Operation 1514 'xor' 'temp_neg_3' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1515 [1/1] (0.00ns)   --->   "%x_assign_23 = bitcast i32 %temp_neg_3 to float" [./imgproc.h:53]   --->   Operation 1515 'bitcast' 'x_assign_23' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 1516 [5/5] (8.07ns)   --->   "%kval_3_0 = call float @llvm.exp.f32(float %x_assign_23) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1516 'fexp' 'kval_3_0' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_197 : Operation 1517 [4/4] (5.96ns)   --->   "%tmp_478_3_1 = fadd float %temp1_3, %temp2_0_1" [./imgproc.h:53]   --->   Operation 1517 'fadd' 'tmp_478_3_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 197> <Delay = 8.07>
ST_198 : Operation 1518 [4/4] (5.96ns)   --->   "%sum_2_2_13 = fadd float %sum_2_2_12, %kval_2_0" [./imgproc.h:55]   --->   Operation 1518 'fadd' 'sum_2_2_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1519 [4/5] (8.07ns)   --->   "%kval_3_0 = call float @llvm.exp.f32(float %x_assign_23) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1519 'fexp' 'kval_3_0' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_198 : Operation 1520 [3/4] (5.96ns)   --->   "%tmp_478_3_1 = fadd float %temp1_3, %temp2_0_1" [./imgproc.h:53]   --->   Operation 1520 'fadd' 'tmp_478_3_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 198> <Delay = 8.07>
ST_199 : Operation 1521 [3/4] (5.96ns)   --->   "%sum_2_2_13 = fadd float %sum_2_2_12, %kval_2_0" [./imgproc.h:55]   --->   Operation 1521 'fadd' 'sum_2_2_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1522 [3/5] (8.07ns)   --->   "%kval_3_0 = call float @llvm.exp.f32(float %x_assign_23) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1522 'fexp' 'kval_3_0' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_199 : Operation 1523 [2/4] (5.96ns)   --->   "%tmp_478_3_1 = fadd float %temp1_3, %temp2_0_1" [./imgproc.h:53]   --->   Operation 1523 'fadd' 'tmp_478_3_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 199> <Delay = 8.07>
ST_200 : Operation 1524 [2/4] (5.96ns)   --->   "%sum_2_2_13 = fadd float %sum_2_2_12, %kval_2_0" [./imgproc.h:55]   --->   Operation 1524 'fadd' 'sum_2_2_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1525 [2/5] (8.07ns)   --->   "%kval_3_0 = call float @llvm.exp.f32(float %x_assign_23) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1525 'fexp' 'kval_3_0' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_200 : Operation 1526 [1/4] (5.96ns)   --->   "%tmp_478_3_1 = fadd float %temp1_3, %temp2_0_1" [./imgproc.h:53]   --->   Operation 1526 'fadd' 'tmp_478_3_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 200> <Delay = 8.57>
ST_201 : Operation 1527 [1/4] (5.96ns)   --->   "%sum_2_2_13 = fadd float %sum_2_2_12, %kval_2_0" [./imgproc.h:55]   --->   Operation 1527 'fadd' 'sum_2_2_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1528 [1/5] (8.07ns)   --->   "%kval_3_0 = call float @llvm.exp.f32(float %x_assign_23) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1528 'fexp' 'kval_3_0' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_201 : Operation 1529 [1/1] (0.00ns)   --->   "%temp_to_int_3_1 = bitcast float %tmp_478_3_1 to i32" [./imgproc.h:53]   --->   Operation 1529 'bitcast' 'temp_to_int_3_1' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 1530 [1/1] (0.49ns)   --->   "%temp_neg_3_1 = xor i32 %temp_to_int_3_1, -2147483648" [./imgproc.h:53]   --->   Operation 1530 'xor' 'temp_neg_3_1' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1531 [1/1] (0.00ns)   --->   "%x_assign_24 = bitcast i32 %temp_neg_3_1 to float" [./imgproc.h:53]   --->   Operation 1531 'bitcast' 'x_assign_24' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 1532 [5/5] (8.07ns)   --->   "%kval_3_1 = call float @llvm.exp.f32(float %x_assign_24) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1532 'fexp' 'kval_3_1' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_201 : Operation 1533 [4/4] (5.96ns)   --->   "%tmp_478_3_2 = fadd float %temp1_3, %temp2_0_2" [./imgproc.h:53]   --->   Operation 1533 'fadd' 'tmp_478_3_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 201> <Delay = 8.07>
ST_202 : Operation 1534 [4/4] (5.96ns)   --->   "%sum_2_3 = fadd float %sum_2_2_13, %kval_3_0" [./imgproc.h:55]   --->   Operation 1534 'fadd' 'sum_2_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1535 [4/5] (8.07ns)   --->   "%kval_3_1 = call float @llvm.exp.f32(float %x_assign_24) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1535 'fexp' 'kval_3_1' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_202 : Operation 1536 [3/4] (5.96ns)   --->   "%tmp_478_3_2 = fadd float %temp1_3, %temp2_0_2" [./imgproc.h:53]   --->   Operation 1536 'fadd' 'tmp_478_3_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 202> <Delay = 8.07>
ST_203 : Operation 1537 [3/4] (5.96ns)   --->   "%sum_2_3 = fadd float %sum_2_2_13, %kval_3_0" [./imgproc.h:55]   --->   Operation 1537 'fadd' 'sum_2_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1538 [3/5] (8.07ns)   --->   "%kval_3_1 = call float @llvm.exp.f32(float %x_assign_24) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1538 'fexp' 'kval_3_1' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_203 : Operation 1539 [2/4] (5.96ns)   --->   "%tmp_478_3_2 = fadd float %temp1_3, %temp2_0_2" [./imgproc.h:53]   --->   Operation 1539 'fadd' 'tmp_478_3_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 203> <Delay = 8.07>
ST_204 : Operation 1540 [2/4] (5.96ns)   --->   "%sum_2_3 = fadd float %sum_2_2_13, %kval_3_0" [./imgproc.h:55]   --->   Operation 1540 'fadd' 'sum_2_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 1541 [2/5] (8.07ns)   --->   "%kval_3_1 = call float @llvm.exp.f32(float %x_assign_24) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1541 'fexp' 'kval_3_1' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_204 : Operation 1542 [1/4] (5.96ns)   --->   "%tmp_478_3_2 = fadd float %temp1_3, %temp2_0_2" [./imgproc.h:53]   --->   Operation 1542 'fadd' 'tmp_478_3_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 204> <Delay = 8.57>
ST_205 : Operation 1543 [1/4] (5.96ns)   --->   "%sum_2_3 = fadd float %sum_2_2_13, %kval_3_0" [./imgproc.h:55]   --->   Operation 1543 'fadd' 'sum_2_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 1544 [1/5] (8.07ns)   --->   "%kval_3_1 = call float @llvm.exp.f32(float %x_assign_24) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1544 'fexp' 'kval_3_1' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_205 : Operation 1545 [1/1] (0.00ns)   --->   "%temp_to_int_3_2 = bitcast float %tmp_478_3_2 to i32" [./imgproc.h:53]   --->   Operation 1545 'bitcast' 'temp_to_int_3_2' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 1546 [1/1] (0.49ns)   --->   "%temp_neg_3_2 = xor i32 %temp_to_int_3_2, -2147483648" [./imgproc.h:53]   --->   Operation 1546 'xor' 'temp_neg_3_2' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 1547 [1/1] (0.00ns)   --->   "%x_assign_25 = bitcast i32 %temp_neg_3_2 to float" [./imgproc.h:53]   --->   Operation 1547 'bitcast' 'x_assign_25' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 1548 [5/5] (8.07ns)   --->   "%kval_3_2 = call float @llvm.exp.f32(float %x_assign_25) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1548 'fexp' 'kval_3_2' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_205 : Operation 1549 [4/4] (5.96ns)   --->   "%tmp_478_3_3 = fadd float %temp1_3, %temp2_0_3" [./imgproc.h:53]   --->   Operation 1549 'fadd' 'tmp_478_3_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 205> <Delay = 8.07>
ST_206 : Operation 1550 [4/4] (5.96ns)   --->   "%sum_2_3_1 = fadd float %sum_2_3, %kval_3_1" [./imgproc.h:55]   --->   Operation 1550 'fadd' 'sum_2_3_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 1551 [4/5] (8.07ns)   --->   "%kval_3_2 = call float @llvm.exp.f32(float %x_assign_25) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1551 'fexp' 'kval_3_2' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_206 : Operation 1552 [3/4] (5.96ns)   --->   "%tmp_478_3_3 = fadd float %temp1_3, %temp2_0_3" [./imgproc.h:53]   --->   Operation 1552 'fadd' 'tmp_478_3_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 206> <Delay = 8.07>
ST_207 : Operation 1553 [3/4] (5.96ns)   --->   "%sum_2_3_1 = fadd float %sum_2_3, %kval_3_1" [./imgproc.h:55]   --->   Operation 1553 'fadd' 'sum_2_3_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 1554 [3/5] (8.07ns)   --->   "%kval_3_2 = call float @llvm.exp.f32(float %x_assign_25) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1554 'fexp' 'kval_3_2' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_207 : Operation 1555 [2/4] (5.96ns)   --->   "%tmp_478_3_3 = fadd float %temp1_3, %temp2_0_3" [./imgproc.h:53]   --->   Operation 1555 'fadd' 'tmp_478_3_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 207> <Delay = 8.07>
ST_208 : Operation 1556 [2/4] (5.96ns)   --->   "%sum_2_3_1 = fadd float %sum_2_3, %kval_3_1" [./imgproc.h:55]   --->   Operation 1556 'fadd' 'sum_2_3_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 1557 [2/5] (8.07ns)   --->   "%kval_3_2 = call float @llvm.exp.f32(float %x_assign_25) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1557 'fexp' 'kval_3_2' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_208 : Operation 1558 [1/4] (5.96ns)   --->   "%tmp_478_3_3 = fadd float %temp1_3, %temp2_0_3" [./imgproc.h:53]   --->   Operation 1558 'fadd' 'tmp_478_3_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 208> <Delay = 8.57>
ST_209 : Operation 1559 [1/4] (5.96ns)   --->   "%sum_2_3_1 = fadd float %sum_2_3, %kval_3_1" [./imgproc.h:55]   --->   Operation 1559 'fadd' 'sum_2_3_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1560 [1/5] (8.07ns)   --->   "%kval_3_2 = call float @llvm.exp.f32(float %x_assign_25) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1560 'fexp' 'kval_3_2' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_209 : Operation 1561 [1/1] (0.00ns)   --->   "%temp_to_int_3_3 = bitcast float %tmp_478_3_3 to i32" [./imgproc.h:53]   --->   Operation 1561 'bitcast' 'temp_to_int_3_3' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 1562 [1/1] (0.49ns)   --->   "%temp_neg_3_3 = xor i32 %temp_to_int_3_3, -2147483648" [./imgproc.h:53]   --->   Operation 1562 'xor' 'temp_neg_3_3' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1563 [1/1] (0.00ns)   --->   "%x_assign_26 = bitcast i32 %temp_neg_3_3 to float" [./imgproc.h:53]   --->   Operation 1563 'bitcast' 'x_assign_26' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 1564 [5/5] (8.07ns)   --->   "%kval_3_3 = call float @llvm.exp.f32(float %x_assign_26) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1564 'fexp' 'kval_3_3' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_209 : Operation 1565 [4/4] (5.96ns)   --->   "%tmp_478_3_4 = fadd float %temp1_3, %temp2_0_4" [./imgproc.h:53]   --->   Operation 1565 'fadd' 'tmp_478_3_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 209> <Delay = 8.07>
ST_210 : Operation 1566 [4/4] (5.96ns)   --->   "%sum_2_3_2 = fadd float %sum_2_3_1, %kval_3_2" [./imgproc.h:55]   --->   Operation 1566 'fadd' 'sum_2_3_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1567 [4/5] (8.07ns)   --->   "%kval_3_3 = call float @llvm.exp.f32(float %x_assign_26) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1567 'fexp' 'kval_3_3' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_210 : Operation 1568 [3/4] (5.96ns)   --->   "%tmp_478_3_4 = fadd float %temp1_3, %temp2_0_4" [./imgproc.h:53]   --->   Operation 1568 'fadd' 'tmp_478_3_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 210> <Delay = 8.07>
ST_211 : Operation 1569 [3/4] (5.96ns)   --->   "%sum_2_3_2 = fadd float %sum_2_3_1, %kval_3_2" [./imgproc.h:55]   --->   Operation 1569 'fadd' 'sum_2_3_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1570 [3/5] (8.07ns)   --->   "%kval_3_3 = call float @llvm.exp.f32(float %x_assign_26) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1570 'fexp' 'kval_3_3' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_211 : Operation 1571 [2/4] (5.96ns)   --->   "%tmp_478_3_4 = fadd float %temp1_3, %temp2_0_4" [./imgproc.h:53]   --->   Operation 1571 'fadd' 'tmp_478_3_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 211> <Delay = 8.07>
ST_212 : Operation 1572 [2/4] (5.96ns)   --->   "%sum_2_3_2 = fadd float %sum_2_3_1, %kval_3_2" [./imgproc.h:55]   --->   Operation 1572 'fadd' 'sum_2_3_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1573 [2/5] (8.07ns)   --->   "%kval_3_3 = call float @llvm.exp.f32(float %x_assign_26) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1573 'fexp' 'kval_3_3' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_212 : Operation 1574 [1/4] (5.96ns)   --->   "%tmp_478_3_4 = fadd float %temp1_3, %temp2_0_4" [./imgproc.h:53]   --->   Operation 1574 'fadd' 'tmp_478_3_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 212> <Delay = 8.57>
ST_213 : Operation 1575 [1/4] (5.96ns)   --->   "%sum_2_3_2 = fadd float %sum_2_3_1, %kval_3_2" [./imgproc.h:55]   --->   Operation 1575 'fadd' 'sum_2_3_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1576 [1/5] (8.07ns)   --->   "%kval_3_3 = call float @llvm.exp.f32(float %x_assign_26) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1576 'fexp' 'kval_3_3' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_213 : Operation 1577 [1/1] (0.00ns)   --->   "%temp_to_int_3_4 = bitcast float %tmp_478_3_4 to i32" [./imgproc.h:53]   --->   Operation 1577 'bitcast' 'temp_to_int_3_4' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 1578 [1/1] (0.49ns)   --->   "%temp_neg_3_4 = xor i32 %temp_to_int_3_4, -2147483648" [./imgproc.h:53]   --->   Operation 1578 'xor' 'temp_neg_3_4' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1579 [1/1] (0.00ns)   --->   "%x_assign_27 = bitcast i32 %temp_neg_3_4 to float" [./imgproc.h:53]   --->   Operation 1579 'bitcast' 'x_assign_27' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 1580 [5/5] (8.07ns)   --->   "%kval_3_4 = call float @llvm.exp.f32(float %x_assign_27) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1580 'fexp' 'kval_3_4' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_213 : Operation 1581 [4/4] (5.96ns)   --->   "%tmp_478_3_5 = fadd float %temp1_3, %temp2_0_5" [./imgproc.h:53]   --->   Operation 1581 'fadd' 'tmp_478_3_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 213> <Delay = 8.07>
ST_214 : Operation 1582 [4/4] (5.96ns)   --->   "%sum_2_3_3 = fadd float %sum_2_3_2, %kval_3_3" [./imgproc.h:55]   --->   Operation 1582 'fadd' 'sum_2_3_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1583 [4/5] (8.07ns)   --->   "%kval_3_4 = call float @llvm.exp.f32(float %x_assign_27) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1583 'fexp' 'kval_3_4' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_214 : Operation 1584 [3/4] (5.96ns)   --->   "%tmp_478_3_5 = fadd float %temp1_3, %temp2_0_5" [./imgproc.h:53]   --->   Operation 1584 'fadd' 'tmp_478_3_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 214> <Delay = 8.07>
ST_215 : Operation 1585 [3/4] (5.96ns)   --->   "%sum_2_3_3 = fadd float %sum_2_3_2, %kval_3_3" [./imgproc.h:55]   --->   Operation 1585 'fadd' 'sum_2_3_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1586 [3/5] (8.07ns)   --->   "%kval_3_4 = call float @llvm.exp.f32(float %x_assign_27) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1586 'fexp' 'kval_3_4' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_215 : Operation 1587 [2/4] (5.96ns)   --->   "%tmp_478_3_5 = fadd float %temp1_3, %temp2_0_5" [./imgproc.h:53]   --->   Operation 1587 'fadd' 'tmp_478_3_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 215> <Delay = 8.07>
ST_216 : Operation 1588 [2/4] (5.96ns)   --->   "%sum_2_3_3 = fadd float %sum_2_3_2, %kval_3_3" [./imgproc.h:55]   --->   Operation 1588 'fadd' 'sum_2_3_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 1589 [2/5] (8.07ns)   --->   "%kval_3_4 = call float @llvm.exp.f32(float %x_assign_27) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1589 'fexp' 'kval_3_4' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_216 : Operation 1590 [1/4] (5.96ns)   --->   "%tmp_478_3_5 = fadd float %temp1_3, %temp2_0_5" [./imgproc.h:53]   --->   Operation 1590 'fadd' 'tmp_478_3_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 216> <Delay = 8.57>
ST_217 : Operation 1591 [1/4] (5.96ns)   --->   "%sum_2_3_3 = fadd float %sum_2_3_2, %kval_3_3" [./imgproc.h:55]   --->   Operation 1591 'fadd' 'sum_2_3_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1592 [1/5] (8.07ns)   --->   "%kval_3_4 = call float @llvm.exp.f32(float %x_assign_27) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1592 'fexp' 'kval_3_4' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_217 : Operation 1593 [1/1] (0.00ns)   --->   "%temp_to_int_3_5 = bitcast float %tmp_478_3_5 to i32" [./imgproc.h:53]   --->   Operation 1593 'bitcast' 'temp_to_int_3_5' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 1594 [1/1] (0.49ns)   --->   "%temp_neg_3_5 = xor i32 %temp_to_int_3_5, -2147483648" [./imgproc.h:53]   --->   Operation 1594 'xor' 'temp_neg_3_5' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1595 [1/1] (0.00ns)   --->   "%x_assign_28 = bitcast i32 %temp_neg_3_5 to float" [./imgproc.h:53]   --->   Operation 1595 'bitcast' 'x_assign_28' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 1596 [5/5] (8.07ns)   --->   "%kval_3_5 = call float @llvm.exp.f32(float %x_assign_28) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1596 'fexp' 'kval_3_5' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_217 : Operation 1597 [4/4] (5.96ns)   --->   "%tmp_478_3_6 = fadd float %temp1_3, %temp2_0_6" [./imgproc.h:53]   --->   Operation 1597 'fadd' 'tmp_478_3_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 217> <Delay = 8.07>
ST_218 : Operation 1598 [4/4] (5.96ns)   --->   "%sum_2_3_4 = fadd float %sum_2_3_3, %kval_3_4" [./imgproc.h:55]   --->   Operation 1598 'fadd' 'sum_2_3_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 1599 [4/5] (8.07ns)   --->   "%kval_3_5 = call float @llvm.exp.f32(float %x_assign_28) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1599 'fexp' 'kval_3_5' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_218 : Operation 1600 [3/4] (5.96ns)   --->   "%tmp_478_3_6 = fadd float %temp1_3, %temp2_0_6" [./imgproc.h:53]   --->   Operation 1600 'fadd' 'tmp_478_3_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 218> <Delay = 8.07>
ST_219 : Operation 1601 [3/4] (5.96ns)   --->   "%sum_2_3_4 = fadd float %sum_2_3_3, %kval_3_4" [./imgproc.h:55]   --->   Operation 1601 'fadd' 'sum_2_3_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 1602 [3/5] (8.07ns)   --->   "%kval_3_5 = call float @llvm.exp.f32(float %x_assign_28) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1602 'fexp' 'kval_3_5' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_219 : Operation 1603 [2/4] (5.96ns)   --->   "%tmp_478_3_6 = fadd float %temp1_3, %temp2_0_6" [./imgproc.h:53]   --->   Operation 1603 'fadd' 'tmp_478_3_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 219> <Delay = 8.07>
ST_220 : Operation 1604 [2/4] (5.96ns)   --->   "%sum_2_3_4 = fadd float %sum_2_3_3, %kval_3_4" [./imgproc.h:55]   --->   Operation 1604 'fadd' 'sum_2_3_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 1605 [2/5] (8.07ns)   --->   "%kval_3_5 = call float @llvm.exp.f32(float %x_assign_28) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1605 'fexp' 'kval_3_5' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_220 : Operation 1606 [1/4] (5.96ns)   --->   "%tmp_478_3_6 = fadd float %temp1_3, %temp2_0_6" [./imgproc.h:53]   --->   Operation 1606 'fadd' 'tmp_478_3_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 220> <Delay = 8.57>
ST_221 : Operation 1607 [1/4] (5.96ns)   --->   "%sum_2_3_4 = fadd float %sum_2_3_3, %kval_3_4" [./imgproc.h:55]   --->   Operation 1607 'fadd' 'sum_2_3_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 1608 [1/5] (8.07ns)   --->   "%kval_3_5 = call float @llvm.exp.f32(float %x_assign_28) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1608 'fexp' 'kval_3_5' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_221 : Operation 1609 [1/1] (0.00ns)   --->   "%temp_to_int_3_6 = bitcast float %tmp_478_3_6 to i32" [./imgproc.h:53]   --->   Operation 1609 'bitcast' 'temp_to_int_3_6' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 1610 [1/1] (0.49ns)   --->   "%temp_neg_3_6 = xor i32 %temp_to_int_3_6, -2147483648" [./imgproc.h:53]   --->   Operation 1610 'xor' 'temp_neg_3_6' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 1611 [1/1] (0.00ns)   --->   "%x_assign_29 = bitcast i32 %temp_neg_3_6 to float" [./imgproc.h:53]   --->   Operation 1611 'bitcast' 'x_assign_29' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 1612 [5/5] (8.07ns)   --->   "%kval_3_6 = call float @llvm.exp.f32(float %x_assign_29) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1612 'fexp' 'kval_3_6' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_221 : Operation 1613 [4/4] (5.96ns)   --->   "%tmp_478_3_7 = fadd float %temp1_3, %temp2_0_7" [./imgproc.h:53]   --->   Operation 1613 'fadd' 'tmp_478_3_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 221> <Delay = 8.07>
ST_222 : Operation 1614 [4/4] (5.96ns)   --->   "%sum_2_3_5 = fadd float %sum_2_3_4, %kval_3_5" [./imgproc.h:55]   --->   Operation 1614 'fadd' 'sum_2_3_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 1615 [4/5] (8.07ns)   --->   "%kval_3_6 = call float @llvm.exp.f32(float %x_assign_29) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1615 'fexp' 'kval_3_6' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_222 : Operation 1616 [3/4] (5.96ns)   --->   "%tmp_478_3_7 = fadd float %temp1_3, %temp2_0_7" [./imgproc.h:53]   --->   Operation 1616 'fadd' 'tmp_478_3_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 222> <Delay = 8.07>
ST_223 : Operation 1617 [3/4] (5.96ns)   --->   "%sum_2_3_5 = fadd float %sum_2_3_4, %kval_3_5" [./imgproc.h:55]   --->   Operation 1617 'fadd' 'sum_2_3_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1618 [3/5] (8.07ns)   --->   "%kval_3_6 = call float @llvm.exp.f32(float %x_assign_29) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1618 'fexp' 'kval_3_6' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_223 : Operation 1619 [2/4] (5.96ns)   --->   "%tmp_478_3_7 = fadd float %temp1_3, %temp2_0_7" [./imgproc.h:53]   --->   Operation 1619 'fadd' 'tmp_478_3_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 223> <Delay = 8.07>
ST_224 : Operation 1620 [2/4] (5.96ns)   --->   "%sum_2_3_5 = fadd float %sum_2_3_4, %kval_3_5" [./imgproc.h:55]   --->   Operation 1620 'fadd' 'sum_2_3_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 1621 [2/5] (8.07ns)   --->   "%kval_3_6 = call float @llvm.exp.f32(float %x_assign_29) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1621 'fexp' 'kval_3_6' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_224 : Operation 1622 [1/4] (5.96ns)   --->   "%tmp_478_3_7 = fadd float %temp1_3, %temp2_0_7" [./imgproc.h:53]   --->   Operation 1622 'fadd' 'tmp_478_3_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 224> <Delay = 8.57>
ST_225 : Operation 1623 [1/4] (5.96ns)   --->   "%sum_2_3_5 = fadd float %sum_2_3_4, %kval_3_5" [./imgproc.h:55]   --->   Operation 1623 'fadd' 'sum_2_3_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1624 [1/5] (8.07ns)   --->   "%kval_3_6 = call float @llvm.exp.f32(float %x_assign_29) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1624 'fexp' 'kval_3_6' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_225 : Operation 1625 [1/1] (0.00ns)   --->   "%temp_to_int_3_7 = bitcast float %tmp_478_3_7 to i32" [./imgproc.h:53]   --->   Operation 1625 'bitcast' 'temp_to_int_3_7' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 1626 [1/1] (0.49ns)   --->   "%temp_neg_3_7 = xor i32 %temp_to_int_3_7, -2147483648" [./imgproc.h:53]   --->   Operation 1626 'xor' 'temp_neg_3_7' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1627 [1/1] (0.00ns)   --->   "%x_assign_30 = bitcast i32 %temp_neg_3_7 to float" [./imgproc.h:53]   --->   Operation 1627 'bitcast' 'x_assign_30' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 1628 [5/5] (8.07ns)   --->   "%kval_3_7 = call float @llvm.exp.f32(float %x_assign_30) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1628 'fexp' 'kval_3_7' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 226 <SV = 225> <Delay = 8.07>
ST_226 : Operation 1629 [4/4] (5.96ns)   --->   "%sum_2_3_6 = fadd float %sum_2_3_5, %kval_3_6" [./imgproc.h:55]   --->   Operation 1629 'fadd' 'sum_2_3_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 1630 [4/5] (8.07ns)   --->   "%kval_3_7 = call float @llvm.exp.f32(float %x_assign_30) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1630 'fexp' 'kval_3_7' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 227 <SV = 226> <Delay = 8.07>
ST_227 : Operation 1631 [3/4] (5.96ns)   --->   "%sum_2_3_6 = fadd float %sum_2_3_5, %kval_3_6" [./imgproc.h:55]   --->   Operation 1631 'fadd' 'sum_2_3_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 1632 [3/5] (8.07ns)   --->   "%kval_3_7 = call float @llvm.exp.f32(float %x_assign_30) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1632 'fexp' 'kval_3_7' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 228 <SV = 227> <Delay = 8.07>
ST_228 : Operation 1633 [2/4] (5.96ns)   --->   "%sum_2_3_6 = fadd float %sum_2_3_5, %kval_3_6" [./imgproc.h:55]   --->   Operation 1633 'fadd' 'sum_2_3_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 1634 [2/5] (8.07ns)   --->   "%kval_3_7 = call float @llvm.exp.f32(float %x_assign_30) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1634 'fexp' 'kval_3_7' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 229 <SV = 228> <Delay = 8.07>
ST_229 : Operation 1635 [1/4] (5.96ns)   --->   "%sum_2_3_6 = fadd float %sum_2_3_5, %kval_3_6" [./imgproc.h:55]   --->   Operation 1635 'fadd' 'sum_2_3_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 1636 [1/5] (8.07ns)   --->   "%kval_3_7 = call float @llvm.exp.f32(float %x_assign_30) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1636 'fexp' 'kval_3_7' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 230 <SV = 229> <Delay = 5.96>
ST_230 : Operation 1637 [4/4] (5.96ns)   --->   "%sum_2_3_7 = fadd float %sum_2_3_6, %kval_3_7" [./imgproc.h:55]   --->   Operation 1637 'fadd' 'sum_2_3_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 230> <Delay = 5.96>
ST_231 : Operation 1638 [3/4] (5.96ns)   --->   "%sum_2_3_7 = fadd float %sum_2_3_6, %kval_3_7" [./imgproc.h:55]   --->   Operation 1638 'fadd' 'sum_2_3_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 231> <Delay = 5.96>
ST_232 : Operation 1639 [2/4] (5.96ns)   --->   "%sum_2_3_7 = fadd float %sum_2_3_6, %kval_3_7" [./imgproc.h:55]   --->   Operation 1639 'fadd' 'sum_2_3_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 232> <Delay = 5.96>
ST_233 : Operation 1640 [1/4] (5.96ns)   --->   "%sum_2_3_7 = fadd float %sum_2_3_6, %kval_3_7" [./imgproc.h:55]   --->   Operation 1640 'fadd' 'sum_2_3_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 233> <Delay = 5.96>
ST_234 : Operation 1641 [4/4] (5.96ns)   --->   "%sum_2_3_8 = fadd float %sum_2_3_7, %kval_3_6" [./imgproc.h:55]   --->   Operation 1641 'fadd' 'sum_2_3_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 234> <Delay = 5.96>
ST_235 : Operation 1642 [3/4] (5.96ns)   --->   "%sum_2_3_8 = fadd float %sum_2_3_7, %kval_3_6" [./imgproc.h:55]   --->   Operation 1642 'fadd' 'sum_2_3_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 235> <Delay = 5.96>
ST_236 : Operation 1643 [2/4] (5.96ns)   --->   "%sum_2_3_8 = fadd float %sum_2_3_7, %kval_3_6" [./imgproc.h:55]   --->   Operation 1643 'fadd' 'sum_2_3_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 236> <Delay = 5.96>
ST_237 : Operation 1644 [1/4] (5.96ns)   --->   "%sum_2_3_8 = fadd float %sum_2_3_7, %kval_3_6" [./imgproc.h:55]   --->   Operation 1644 'fadd' 'sum_2_3_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 237> <Delay = 5.96>
ST_238 : Operation 1645 [4/4] (5.96ns)   --->   "%sum_2_3_9 = fadd float %sum_2_3_8, %kval_3_5" [./imgproc.h:55]   --->   Operation 1645 'fadd' 'sum_2_3_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 239 <SV = 238> <Delay = 5.96>
ST_239 : Operation 1646 [3/4] (5.96ns)   --->   "%sum_2_3_9 = fadd float %sum_2_3_8, %kval_3_5" [./imgproc.h:55]   --->   Operation 1646 'fadd' 'sum_2_3_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 239> <Delay = 5.96>
ST_240 : Operation 1647 [2/4] (5.96ns)   --->   "%sum_2_3_9 = fadd float %sum_2_3_8, %kval_3_5" [./imgproc.h:55]   --->   Operation 1647 'fadd' 'sum_2_3_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 240> <Delay = 5.96>
ST_241 : Operation 1648 [1/4] (5.96ns)   --->   "%sum_2_3_9 = fadd float %sum_2_3_8, %kval_3_5" [./imgproc.h:55]   --->   Operation 1648 'fadd' 'sum_2_3_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 241> <Delay = 5.96>
ST_242 : Operation 1649 [4/4] (5.96ns)   --->   "%sum_2_3_s = fadd float %sum_2_3_9, %kval_3_4" [./imgproc.h:55]   --->   Operation 1649 'fadd' 'sum_2_3_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 242> <Delay = 5.96>
ST_243 : Operation 1650 [3/4] (5.96ns)   --->   "%sum_2_3_s = fadd float %sum_2_3_9, %kval_3_4" [./imgproc.h:55]   --->   Operation 1650 'fadd' 'sum_2_3_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 243> <Delay = 5.96>
ST_244 : Operation 1651 [2/4] (5.96ns)   --->   "%sum_2_3_s = fadd float %sum_2_3_9, %kval_3_4" [./imgproc.h:55]   --->   Operation 1651 'fadd' 'sum_2_3_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 244> <Delay = 5.96>
ST_245 : Operation 1652 [1/4] (5.96ns)   --->   "%sum_2_3_s = fadd float %sum_2_3_9, %kval_3_4" [./imgproc.h:55]   --->   Operation 1652 'fadd' 'sum_2_3_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 246 <SV = 245> <Delay = 8.34>
ST_246 : Operation 1653 [4/4] (5.96ns)   --->   "%sum_2_3_10 = fadd float %sum_2_3_s, %kval_3_3" [./imgproc.h:55]   --->   Operation 1653 'fadd' 'sum_2_3_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 1654 [7/7] (8.34ns)   --->   "%temp1_4 = fdiv float 9.000000e+00, %tmp_147" [./imgproc.h:50]   --->   Operation 1654 'fdiv' 'temp1_4' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 247 <SV = 246> <Delay = 8.34>
ST_247 : Operation 1655 [3/4] (5.96ns)   --->   "%sum_2_3_10 = fadd float %sum_2_3_s, %kval_3_3" [./imgproc.h:55]   --->   Operation 1655 'fadd' 'sum_2_3_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 1656 [6/7] (8.34ns)   --->   "%temp1_4 = fdiv float 9.000000e+00, %tmp_147" [./imgproc.h:50]   --->   Operation 1656 'fdiv' 'temp1_4' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 247> <Delay = 8.34>
ST_248 : Operation 1657 [2/4] (5.96ns)   --->   "%sum_2_3_10 = fadd float %sum_2_3_s, %kval_3_3" [./imgproc.h:55]   --->   Operation 1657 'fadd' 'sum_2_3_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 1658 [5/7] (8.34ns)   --->   "%temp1_4 = fdiv float 9.000000e+00, %tmp_147" [./imgproc.h:50]   --->   Operation 1658 'fdiv' 'temp1_4' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 248> <Delay = 8.34>
ST_249 : Operation 1659 [1/4] (5.96ns)   --->   "%sum_2_3_10 = fadd float %sum_2_3_s, %kval_3_3" [./imgproc.h:55]   --->   Operation 1659 'fadd' 'sum_2_3_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 1660 [4/7] (8.34ns)   --->   "%temp1_4 = fdiv float 9.000000e+00, %tmp_147" [./imgproc.h:50]   --->   Operation 1660 'fdiv' 'temp1_4' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 249> <Delay = 8.34>
ST_250 : Operation 1661 [4/4] (5.96ns)   --->   "%sum_2_3_11 = fadd float %sum_2_3_10, %kval_3_2" [./imgproc.h:55]   --->   Operation 1661 'fadd' 'sum_2_3_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 1662 [3/7] (8.34ns)   --->   "%temp1_4 = fdiv float 9.000000e+00, %tmp_147" [./imgproc.h:50]   --->   Operation 1662 'fdiv' 'temp1_4' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 251 <SV = 250> <Delay = 8.34>
ST_251 : Operation 1663 [3/4] (5.96ns)   --->   "%sum_2_3_11 = fadd float %sum_2_3_10, %kval_3_2" [./imgproc.h:55]   --->   Operation 1663 'fadd' 'sum_2_3_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 1664 [2/7] (8.34ns)   --->   "%temp1_4 = fdiv float 9.000000e+00, %tmp_147" [./imgproc.h:50]   --->   Operation 1664 'fdiv' 'temp1_4' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 251> <Delay = 8.34>
ST_252 : Operation 1665 [2/4] (5.96ns)   --->   "%sum_2_3_11 = fadd float %sum_2_3_10, %kval_3_2" [./imgproc.h:55]   --->   Operation 1665 'fadd' 'sum_2_3_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 1666 [1/7] (8.34ns)   --->   "%temp1_4 = fdiv float 9.000000e+00, %tmp_147" [./imgproc.h:50]   --->   Operation 1666 'fdiv' 'temp1_4' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 252> <Delay = 5.96>
ST_253 : Operation 1667 [1/4] (5.96ns)   --->   "%sum_2_3_11 = fadd float %sum_2_3_10, %kval_3_2" [./imgproc.h:55]   --->   Operation 1667 'fadd' 'sum_2_3_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 1668 [4/4] (5.96ns)   --->   "%tmp_478_4 = fadd float %temp1_4, %temp2" [./imgproc.h:53]   --->   Operation 1668 'fadd' 'tmp_478_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 253> <Delay = 5.96>
ST_254 : Operation 1669 [4/4] (5.96ns)   --->   "%sum_2_3_12 = fadd float %sum_2_3_11, %kval_3_1" [./imgproc.h:55]   --->   Operation 1669 'fadd' 'sum_2_3_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 1670 [3/4] (5.96ns)   --->   "%tmp_478_4 = fadd float %temp1_4, %temp2" [./imgproc.h:53]   --->   Operation 1670 'fadd' 'tmp_478_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 255 <SV = 254> <Delay = 5.96>
ST_255 : Operation 1671 [3/4] (5.96ns)   --->   "%sum_2_3_12 = fadd float %sum_2_3_11, %kval_3_1" [./imgproc.h:55]   --->   Operation 1671 'fadd' 'sum_2_3_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 1672 [2/4] (5.96ns)   --->   "%tmp_478_4 = fadd float %temp1_4, %temp2" [./imgproc.h:53]   --->   Operation 1672 'fadd' 'tmp_478_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 255> <Delay = 5.96>
ST_256 : Operation 1673 [2/4] (5.96ns)   --->   "%sum_2_3_12 = fadd float %sum_2_3_11, %kval_3_1" [./imgproc.h:55]   --->   Operation 1673 'fadd' 'sum_2_3_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 1674 [1/4] (5.96ns)   --->   "%tmp_478_4 = fadd float %temp1_4, %temp2" [./imgproc.h:53]   --->   Operation 1674 'fadd' 'tmp_478_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 256> <Delay = 8.57>
ST_257 : Operation 1675 [1/4] (5.96ns)   --->   "%sum_2_3_12 = fadd float %sum_2_3_11, %kval_3_1" [./imgproc.h:55]   --->   Operation 1675 'fadd' 'sum_2_3_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 1676 [1/1] (0.00ns)   --->   "%temp_to_int_4 = bitcast float %tmp_478_4 to i32" [./imgproc.h:53]   --->   Operation 1676 'bitcast' 'temp_to_int_4' <Predicate = true> <Delay = 0.00>
ST_257 : Operation 1677 [1/1] (0.49ns)   --->   "%temp_neg_4 = xor i32 %temp_to_int_4, -2147483648" [./imgproc.h:53]   --->   Operation 1677 'xor' 'temp_neg_4' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 1678 [1/1] (0.00ns)   --->   "%x_assign_31 = bitcast i32 %temp_neg_4 to float" [./imgproc.h:53]   --->   Operation 1678 'bitcast' 'x_assign_31' <Predicate = true> <Delay = 0.00>
ST_257 : Operation 1679 [5/5] (8.07ns)   --->   "%kval_4_0 = call float @llvm.exp.f32(float %x_assign_31) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1679 'fexp' 'kval_4_0' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_257 : Operation 1680 [4/4] (5.96ns)   --->   "%tmp_478_4_1 = fadd float %temp1_4, %temp2_0_1" [./imgproc.h:53]   --->   Operation 1680 'fadd' 'tmp_478_4_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 257> <Delay = 8.07>
ST_258 : Operation 1681 [4/4] (5.96ns)   --->   "%sum_2_3_13 = fadd float %sum_2_3_12, %kval_3_0" [./imgproc.h:55]   --->   Operation 1681 'fadd' 'sum_2_3_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 1682 [4/5] (8.07ns)   --->   "%kval_4_0 = call float @llvm.exp.f32(float %x_assign_31) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1682 'fexp' 'kval_4_0' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_258 : Operation 1683 [3/4] (5.96ns)   --->   "%tmp_478_4_1 = fadd float %temp1_4, %temp2_0_1" [./imgproc.h:53]   --->   Operation 1683 'fadd' 'tmp_478_4_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 258> <Delay = 8.07>
ST_259 : Operation 1684 [3/4] (5.96ns)   --->   "%sum_2_3_13 = fadd float %sum_2_3_12, %kval_3_0" [./imgproc.h:55]   --->   Operation 1684 'fadd' 'sum_2_3_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 1685 [3/5] (8.07ns)   --->   "%kval_4_0 = call float @llvm.exp.f32(float %x_assign_31) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1685 'fexp' 'kval_4_0' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_259 : Operation 1686 [2/4] (5.96ns)   --->   "%tmp_478_4_1 = fadd float %temp1_4, %temp2_0_1" [./imgproc.h:53]   --->   Operation 1686 'fadd' 'tmp_478_4_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 259> <Delay = 8.07>
ST_260 : Operation 1687 [2/4] (5.96ns)   --->   "%sum_2_3_13 = fadd float %sum_2_3_12, %kval_3_0" [./imgproc.h:55]   --->   Operation 1687 'fadd' 'sum_2_3_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 1688 [2/5] (8.07ns)   --->   "%kval_4_0 = call float @llvm.exp.f32(float %x_assign_31) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1688 'fexp' 'kval_4_0' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_260 : Operation 1689 [1/4] (5.96ns)   --->   "%tmp_478_4_1 = fadd float %temp1_4, %temp2_0_1" [./imgproc.h:53]   --->   Operation 1689 'fadd' 'tmp_478_4_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 261 <SV = 260> <Delay = 8.57>
ST_261 : Operation 1690 [1/4] (5.96ns)   --->   "%sum_2_3_13 = fadd float %sum_2_3_12, %kval_3_0" [./imgproc.h:55]   --->   Operation 1690 'fadd' 'sum_2_3_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 1691 [1/5] (8.07ns)   --->   "%kval_4_0 = call float @llvm.exp.f32(float %x_assign_31) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1691 'fexp' 'kval_4_0' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_261 : Operation 1692 [1/1] (0.00ns)   --->   "%temp_to_int_4_1 = bitcast float %tmp_478_4_1 to i32" [./imgproc.h:53]   --->   Operation 1692 'bitcast' 'temp_to_int_4_1' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 1693 [1/1] (0.49ns)   --->   "%temp_neg_4_1 = xor i32 %temp_to_int_4_1, -2147483648" [./imgproc.h:53]   --->   Operation 1693 'xor' 'temp_neg_4_1' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 1694 [1/1] (0.00ns)   --->   "%x_assign_32 = bitcast i32 %temp_neg_4_1 to float" [./imgproc.h:53]   --->   Operation 1694 'bitcast' 'x_assign_32' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 1695 [5/5] (8.07ns)   --->   "%kval_4_1 = call float @llvm.exp.f32(float %x_assign_32) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1695 'fexp' 'kval_4_1' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_261 : Operation 1696 [4/4] (5.96ns)   --->   "%tmp_478_4_2 = fadd float %temp1_4, %temp2_0_2" [./imgproc.h:53]   --->   Operation 1696 'fadd' 'tmp_478_4_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 262 <SV = 261> <Delay = 8.07>
ST_262 : Operation 1697 [4/4] (5.96ns)   --->   "%sum_2_4 = fadd float %sum_2_3_13, %kval_4_0" [./imgproc.h:55]   --->   Operation 1697 'fadd' 'sum_2_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 1698 [4/5] (8.07ns)   --->   "%kval_4_1 = call float @llvm.exp.f32(float %x_assign_32) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1698 'fexp' 'kval_4_1' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_262 : Operation 1699 [3/4] (5.96ns)   --->   "%tmp_478_4_2 = fadd float %temp1_4, %temp2_0_2" [./imgproc.h:53]   --->   Operation 1699 'fadd' 'tmp_478_4_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 263 <SV = 262> <Delay = 8.07>
ST_263 : Operation 1700 [3/4] (5.96ns)   --->   "%sum_2_4 = fadd float %sum_2_3_13, %kval_4_0" [./imgproc.h:55]   --->   Operation 1700 'fadd' 'sum_2_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 1701 [3/5] (8.07ns)   --->   "%kval_4_1 = call float @llvm.exp.f32(float %x_assign_32) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1701 'fexp' 'kval_4_1' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_263 : Operation 1702 [2/4] (5.96ns)   --->   "%tmp_478_4_2 = fadd float %temp1_4, %temp2_0_2" [./imgproc.h:53]   --->   Operation 1702 'fadd' 'tmp_478_4_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 263> <Delay = 8.07>
ST_264 : Operation 1703 [2/4] (5.96ns)   --->   "%sum_2_4 = fadd float %sum_2_3_13, %kval_4_0" [./imgproc.h:55]   --->   Operation 1703 'fadd' 'sum_2_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 1704 [2/5] (8.07ns)   --->   "%kval_4_1 = call float @llvm.exp.f32(float %x_assign_32) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1704 'fexp' 'kval_4_1' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_264 : Operation 1705 [1/4] (5.96ns)   --->   "%tmp_478_4_2 = fadd float %temp1_4, %temp2_0_2" [./imgproc.h:53]   --->   Operation 1705 'fadd' 'tmp_478_4_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 265 <SV = 264> <Delay = 8.57>
ST_265 : Operation 1706 [1/4] (5.96ns)   --->   "%sum_2_4 = fadd float %sum_2_3_13, %kval_4_0" [./imgproc.h:55]   --->   Operation 1706 'fadd' 'sum_2_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 1707 [1/5] (8.07ns)   --->   "%kval_4_1 = call float @llvm.exp.f32(float %x_assign_32) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1707 'fexp' 'kval_4_1' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_265 : Operation 1708 [1/1] (0.00ns)   --->   "%temp_to_int_4_2 = bitcast float %tmp_478_4_2 to i32" [./imgproc.h:53]   --->   Operation 1708 'bitcast' 'temp_to_int_4_2' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 1709 [1/1] (0.49ns)   --->   "%temp_neg_4_2 = xor i32 %temp_to_int_4_2, -2147483648" [./imgproc.h:53]   --->   Operation 1709 'xor' 'temp_neg_4_2' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 1710 [1/1] (0.00ns)   --->   "%x_assign_33 = bitcast i32 %temp_neg_4_2 to float" [./imgproc.h:53]   --->   Operation 1710 'bitcast' 'x_assign_33' <Predicate = true> <Delay = 0.00>
ST_265 : Operation 1711 [5/5] (8.07ns)   --->   "%kval_4_2 = call float @llvm.exp.f32(float %x_assign_33) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1711 'fexp' 'kval_4_2' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_265 : Operation 1712 [4/4] (5.96ns)   --->   "%tmp_478_4_3 = fadd float %temp1_4, %temp2_0_3" [./imgproc.h:53]   --->   Operation 1712 'fadd' 'tmp_478_4_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 265> <Delay = 8.07>
ST_266 : Operation 1713 [4/4] (5.96ns)   --->   "%sum_2_4_1 = fadd float %sum_2_4, %kval_4_1" [./imgproc.h:55]   --->   Operation 1713 'fadd' 'sum_2_4_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 1714 [4/5] (8.07ns)   --->   "%kval_4_2 = call float @llvm.exp.f32(float %x_assign_33) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1714 'fexp' 'kval_4_2' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_266 : Operation 1715 [3/4] (5.96ns)   --->   "%tmp_478_4_3 = fadd float %temp1_4, %temp2_0_3" [./imgproc.h:53]   --->   Operation 1715 'fadd' 'tmp_478_4_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 267 <SV = 266> <Delay = 8.07>
ST_267 : Operation 1716 [3/4] (5.96ns)   --->   "%sum_2_4_1 = fadd float %sum_2_4, %kval_4_1" [./imgproc.h:55]   --->   Operation 1716 'fadd' 'sum_2_4_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 1717 [3/5] (8.07ns)   --->   "%kval_4_2 = call float @llvm.exp.f32(float %x_assign_33) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1717 'fexp' 'kval_4_2' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_267 : Operation 1718 [2/4] (5.96ns)   --->   "%tmp_478_4_3 = fadd float %temp1_4, %temp2_0_3" [./imgproc.h:53]   --->   Operation 1718 'fadd' 'tmp_478_4_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 268 <SV = 267> <Delay = 8.07>
ST_268 : Operation 1719 [2/4] (5.96ns)   --->   "%sum_2_4_1 = fadd float %sum_2_4, %kval_4_1" [./imgproc.h:55]   --->   Operation 1719 'fadd' 'sum_2_4_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 1720 [2/5] (8.07ns)   --->   "%kval_4_2 = call float @llvm.exp.f32(float %x_assign_33) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1720 'fexp' 'kval_4_2' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_268 : Operation 1721 [1/4] (5.96ns)   --->   "%tmp_478_4_3 = fadd float %temp1_4, %temp2_0_3" [./imgproc.h:53]   --->   Operation 1721 'fadd' 'tmp_478_4_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 269 <SV = 268> <Delay = 8.57>
ST_269 : Operation 1722 [1/4] (5.96ns)   --->   "%sum_2_4_1 = fadd float %sum_2_4, %kval_4_1" [./imgproc.h:55]   --->   Operation 1722 'fadd' 'sum_2_4_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_269 : Operation 1723 [1/5] (8.07ns)   --->   "%kval_4_2 = call float @llvm.exp.f32(float %x_assign_33) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1723 'fexp' 'kval_4_2' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_269 : Operation 1724 [1/1] (0.00ns)   --->   "%temp_to_int_4_3 = bitcast float %tmp_478_4_3 to i32" [./imgproc.h:53]   --->   Operation 1724 'bitcast' 'temp_to_int_4_3' <Predicate = true> <Delay = 0.00>
ST_269 : Operation 1725 [1/1] (0.49ns)   --->   "%temp_neg_4_3 = xor i32 %temp_to_int_4_3, -2147483648" [./imgproc.h:53]   --->   Operation 1725 'xor' 'temp_neg_4_3' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_269 : Operation 1726 [1/1] (0.00ns)   --->   "%x_assign_34 = bitcast i32 %temp_neg_4_3 to float" [./imgproc.h:53]   --->   Operation 1726 'bitcast' 'x_assign_34' <Predicate = true> <Delay = 0.00>
ST_269 : Operation 1727 [5/5] (8.07ns)   --->   "%kval_4_3 = call float @llvm.exp.f32(float %x_assign_34) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1727 'fexp' 'kval_4_3' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_269 : Operation 1728 [4/4] (5.96ns)   --->   "%tmp_478_4_4 = fadd float %temp1_4, %temp2_0_4" [./imgproc.h:53]   --->   Operation 1728 'fadd' 'tmp_478_4_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 269> <Delay = 8.07>
ST_270 : Operation 1729 [4/4] (5.96ns)   --->   "%sum_2_4_2 = fadd float %sum_2_4_1, %kval_4_2" [./imgproc.h:55]   --->   Operation 1729 'fadd' 'sum_2_4_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_270 : Operation 1730 [4/5] (8.07ns)   --->   "%kval_4_3 = call float @llvm.exp.f32(float %x_assign_34) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1730 'fexp' 'kval_4_3' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_270 : Operation 1731 [3/4] (5.96ns)   --->   "%tmp_478_4_4 = fadd float %temp1_4, %temp2_0_4" [./imgproc.h:53]   --->   Operation 1731 'fadd' 'tmp_478_4_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 271 <SV = 270> <Delay = 8.07>
ST_271 : Operation 1732 [3/4] (5.96ns)   --->   "%sum_2_4_2 = fadd float %sum_2_4_1, %kval_4_2" [./imgproc.h:55]   --->   Operation 1732 'fadd' 'sum_2_4_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 1733 [3/5] (8.07ns)   --->   "%kval_4_3 = call float @llvm.exp.f32(float %x_assign_34) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1733 'fexp' 'kval_4_3' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_271 : Operation 1734 [2/4] (5.96ns)   --->   "%tmp_478_4_4 = fadd float %temp1_4, %temp2_0_4" [./imgproc.h:53]   --->   Operation 1734 'fadd' 'tmp_478_4_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 272 <SV = 271> <Delay = 8.07>
ST_272 : Operation 1735 [2/4] (5.96ns)   --->   "%sum_2_4_2 = fadd float %sum_2_4_1, %kval_4_2" [./imgproc.h:55]   --->   Operation 1735 'fadd' 'sum_2_4_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 1736 [2/5] (8.07ns)   --->   "%kval_4_3 = call float @llvm.exp.f32(float %x_assign_34) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1736 'fexp' 'kval_4_3' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_272 : Operation 1737 [1/4] (5.96ns)   --->   "%tmp_478_4_4 = fadd float %temp1_4, %temp2_0_4" [./imgproc.h:53]   --->   Operation 1737 'fadd' 'tmp_478_4_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 273 <SV = 272> <Delay = 8.57>
ST_273 : Operation 1738 [1/4] (5.96ns)   --->   "%sum_2_4_2 = fadd float %sum_2_4_1, %kval_4_2" [./imgproc.h:55]   --->   Operation 1738 'fadd' 'sum_2_4_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 1739 [1/5] (8.07ns)   --->   "%kval_4_3 = call float @llvm.exp.f32(float %x_assign_34) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1739 'fexp' 'kval_4_3' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_273 : Operation 1740 [1/1] (0.00ns)   --->   "%temp_to_int_4_4 = bitcast float %tmp_478_4_4 to i32" [./imgproc.h:53]   --->   Operation 1740 'bitcast' 'temp_to_int_4_4' <Predicate = true> <Delay = 0.00>
ST_273 : Operation 1741 [1/1] (0.49ns)   --->   "%temp_neg_4_4 = xor i32 %temp_to_int_4_4, -2147483648" [./imgproc.h:53]   --->   Operation 1741 'xor' 'temp_neg_4_4' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 1742 [1/1] (0.00ns)   --->   "%x_assign_35 = bitcast i32 %temp_neg_4_4 to float" [./imgproc.h:53]   --->   Operation 1742 'bitcast' 'x_assign_35' <Predicate = true> <Delay = 0.00>
ST_273 : Operation 1743 [5/5] (8.07ns)   --->   "%kval_4_4 = call float @llvm.exp.f32(float %x_assign_35) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1743 'fexp' 'kval_4_4' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_273 : Operation 1744 [4/4] (5.96ns)   --->   "%tmp_478_4_5 = fadd float %temp1_4, %temp2_0_5" [./imgproc.h:53]   --->   Operation 1744 'fadd' 'tmp_478_4_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 274 <SV = 273> <Delay = 8.07>
ST_274 : Operation 1745 [4/4] (5.96ns)   --->   "%sum_2_4_3 = fadd float %sum_2_4_2, %kval_4_3" [./imgproc.h:55]   --->   Operation 1745 'fadd' 'sum_2_4_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 1746 [4/5] (8.07ns)   --->   "%kval_4_4 = call float @llvm.exp.f32(float %x_assign_35) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1746 'fexp' 'kval_4_4' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_274 : Operation 1747 [3/4] (5.96ns)   --->   "%tmp_478_4_5 = fadd float %temp1_4, %temp2_0_5" [./imgproc.h:53]   --->   Operation 1747 'fadd' 'tmp_478_4_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 275 <SV = 274> <Delay = 8.07>
ST_275 : Operation 1748 [3/4] (5.96ns)   --->   "%sum_2_4_3 = fadd float %sum_2_4_2, %kval_4_3" [./imgproc.h:55]   --->   Operation 1748 'fadd' 'sum_2_4_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 1749 [3/5] (8.07ns)   --->   "%kval_4_4 = call float @llvm.exp.f32(float %x_assign_35) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1749 'fexp' 'kval_4_4' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_275 : Operation 1750 [2/4] (5.96ns)   --->   "%tmp_478_4_5 = fadd float %temp1_4, %temp2_0_5" [./imgproc.h:53]   --->   Operation 1750 'fadd' 'tmp_478_4_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 276 <SV = 275> <Delay = 8.07>
ST_276 : Operation 1751 [2/4] (5.96ns)   --->   "%sum_2_4_3 = fadd float %sum_2_4_2, %kval_4_3" [./imgproc.h:55]   --->   Operation 1751 'fadd' 'sum_2_4_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 1752 [2/5] (8.07ns)   --->   "%kval_4_4 = call float @llvm.exp.f32(float %x_assign_35) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1752 'fexp' 'kval_4_4' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_276 : Operation 1753 [1/4] (5.96ns)   --->   "%tmp_478_4_5 = fadd float %temp1_4, %temp2_0_5" [./imgproc.h:53]   --->   Operation 1753 'fadd' 'tmp_478_4_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 277 <SV = 276> <Delay = 8.57>
ST_277 : Operation 1754 [1/4] (5.96ns)   --->   "%sum_2_4_3 = fadd float %sum_2_4_2, %kval_4_3" [./imgproc.h:55]   --->   Operation 1754 'fadd' 'sum_2_4_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 1755 [1/5] (8.07ns)   --->   "%kval_4_4 = call float @llvm.exp.f32(float %x_assign_35) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1755 'fexp' 'kval_4_4' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_277 : Operation 1756 [1/1] (0.00ns)   --->   "%temp_to_int_4_5 = bitcast float %tmp_478_4_5 to i32" [./imgproc.h:53]   --->   Operation 1756 'bitcast' 'temp_to_int_4_5' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 1757 [1/1] (0.49ns)   --->   "%temp_neg_4_5 = xor i32 %temp_to_int_4_5, -2147483648" [./imgproc.h:53]   --->   Operation 1757 'xor' 'temp_neg_4_5' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 1758 [1/1] (0.00ns)   --->   "%x_assign_36 = bitcast i32 %temp_neg_4_5 to float" [./imgproc.h:53]   --->   Operation 1758 'bitcast' 'x_assign_36' <Predicate = true> <Delay = 0.00>
ST_277 : Operation 1759 [5/5] (8.07ns)   --->   "%kval_4_5 = call float @llvm.exp.f32(float %x_assign_36) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1759 'fexp' 'kval_4_5' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_277 : Operation 1760 [4/4] (5.96ns)   --->   "%tmp_478_4_6 = fadd float %temp1_4, %temp2_0_6" [./imgproc.h:53]   --->   Operation 1760 'fadd' 'tmp_478_4_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 1761 [4/4] (5.96ns)   --->   "%tmp_478_4_7 = fadd float %temp1_4, %temp2_0_7" [./imgproc.h:53]   --->   Operation 1761 'fadd' 'tmp_478_4_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 278 <SV = 277> <Delay = 8.07>
ST_278 : Operation 1762 [4/4] (5.96ns)   --->   "%sum_2_4_4 = fadd float %sum_2_4_3, %kval_4_4" [./imgproc.h:55]   --->   Operation 1762 'fadd' 'sum_2_4_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_278 : Operation 1763 [4/5] (8.07ns)   --->   "%kval_4_5 = call float @llvm.exp.f32(float %x_assign_36) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1763 'fexp' 'kval_4_5' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_278 : Operation 1764 [3/4] (5.96ns)   --->   "%tmp_478_4_6 = fadd float %temp1_4, %temp2_0_6" [./imgproc.h:53]   --->   Operation 1764 'fadd' 'tmp_478_4_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_278 : Operation 1765 [3/4] (5.96ns)   --->   "%tmp_478_4_7 = fadd float %temp1_4, %temp2_0_7" [./imgproc.h:53]   --->   Operation 1765 'fadd' 'tmp_478_4_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 279 <SV = 278> <Delay = 8.07>
ST_279 : Operation 1766 [3/4] (5.96ns)   --->   "%sum_2_4_4 = fadd float %sum_2_4_3, %kval_4_4" [./imgproc.h:55]   --->   Operation 1766 'fadd' 'sum_2_4_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_279 : Operation 1767 [3/5] (8.07ns)   --->   "%kval_4_5 = call float @llvm.exp.f32(float %x_assign_36) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1767 'fexp' 'kval_4_5' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_279 : Operation 1768 [2/4] (5.96ns)   --->   "%tmp_478_4_6 = fadd float %temp1_4, %temp2_0_6" [./imgproc.h:53]   --->   Operation 1768 'fadd' 'tmp_478_4_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_279 : Operation 1769 [2/4] (5.96ns)   --->   "%tmp_478_4_7 = fadd float %temp1_4, %temp2_0_7" [./imgproc.h:53]   --->   Operation 1769 'fadd' 'tmp_478_4_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 280 <SV = 279> <Delay = 8.07>
ST_280 : Operation 1770 [2/4] (5.96ns)   --->   "%sum_2_4_4 = fadd float %sum_2_4_3, %kval_4_4" [./imgproc.h:55]   --->   Operation 1770 'fadd' 'sum_2_4_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_280 : Operation 1771 [2/5] (8.07ns)   --->   "%kval_4_5 = call float @llvm.exp.f32(float %x_assign_36) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1771 'fexp' 'kval_4_5' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_280 : Operation 1772 [1/4] (5.96ns)   --->   "%tmp_478_4_6 = fadd float %temp1_4, %temp2_0_6" [./imgproc.h:53]   --->   Operation 1772 'fadd' 'tmp_478_4_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_280 : Operation 1773 [1/4] (5.96ns)   --->   "%tmp_478_4_7 = fadd float %temp1_4, %temp2_0_7" [./imgproc.h:53]   --->   Operation 1773 'fadd' 'tmp_478_4_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 281 <SV = 280> <Delay = 8.57>
ST_281 : Operation 1774 [1/4] (5.96ns)   --->   "%sum_2_4_4 = fadd float %sum_2_4_3, %kval_4_4" [./imgproc.h:55]   --->   Operation 1774 'fadd' 'sum_2_4_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 1775 [1/5] (8.07ns)   --->   "%kval_4_5 = call float @llvm.exp.f32(float %x_assign_36) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1775 'fexp' 'kval_4_5' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_281 : Operation 1776 [1/1] (0.00ns)   --->   "%temp_to_int_4_6 = bitcast float %tmp_478_4_6 to i32" [./imgproc.h:53]   --->   Operation 1776 'bitcast' 'temp_to_int_4_6' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 1777 [1/1] (0.49ns)   --->   "%temp_neg_4_6 = xor i32 %temp_to_int_4_6, -2147483648" [./imgproc.h:53]   --->   Operation 1777 'xor' 'temp_neg_4_6' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 1778 [1/1] (0.00ns)   --->   "%x_assign_37 = bitcast i32 %temp_neg_4_6 to float" [./imgproc.h:53]   --->   Operation 1778 'bitcast' 'x_assign_37' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 1779 [5/5] (8.07ns)   --->   "%kval_4_6 = call float @llvm.exp.f32(float %x_assign_37) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1779 'fexp' 'kval_4_6' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_281 : Operation 1780 [1/1] (0.00ns)   --->   "%temp_to_int_4_7 = bitcast float %tmp_478_4_7 to i32" [./imgproc.h:53]   --->   Operation 1780 'bitcast' 'temp_to_int_4_7' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 1781 [1/1] (0.49ns)   --->   "%temp_neg_4_7 = xor i32 %temp_to_int_4_7, -2147483648" [./imgproc.h:53]   --->   Operation 1781 'xor' 'temp_neg_4_7' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 1782 [1/1] (0.00ns)   --->   "%x_assign_38 = bitcast i32 %temp_neg_4_7 to float" [./imgproc.h:53]   --->   Operation 1782 'bitcast' 'x_assign_38' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 1783 [5/5] (8.07ns)   --->   "%kval_4_7 = call float @llvm.exp.f32(float %x_assign_38) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1783 'fexp' 'kval_4_7' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 282 <SV = 281> <Delay = 8.07>
ST_282 : Operation 1784 [4/4] (5.96ns)   --->   "%sum_2_4_5 = fadd float %sum_2_4_4, %kval_4_5" [./imgproc.h:55]   --->   Operation 1784 'fadd' 'sum_2_4_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_282 : Operation 1785 [4/5] (8.07ns)   --->   "%kval_4_6 = call float @llvm.exp.f32(float %x_assign_37) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1785 'fexp' 'kval_4_6' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_282 : Operation 1786 [4/5] (8.07ns)   --->   "%kval_4_7 = call float @llvm.exp.f32(float %x_assign_38) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1786 'fexp' 'kval_4_7' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 283 <SV = 282> <Delay = 8.07>
ST_283 : Operation 1787 [3/4] (5.96ns)   --->   "%sum_2_4_5 = fadd float %sum_2_4_4, %kval_4_5" [./imgproc.h:55]   --->   Operation 1787 'fadd' 'sum_2_4_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_283 : Operation 1788 [3/5] (8.07ns)   --->   "%kval_4_6 = call float @llvm.exp.f32(float %x_assign_37) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1788 'fexp' 'kval_4_6' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_283 : Operation 1789 [3/5] (8.07ns)   --->   "%kval_4_7 = call float @llvm.exp.f32(float %x_assign_38) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1789 'fexp' 'kval_4_7' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 284 <SV = 283> <Delay = 8.07>
ST_284 : Operation 1790 [2/4] (5.96ns)   --->   "%sum_2_4_5 = fadd float %sum_2_4_4, %kval_4_5" [./imgproc.h:55]   --->   Operation 1790 'fadd' 'sum_2_4_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_284 : Operation 1791 [2/5] (8.07ns)   --->   "%kval_4_6 = call float @llvm.exp.f32(float %x_assign_37) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1791 'fexp' 'kval_4_6' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_284 : Operation 1792 [2/5] (8.07ns)   --->   "%kval_4_7 = call float @llvm.exp.f32(float %x_assign_38) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1792 'fexp' 'kval_4_7' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 285 <SV = 284> <Delay = 8.07>
ST_285 : Operation 1793 [1/4] (5.96ns)   --->   "%sum_2_4_5 = fadd float %sum_2_4_4, %kval_4_5" [./imgproc.h:55]   --->   Operation 1793 'fadd' 'sum_2_4_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_285 : Operation 1794 [1/5] (8.07ns)   --->   "%kval_4_6 = call float @llvm.exp.f32(float %x_assign_37) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1794 'fexp' 'kval_4_6' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_285 : Operation 1795 [1/5] (8.07ns)   --->   "%kval_4_7 = call float @llvm.exp.f32(float %x_assign_38) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1795 'fexp' 'kval_4_7' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 286 <SV = 285> <Delay = 5.96>
ST_286 : Operation 1796 [4/4] (5.96ns)   --->   "%sum_2_4_6 = fadd float %sum_2_4_5, %kval_4_6" [./imgproc.h:55]   --->   Operation 1796 'fadd' 'sum_2_4_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 287 <SV = 286> <Delay = 5.96>
ST_287 : Operation 1797 [3/4] (5.96ns)   --->   "%sum_2_4_6 = fadd float %sum_2_4_5, %kval_4_6" [./imgproc.h:55]   --->   Operation 1797 'fadd' 'sum_2_4_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 288 <SV = 287> <Delay = 5.96>
ST_288 : Operation 1798 [2/4] (5.96ns)   --->   "%sum_2_4_6 = fadd float %sum_2_4_5, %kval_4_6" [./imgproc.h:55]   --->   Operation 1798 'fadd' 'sum_2_4_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 289 <SV = 288> <Delay = 5.96>
ST_289 : Operation 1799 [1/4] (5.96ns)   --->   "%sum_2_4_6 = fadd float %sum_2_4_5, %kval_4_6" [./imgproc.h:55]   --->   Operation 1799 'fadd' 'sum_2_4_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 290 <SV = 289> <Delay = 5.96>
ST_290 : Operation 1800 [4/4] (5.96ns)   --->   "%sum_2_4_7 = fadd float %sum_2_4_6, %kval_4_7" [./imgproc.h:55]   --->   Operation 1800 'fadd' 'sum_2_4_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 291 <SV = 290> <Delay = 5.96>
ST_291 : Operation 1801 [3/4] (5.96ns)   --->   "%sum_2_4_7 = fadd float %sum_2_4_6, %kval_4_7" [./imgproc.h:55]   --->   Operation 1801 'fadd' 'sum_2_4_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 292 <SV = 291> <Delay = 5.96>
ST_292 : Operation 1802 [2/4] (5.96ns)   --->   "%sum_2_4_7 = fadd float %sum_2_4_6, %kval_4_7" [./imgproc.h:55]   --->   Operation 1802 'fadd' 'sum_2_4_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 293 <SV = 292> <Delay = 5.96>
ST_293 : Operation 1803 [1/4] (5.96ns)   --->   "%sum_2_4_7 = fadd float %sum_2_4_6, %kval_4_7" [./imgproc.h:55]   --->   Operation 1803 'fadd' 'sum_2_4_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 294 <SV = 293> <Delay = 5.96>
ST_294 : Operation 1804 [4/4] (5.96ns)   --->   "%sum_2_4_8 = fadd float %sum_2_4_7, %kval_4_6" [./imgproc.h:55]   --->   Operation 1804 'fadd' 'sum_2_4_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 295 <SV = 294> <Delay = 5.96>
ST_295 : Operation 1805 [3/4] (5.96ns)   --->   "%sum_2_4_8 = fadd float %sum_2_4_7, %kval_4_6" [./imgproc.h:55]   --->   Operation 1805 'fadd' 'sum_2_4_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 296 <SV = 295> <Delay = 5.96>
ST_296 : Operation 1806 [2/4] (5.96ns)   --->   "%sum_2_4_8 = fadd float %sum_2_4_7, %kval_4_6" [./imgproc.h:55]   --->   Operation 1806 'fadd' 'sum_2_4_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 297 <SV = 296> <Delay = 5.96>
ST_297 : Operation 1807 [1/4] (5.96ns)   --->   "%sum_2_4_8 = fadd float %sum_2_4_7, %kval_4_6" [./imgproc.h:55]   --->   Operation 1807 'fadd' 'sum_2_4_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 298 <SV = 297> <Delay = 5.96>
ST_298 : Operation 1808 [4/4] (5.96ns)   --->   "%sum_2_4_9 = fadd float %sum_2_4_8, %kval_4_5" [./imgproc.h:55]   --->   Operation 1808 'fadd' 'sum_2_4_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 299 <SV = 298> <Delay = 5.96>
ST_299 : Operation 1809 [3/4] (5.96ns)   --->   "%sum_2_4_9 = fadd float %sum_2_4_8, %kval_4_5" [./imgproc.h:55]   --->   Operation 1809 'fadd' 'sum_2_4_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 300 <SV = 299> <Delay = 5.96>
ST_300 : Operation 1810 [2/4] (5.96ns)   --->   "%sum_2_4_9 = fadd float %sum_2_4_8, %kval_4_5" [./imgproc.h:55]   --->   Operation 1810 'fadd' 'sum_2_4_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 301 <SV = 300> <Delay = 5.96>
ST_301 : Operation 1811 [1/4] (5.96ns)   --->   "%sum_2_4_9 = fadd float %sum_2_4_8, %kval_4_5" [./imgproc.h:55]   --->   Operation 1811 'fadd' 'sum_2_4_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 302 <SV = 301> <Delay = 5.96>
ST_302 : Operation 1812 [4/4] (5.96ns)   --->   "%sum_2_4_s = fadd float %sum_2_4_9, %kval_4_4" [./imgproc.h:55]   --->   Operation 1812 'fadd' 'sum_2_4_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 303 <SV = 302> <Delay = 5.96>
ST_303 : Operation 1813 [3/4] (5.96ns)   --->   "%sum_2_4_s = fadd float %sum_2_4_9, %kval_4_4" [./imgproc.h:55]   --->   Operation 1813 'fadd' 'sum_2_4_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 304 <SV = 303> <Delay = 5.96>
ST_304 : Operation 1814 [2/4] (5.96ns)   --->   "%sum_2_4_s = fadd float %sum_2_4_9, %kval_4_4" [./imgproc.h:55]   --->   Operation 1814 'fadd' 'sum_2_4_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 305 <SV = 304> <Delay = 5.96>
ST_305 : Operation 1815 [1/4] (5.96ns)   --->   "%sum_2_4_s = fadd float %sum_2_4_9, %kval_4_4" [./imgproc.h:55]   --->   Operation 1815 'fadd' 'sum_2_4_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 306 <SV = 305> <Delay = 8.34>
ST_306 : Operation 1816 [4/4] (5.96ns)   --->   "%sum_2_4_10 = fadd float %sum_2_4_s, %kval_4_3" [./imgproc.h:55]   --->   Operation 1816 'fadd' 'sum_2_4_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_306 : Operation 1817 [7/7] (8.34ns)   --->   "%temp1_5 = fdiv float 4.000000e+00, %tmp_147" [./imgproc.h:50]   --->   Operation 1817 'fdiv' 'temp1_5' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 307 <SV = 306> <Delay = 8.34>
ST_307 : Operation 1818 [3/4] (5.96ns)   --->   "%sum_2_4_10 = fadd float %sum_2_4_s, %kval_4_3" [./imgproc.h:55]   --->   Operation 1818 'fadd' 'sum_2_4_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_307 : Operation 1819 [6/7] (8.34ns)   --->   "%temp1_5 = fdiv float 4.000000e+00, %tmp_147" [./imgproc.h:50]   --->   Operation 1819 'fdiv' 'temp1_5' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 308 <SV = 307> <Delay = 8.34>
ST_308 : Operation 1820 [2/4] (5.96ns)   --->   "%sum_2_4_10 = fadd float %sum_2_4_s, %kval_4_3" [./imgproc.h:55]   --->   Operation 1820 'fadd' 'sum_2_4_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_308 : Operation 1821 [5/7] (8.34ns)   --->   "%temp1_5 = fdiv float 4.000000e+00, %tmp_147" [./imgproc.h:50]   --->   Operation 1821 'fdiv' 'temp1_5' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 309 <SV = 308> <Delay = 8.34>
ST_309 : Operation 1822 [1/4] (5.96ns)   --->   "%sum_2_4_10 = fadd float %sum_2_4_s, %kval_4_3" [./imgproc.h:55]   --->   Operation 1822 'fadd' 'sum_2_4_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 1823 [4/7] (8.34ns)   --->   "%temp1_5 = fdiv float 4.000000e+00, %tmp_147" [./imgproc.h:50]   --->   Operation 1823 'fdiv' 'temp1_5' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 310 <SV = 309> <Delay = 8.34>
ST_310 : Operation 1824 [4/4] (5.96ns)   --->   "%sum_2_4_11 = fadd float %sum_2_4_10, %kval_4_2" [./imgproc.h:55]   --->   Operation 1824 'fadd' 'sum_2_4_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_310 : Operation 1825 [3/7] (8.34ns)   --->   "%temp1_5 = fdiv float 4.000000e+00, %tmp_147" [./imgproc.h:50]   --->   Operation 1825 'fdiv' 'temp1_5' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 311 <SV = 310> <Delay = 8.34>
ST_311 : Operation 1826 [3/4] (5.96ns)   --->   "%sum_2_4_11 = fadd float %sum_2_4_10, %kval_4_2" [./imgproc.h:55]   --->   Operation 1826 'fadd' 'sum_2_4_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_311 : Operation 1827 [2/7] (8.34ns)   --->   "%temp1_5 = fdiv float 4.000000e+00, %tmp_147" [./imgproc.h:50]   --->   Operation 1827 'fdiv' 'temp1_5' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 312 <SV = 311> <Delay = 8.34>
ST_312 : Operation 1828 [2/4] (5.96ns)   --->   "%sum_2_4_11 = fadd float %sum_2_4_10, %kval_4_2" [./imgproc.h:55]   --->   Operation 1828 'fadd' 'sum_2_4_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_312 : Operation 1829 [1/7] (8.34ns)   --->   "%temp1_5 = fdiv float 4.000000e+00, %tmp_147" [./imgproc.h:50]   --->   Operation 1829 'fdiv' 'temp1_5' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 313 <SV = 312> <Delay = 5.96>
ST_313 : Operation 1830 [1/4] (5.96ns)   --->   "%sum_2_4_11 = fadd float %sum_2_4_10, %kval_4_2" [./imgproc.h:55]   --->   Operation 1830 'fadd' 'sum_2_4_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_313 : Operation 1831 [4/4] (5.96ns)   --->   "%tmp_478_5 = fadd float %temp1_5, %temp2" [./imgproc.h:53]   --->   Operation 1831 'fadd' 'tmp_478_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 314 <SV = 313> <Delay = 5.96>
ST_314 : Operation 1832 [4/4] (5.96ns)   --->   "%sum_2_4_12 = fadd float %sum_2_4_11, %kval_4_1" [./imgproc.h:55]   --->   Operation 1832 'fadd' 'sum_2_4_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_314 : Operation 1833 [3/4] (5.96ns)   --->   "%tmp_478_5 = fadd float %temp1_5, %temp2" [./imgproc.h:53]   --->   Operation 1833 'fadd' 'tmp_478_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 315 <SV = 314> <Delay = 5.96>
ST_315 : Operation 1834 [3/4] (5.96ns)   --->   "%sum_2_4_12 = fadd float %sum_2_4_11, %kval_4_1" [./imgproc.h:55]   --->   Operation 1834 'fadd' 'sum_2_4_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_315 : Operation 1835 [2/4] (5.96ns)   --->   "%tmp_478_5 = fadd float %temp1_5, %temp2" [./imgproc.h:53]   --->   Operation 1835 'fadd' 'tmp_478_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 316 <SV = 315> <Delay = 5.96>
ST_316 : Operation 1836 [2/4] (5.96ns)   --->   "%sum_2_4_12 = fadd float %sum_2_4_11, %kval_4_1" [./imgproc.h:55]   --->   Operation 1836 'fadd' 'sum_2_4_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 1837 [1/4] (5.96ns)   --->   "%tmp_478_5 = fadd float %temp1_5, %temp2" [./imgproc.h:53]   --->   Operation 1837 'fadd' 'tmp_478_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 317 <SV = 316> <Delay = 8.57>
ST_317 : Operation 1838 [1/4] (5.96ns)   --->   "%sum_2_4_12 = fadd float %sum_2_4_11, %kval_4_1" [./imgproc.h:55]   --->   Operation 1838 'fadd' 'sum_2_4_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_317 : Operation 1839 [1/1] (0.00ns)   --->   "%temp_to_int_5 = bitcast float %tmp_478_5 to i32" [./imgproc.h:53]   --->   Operation 1839 'bitcast' 'temp_to_int_5' <Predicate = true> <Delay = 0.00>
ST_317 : Operation 1840 [1/1] (0.49ns)   --->   "%temp_neg_5 = xor i32 %temp_to_int_5, -2147483648" [./imgproc.h:53]   --->   Operation 1840 'xor' 'temp_neg_5' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_317 : Operation 1841 [1/1] (0.00ns)   --->   "%x_assign_39 = bitcast i32 %temp_neg_5 to float" [./imgproc.h:53]   --->   Operation 1841 'bitcast' 'x_assign_39' <Predicate = true> <Delay = 0.00>
ST_317 : Operation 1842 [5/5] (8.07ns)   --->   "%kval_5_0 = call float @llvm.exp.f32(float %x_assign_39) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1842 'fexp' 'kval_5_0' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_317 : Operation 1843 [4/4] (5.96ns)   --->   "%tmp_478_5_1 = fadd float %temp1_5, %temp2_0_1" [./imgproc.h:53]   --->   Operation 1843 'fadd' 'tmp_478_5_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 318 <SV = 317> <Delay = 8.07>
ST_318 : Operation 1844 [4/4] (5.96ns)   --->   "%sum_2_4_13 = fadd float %sum_2_4_12, %kval_4_0" [./imgproc.h:55]   --->   Operation 1844 'fadd' 'sum_2_4_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_318 : Operation 1845 [4/5] (8.07ns)   --->   "%kval_5_0 = call float @llvm.exp.f32(float %x_assign_39) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1845 'fexp' 'kval_5_0' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_318 : Operation 1846 [3/4] (5.96ns)   --->   "%tmp_478_5_1 = fadd float %temp1_5, %temp2_0_1" [./imgproc.h:53]   --->   Operation 1846 'fadd' 'tmp_478_5_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 319 <SV = 318> <Delay = 8.07>
ST_319 : Operation 1847 [3/4] (5.96ns)   --->   "%sum_2_4_13 = fadd float %sum_2_4_12, %kval_4_0" [./imgproc.h:55]   --->   Operation 1847 'fadd' 'sum_2_4_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_319 : Operation 1848 [3/5] (8.07ns)   --->   "%kval_5_0 = call float @llvm.exp.f32(float %x_assign_39) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1848 'fexp' 'kval_5_0' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_319 : Operation 1849 [2/4] (5.96ns)   --->   "%tmp_478_5_1 = fadd float %temp1_5, %temp2_0_1" [./imgproc.h:53]   --->   Operation 1849 'fadd' 'tmp_478_5_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 320 <SV = 319> <Delay = 8.07>
ST_320 : Operation 1850 [2/4] (5.96ns)   --->   "%sum_2_4_13 = fadd float %sum_2_4_12, %kval_4_0" [./imgproc.h:55]   --->   Operation 1850 'fadd' 'sum_2_4_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_320 : Operation 1851 [2/5] (8.07ns)   --->   "%kval_5_0 = call float @llvm.exp.f32(float %x_assign_39) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1851 'fexp' 'kval_5_0' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_320 : Operation 1852 [1/4] (5.96ns)   --->   "%tmp_478_5_1 = fadd float %temp1_5, %temp2_0_1" [./imgproc.h:53]   --->   Operation 1852 'fadd' 'tmp_478_5_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 321 <SV = 320> <Delay = 8.57>
ST_321 : Operation 1853 [1/4] (5.96ns)   --->   "%sum_2_4_13 = fadd float %sum_2_4_12, %kval_4_0" [./imgproc.h:55]   --->   Operation 1853 'fadd' 'sum_2_4_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_321 : Operation 1854 [1/5] (8.07ns)   --->   "%kval_5_0 = call float @llvm.exp.f32(float %x_assign_39) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1854 'fexp' 'kval_5_0' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_321 : Operation 1855 [1/1] (0.00ns)   --->   "%temp_to_int_5_1 = bitcast float %tmp_478_5_1 to i32" [./imgproc.h:53]   --->   Operation 1855 'bitcast' 'temp_to_int_5_1' <Predicate = true> <Delay = 0.00>
ST_321 : Operation 1856 [1/1] (0.49ns)   --->   "%temp_neg_5_1 = xor i32 %temp_to_int_5_1, -2147483648" [./imgproc.h:53]   --->   Operation 1856 'xor' 'temp_neg_5_1' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_321 : Operation 1857 [1/1] (0.00ns)   --->   "%x_assign_40 = bitcast i32 %temp_neg_5_1 to float" [./imgproc.h:53]   --->   Operation 1857 'bitcast' 'x_assign_40' <Predicate = true> <Delay = 0.00>
ST_321 : Operation 1858 [5/5] (8.07ns)   --->   "%kval_5_1 = call float @llvm.exp.f32(float %x_assign_40) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1858 'fexp' 'kval_5_1' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_321 : Operation 1859 [4/4] (5.96ns)   --->   "%tmp_478_5_2 = fadd float %temp1_5, %temp2_0_2" [./imgproc.h:53]   --->   Operation 1859 'fadd' 'tmp_478_5_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 322 <SV = 321> <Delay = 8.07>
ST_322 : Operation 1860 [4/4] (5.96ns)   --->   "%sum_2_5 = fadd float %sum_2_4_13, %kval_5_0" [./imgproc.h:55]   --->   Operation 1860 'fadd' 'sum_2_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_322 : Operation 1861 [4/5] (8.07ns)   --->   "%kval_5_1 = call float @llvm.exp.f32(float %x_assign_40) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1861 'fexp' 'kval_5_1' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_322 : Operation 1862 [3/4] (5.96ns)   --->   "%tmp_478_5_2 = fadd float %temp1_5, %temp2_0_2" [./imgproc.h:53]   --->   Operation 1862 'fadd' 'tmp_478_5_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 323 <SV = 322> <Delay = 8.07>
ST_323 : Operation 1863 [3/4] (5.96ns)   --->   "%sum_2_5 = fadd float %sum_2_4_13, %kval_5_0" [./imgproc.h:55]   --->   Operation 1863 'fadd' 'sum_2_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_323 : Operation 1864 [3/5] (8.07ns)   --->   "%kval_5_1 = call float @llvm.exp.f32(float %x_assign_40) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1864 'fexp' 'kval_5_1' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_323 : Operation 1865 [2/4] (5.96ns)   --->   "%tmp_478_5_2 = fadd float %temp1_5, %temp2_0_2" [./imgproc.h:53]   --->   Operation 1865 'fadd' 'tmp_478_5_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 324 <SV = 323> <Delay = 8.07>
ST_324 : Operation 1866 [2/4] (5.96ns)   --->   "%sum_2_5 = fadd float %sum_2_4_13, %kval_5_0" [./imgproc.h:55]   --->   Operation 1866 'fadd' 'sum_2_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_324 : Operation 1867 [2/5] (8.07ns)   --->   "%kval_5_1 = call float @llvm.exp.f32(float %x_assign_40) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1867 'fexp' 'kval_5_1' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_324 : Operation 1868 [1/4] (5.96ns)   --->   "%tmp_478_5_2 = fadd float %temp1_5, %temp2_0_2" [./imgproc.h:53]   --->   Operation 1868 'fadd' 'tmp_478_5_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 325 <SV = 324> <Delay = 8.57>
ST_325 : Operation 1869 [1/4] (5.96ns)   --->   "%sum_2_5 = fadd float %sum_2_4_13, %kval_5_0" [./imgproc.h:55]   --->   Operation 1869 'fadd' 'sum_2_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 1870 [1/5] (8.07ns)   --->   "%kval_5_1 = call float @llvm.exp.f32(float %x_assign_40) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1870 'fexp' 'kval_5_1' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_325 : Operation 1871 [1/1] (0.00ns)   --->   "%temp_to_int_5_2 = bitcast float %tmp_478_5_2 to i32" [./imgproc.h:53]   --->   Operation 1871 'bitcast' 'temp_to_int_5_2' <Predicate = true> <Delay = 0.00>
ST_325 : Operation 1872 [1/1] (0.49ns)   --->   "%temp_neg_5_2 = xor i32 %temp_to_int_5_2, -2147483648" [./imgproc.h:53]   --->   Operation 1872 'xor' 'temp_neg_5_2' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 1873 [1/1] (0.00ns)   --->   "%x_assign_41 = bitcast i32 %temp_neg_5_2 to float" [./imgproc.h:53]   --->   Operation 1873 'bitcast' 'x_assign_41' <Predicate = true> <Delay = 0.00>
ST_325 : Operation 1874 [5/5] (8.07ns)   --->   "%kval_5_2 = call float @llvm.exp.f32(float %x_assign_41) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1874 'fexp' 'kval_5_2' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_325 : Operation 1875 [4/4] (5.96ns)   --->   "%tmp_478_5_3 = fadd float %temp1_5, %temp2_0_3" [./imgproc.h:53]   --->   Operation 1875 'fadd' 'tmp_478_5_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 326 <SV = 325> <Delay = 8.07>
ST_326 : Operation 1876 [4/4] (5.96ns)   --->   "%sum_2_5_1 = fadd float %sum_2_5, %kval_5_1" [./imgproc.h:55]   --->   Operation 1876 'fadd' 'sum_2_5_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_326 : Operation 1877 [4/5] (8.07ns)   --->   "%kval_5_2 = call float @llvm.exp.f32(float %x_assign_41) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1877 'fexp' 'kval_5_2' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_326 : Operation 1878 [3/4] (5.96ns)   --->   "%tmp_478_5_3 = fadd float %temp1_5, %temp2_0_3" [./imgproc.h:53]   --->   Operation 1878 'fadd' 'tmp_478_5_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 327 <SV = 326> <Delay = 8.07>
ST_327 : Operation 1879 [3/4] (5.96ns)   --->   "%sum_2_5_1 = fadd float %sum_2_5, %kval_5_1" [./imgproc.h:55]   --->   Operation 1879 'fadd' 'sum_2_5_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_327 : Operation 1880 [3/5] (8.07ns)   --->   "%kval_5_2 = call float @llvm.exp.f32(float %x_assign_41) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1880 'fexp' 'kval_5_2' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_327 : Operation 1881 [2/4] (5.96ns)   --->   "%tmp_478_5_3 = fadd float %temp1_5, %temp2_0_3" [./imgproc.h:53]   --->   Operation 1881 'fadd' 'tmp_478_5_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 328 <SV = 327> <Delay = 8.07>
ST_328 : Operation 1882 [2/4] (5.96ns)   --->   "%sum_2_5_1 = fadd float %sum_2_5, %kval_5_1" [./imgproc.h:55]   --->   Operation 1882 'fadd' 'sum_2_5_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_328 : Operation 1883 [2/5] (8.07ns)   --->   "%kval_5_2 = call float @llvm.exp.f32(float %x_assign_41) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1883 'fexp' 'kval_5_2' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_328 : Operation 1884 [1/4] (5.96ns)   --->   "%tmp_478_5_3 = fadd float %temp1_5, %temp2_0_3" [./imgproc.h:53]   --->   Operation 1884 'fadd' 'tmp_478_5_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 329 <SV = 328> <Delay = 8.57>
ST_329 : Operation 1885 [1/4] (5.96ns)   --->   "%sum_2_5_1 = fadd float %sum_2_5, %kval_5_1" [./imgproc.h:55]   --->   Operation 1885 'fadd' 'sum_2_5_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_329 : Operation 1886 [1/5] (8.07ns)   --->   "%kval_5_2 = call float @llvm.exp.f32(float %x_assign_41) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1886 'fexp' 'kval_5_2' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_329 : Operation 1887 [1/1] (0.00ns)   --->   "%temp_to_int_5_3 = bitcast float %tmp_478_5_3 to i32" [./imgproc.h:53]   --->   Operation 1887 'bitcast' 'temp_to_int_5_3' <Predicate = true> <Delay = 0.00>
ST_329 : Operation 1888 [1/1] (0.49ns)   --->   "%temp_neg_5_3 = xor i32 %temp_to_int_5_3, -2147483648" [./imgproc.h:53]   --->   Operation 1888 'xor' 'temp_neg_5_3' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_329 : Operation 1889 [1/1] (0.00ns)   --->   "%x_assign_42 = bitcast i32 %temp_neg_5_3 to float" [./imgproc.h:53]   --->   Operation 1889 'bitcast' 'x_assign_42' <Predicate = true> <Delay = 0.00>
ST_329 : Operation 1890 [5/5] (8.07ns)   --->   "%kval_5_3 = call float @llvm.exp.f32(float %x_assign_42) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1890 'fexp' 'kval_5_3' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_329 : Operation 1891 [4/4] (5.96ns)   --->   "%tmp_478_5_4 = fadd float %temp1_5, %temp2_0_4" [./imgproc.h:53]   --->   Operation 1891 'fadd' 'tmp_478_5_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 330 <SV = 329> <Delay = 8.07>
ST_330 : Operation 1892 [4/4] (5.96ns)   --->   "%sum_2_5_2 = fadd float %sum_2_5_1, %kval_5_2" [./imgproc.h:55]   --->   Operation 1892 'fadd' 'sum_2_5_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_330 : Operation 1893 [4/5] (8.07ns)   --->   "%kval_5_3 = call float @llvm.exp.f32(float %x_assign_42) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1893 'fexp' 'kval_5_3' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_330 : Operation 1894 [3/4] (5.96ns)   --->   "%tmp_478_5_4 = fadd float %temp1_5, %temp2_0_4" [./imgproc.h:53]   --->   Operation 1894 'fadd' 'tmp_478_5_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 331 <SV = 330> <Delay = 8.07>
ST_331 : Operation 1895 [3/4] (5.96ns)   --->   "%sum_2_5_2 = fadd float %sum_2_5_1, %kval_5_2" [./imgproc.h:55]   --->   Operation 1895 'fadd' 'sum_2_5_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 1896 [3/5] (8.07ns)   --->   "%kval_5_3 = call float @llvm.exp.f32(float %x_assign_42) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1896 'fexp' 'kval_5_3' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_331 : Operation 1897 [2/4] (5.96ns)   --->   "%tmp_478_5_4 = fadd float %temp1_5, %temp2_0_4" [./imgproc.h:53]   --->   Operation 1897 'fadd' 'tmp_478_5_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 332 <SV = 331> <Delay = 8.07>
ST_332 : Operation 1898 [2/4] (5.96ns)   --->   "%sum_2_5_2 = fadd float %sum_2_5_1, %kval_5_2" [./imgproc.h:55]   --->   Operation 1898 'fadd' 'sum_2_5_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_332 : Operation 1899 [2/5] (8.07ns)   --->   "%kval_5_3 = call float @llvm.exp.f32(float %x_assign_42) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1899 'fexp' 'kval_5_3' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_332 : Operation 1900 [1/4] (5.96ns)   --->   "%tmp_478_5_4 = fadd float %temp1_5, %temp2_0_4" [./imgproc.h:53]   --->   Operation 1900 'fadd' 'tmp_478_5_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 333 <SV = 332> <Delay = 8.57>
ST_333 : Operation 1901 [1/4] (5.96ns)   --->   "%sum_2_5_2 = fadd float %sum_2_5_1, %kval_5_2" [./imgproc.h:55]   --->   Operation 1901 'fadd' 'sum_2_5_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_333 : Operation 1902 [1/5] (8.07ns)   --->   "%kval_5_3 = call float @llvm.exp.f32(float %x_assign_42) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1902 'fexp' 'kval_5_3' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_333 : Operation 1903 [1/1] (0.00ns)   --->   "%temp_to_int_5_4 = bitcast float %tmp_478_5_4 to i32" [./imgproc.h:53]   --->   Operation 1903 'bitcast' 'temp_to_int_5_4' <Predicate = true> <Delay = 0.00>
ST_333 : Operation 1904 [1/1] (0.49ns)   --->   "%temp_neg_5_4 = xor i32 %temp_to_int_5_4, -2147483648" [./imgproc.h:53]   --->   Operation 1904 'xor' 'temp_neg_5_4' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_333 : Operation 1905 [1/1] (0.00ns)   --->   "%x_assign_43 = bitcast i32 %temp_neg_5_4 to float" [./imgproc.h:53]   --->   Operation 1905 'bitcast' 'x_assign_43' <Predicate = true> <Delay = 0.00>
ST_333 : Operation 1906 [5/5] (8.07ns)   --->   "%kval_5_4 = call float @llvm.exp.f32(float %x_assign_43) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1906 'fexp' 'kval_5_4' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_333 : Operation 1907 [4/4] (5.96ns)   --->   "%tmp_478_5_5 = fadd float %temp1_5, %temp2_0_5" [./imgproc.h:53]   --->   Operation 1907 'fadd' 'tmp_478_5_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 334 <SV = 333> <Delay = 8.07>
ST_334 : Operation 1908 [4/4] (5.96ns)   --->   "%sum_2_5_3 = fadd float %sum_2_5_2, %kval_5_3" [./imgproc.h:55]   --->   Operation 1908 'fadd' 'sum_2_5_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_334 : Operation 1909 [4/5] (8.07ns)   --->   "%kval_5_4 = call float @llvm.exp.f32(float %x_assign_43) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1909 'fexp' 'kval_5_4' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_334 : Operation 1910 [3/4] (5.96ns)   --->   "%tmp_478_5_5 = fadd float %temp1_5, %temp2_0_5" [./imgproc.h:53]   --->   Operation 1910 'fadd' 'tmp_478_5_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 335 <SV = 334> <Delay = 8.07>
ST_335 : Operation 1911 [3/4] (5.96ns)   --->   "%sum_2_5_3 = fadd float %sum_2_5_2, %kval_5_3" [./imgproc.h:55]   --->   Operation 1911 'fadd' 'sum_2_5_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_335 : Operation 1912 [3/5] (8.07ns)   --->   "%kval_5_4 = call float @llvm.exp.f32(float %x_assign_43) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1912 'fexp' 'kval_5_4' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_335 : Operation 1913 [2/4] (5.96ns)   --->   "%tmp_478_5_5 = fadd float %temp1_5, %temp2_0_5" [./imgproc.h:53]   --->   Operation 1913 'fadd' 'tmp_478_5_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 336 <SV = 335> <Delay = 8.07>
ST_336 : Operation 1914 [2/4] (5.96ns)   --->   "%sum_2_5_3 = fadd float %sum_2_5_2, %kval_5_3" [./imgproc.h:55]   --->   Operation 1914 'fadd' 'sum_2_5_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_336 : Operation 1915 [2/5] (8.07ns)   --->   "%kval_5_4 = call float @llvm.exp.f32(float %x_assign_43) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1915 'fexp' 'kval_5_4' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_336 : Operation 1916 [1/4] (5.96ns)   --->   "%tmp_478_5_5 = fadd float %temp1_5, %temp2_0_5" [./imgproc.h:53]   --->   Operation 1916 'fadd' 'tmp_478_5_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 337 <SV = 336> <Delay = 8.57>
ST_337 : Operation 1917 [1/4] (5.96ns)   --->   "%sum_2_5_3 = fadd float %sum_2_5_2, %kval_5_3" [./imgproc.h:55]   --->   Operation 1917 'fadd' 'sum_2_5_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_337 : Operation 1918 [1/5] (8.07ns)   --->   "%kval_5_4 = call float @llvm.exp.f32(float %x_assign_43) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1918 'fexp' 'kval_5_4' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_337 : Operation 1919 [1/1] (0.00ns)   --->   "%temp_to_int_5_5 = bitcast float %tmp_478_5_5 to i32" [./imgproc.h:53]   --->   Operation 1919 'bitcast' 'temp_to_int_5_5' <Predicate = true> <Delay = 0.00>
ST_337 : Operation 1920 [1/1] (0.49ns)   --->   "%temp_neg_5_5 = xor i32 %temp_to_int_5_5, -2147483648" [./imgproc.h:53]   --->   Operation 1920 'xor' 'temp_neg_5_5' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_337 : Operation 1921 [1/1] (0.00ns)   --->   "%x_assign_44 = bitcast i32 %temp_neg_5_5 to float" [./imgproc.h:53]   --->   Operation 1921 'bitcast' 'x_assign_44' <Predicate = true> <Delay = 0.00>
ST_337 : Operation 1922 [5/5] (8.07ns)   --->   "%kval_5_5 = call float @llvm.exp.f32(float %x_assign_44) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1922 'fexp' 'kval_5_5' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_337 : Operation 1923 [4/4] (5.96ns)   --->   "%tmp_478_5_6 = fadd float %temp1_5, %temp2_0_6" [./imgproc.h:53]   --->   Operation 1923 'fadd' 'tmp_478_5_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_337 : Operation 1924 [4/4] (5.96ns)   --->   "%tmp_478_5_7 = fadd float %temp1_5, %temp2_0_7" [./imgproc.h:53]   --->   Operation 1924 'fadd' 'tmp_478_5_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 338 <SV = 337> <Delay = 8.07>
ST_338 : Operation 1925 [4/4] (5.96ns)   --->   "%sum_2_5_4 = fadd float %sum_2_5_3, %kval_5_4" [./imgproc.h:55]   --->   Operation 1925 'fadd' 'sum_2_5_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_338 : Operation 1926 [4/5] (8.07ns)   --->   "%kval_5_5 = call float @llvm.exp.f32(float %x_assign_44) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1926 'fexp' 'kval_5_5' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_338 : Operation 1927 [3/4] (5.96ns)   --->   "%tmp_478_5_6 = fadd float %temp1_5, %temp2_0_6" [./imgproc.h:53]   --->   Operation 1927 'fadd' 'tmp_478_5_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_338 : Operation 1928 [3/4] (5.96ns)   --->   "%tmp_478_5_7 = fadd float %temp1_5, %temp2_0_7" [./imgproc.h:53]   --->   Operation 1928 'fadd' 'tmp_478_5_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 339 <SV = 338> <Delay = 8.07>
ST_339 : Operation 1929 [3/4] (5.96ns)   --->   "%sum_2_5_4 = fadd float %sum_2_5_3, %kval_5_4" [./imgproc.h:55]   --->   Operation 1929 'fadd' 'sum_2_5_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_339 : Operation 1930 [3/5] (8.07ns)   --->   "%kval_5_5 = call float @llvm.exp.f32(float %x_assign_44) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1930 'fexp' 'kval_5_5' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_339 : Operation 1931 [2/4] (5.96ns)   --->   "%tmp_478_5_6 = fadd float %temp1_5, %temp2_0_6" [./imgproc.h:53]   --->   Operation 1931 'fadd' 'tmp_478_5_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_339 : Operation 1932 [2/4] (5.96ns)   --->   "%tmp_478_5_7 = fadd float %temp1_5, %temp2_0_7" [./imgproc.h:53]   --->   Operation 1932 'fadd' 'tmp_478_5_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 340 <SV = 339> <Delay = 8.07>
ST_340 : Operation 1933 [2/4] (5.96ns)   --->   "%sum_2_5_4 = fadd float %sum_2_5_3, %kval_5_4" [./imgproc.h:55]   --->   Operation 1933 'fadd' 'sum_2_5_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_340 : Operation 1934 [2/5] (8.07ns)   --->   "%kval_5_5 = call float @llvm.exp.f32(float %x_assign_44) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1934 'fexp' 'kval_5_5' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_340 : Operation 1935 [1/4] (5.96ns)   --->   "%tmp_478_5_6 = fadd float %temp1_5, %temp2_0_6" [./imgproc.h:53]   --->   Operation 1935 'fadd' 'tmp_478_5_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_340 : Operation 1936 [1/4] (5.96ns)   --->   "%tmp_478_5_7 = fadd float %temp1_5, %temp2_0_7" [./imgproc.h:53]   --->   Operation 1936 'fadd' 'tmp_478_5_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 341 <SV = 340> <Delay = 8.57>
ST_341 : Operation 1937 [1/4] (5.96ns)   --->   "%sum_2_5_4 = fadd float %sum_2_5_3, %kval_5_4" [./imgproc.h:55]   --->   Operation 1937 'fadd' 'sum_2_5_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_341 : Operation 1938 [1/5] (8.07ns)   --->   "%kval_5_5 = call float @llvm.exp.f32(float %x_assign_44) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1938 'fexp' 'kval_5_5' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_341 : Operation 1939 [1/1] (0.00ns)   --->   "%temp_to_int_5_6 = bitcast float %tmp_478_5_6 to i32" [./imgproc.h:53]   --->   Operation 1939 'bitcast' 'temp_to_int_5_6' <Predicate = true> <Delay = 0.00>
ST_341 : Operation 1940 [1/1] (0.49ns)   --->   "%temp_neg_5_6 = xor i32 %temp_to_int_5_6, -2147483648" [./imgproc.h:53]   --->   Operation 1940 'xor' 'temp_neg_5_6' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_341 : Operation 1941 [1/1] (0.00ns)   --->   "%x_assign_45 = bitcast i32 %temp_neg_5_6 to float" [./imgproc.h:53]   --->   Operation 1941 'bitcast' 'x_assign_45' <Predicate = true> <Delay = 0.00>
ST_341 : Operation 1942 [5/5] (8.07ns)   --->   "%kval_5_6 = call float @llvm.exp.f32(float %x_assign_45) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1942 'fexp' 'kval_5_6' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_341 : Operation 1943 [1/1] (0.00ns)   --->   "%temp_to_int_5_7 = bitcast float %tmp_478_5_7 to i32" [./imgproc.h:53]   --->   Operation 1943 'bitcast' 'temp_to_int_5_7' <Predicate = true> <Delay = 0.00>
ST_341 : Operation 1944 [1/1] (0.49ns)   --->   "%temp_neg_5_7 = xor i32 %temp_to_int_5_7, -2147483648" [./imgproc.h:53]   --->   Operation 1944 'xor' 'temp_neg_5_7' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_341 : Operation 1945 [1/1] (0.00ns)   --->   "%x_assign_46 = bitcast i32 %temp_neg_5_7 to float" [./imgproc.h:53]   --->   Operation 1945 'bitcast' 'x_assign_46' <Predicate = true> <Delay = 0.00>
ST_341 : Operation 1946 [5/5] (8.07ns)   --->   "%kval_5_7 = call float @llvm.exp.f32(float %x_assign_46) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1946 'fexp' 'kval_5_7' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 342 <SV = 341> <Delay = 8.07>
ST_342 : Operation 1947 [4/4] (5.96ns)   --->   "%sum_2_5_5 = fadd float %sum_2_5_4, %kval_5_5" [./imgproc.h:55]   --->   Operation 1947 'fadd' 'sum_2_5_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_342 : Operation 1948 [4/5] (8.07ns)   --->   "%kval_5_6 = call float @llvm.exp.f32(float %x_assign_45) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1948 'fexp' 'kval_5_6' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_342 : Operation 1949 [4/5] (8.07ns)   --->   "%kval_5_7 = call float @llvm.exp.f32(float %x_assign_46) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1949 'fexp' 'kval_5_7' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 343 <SV = 342> <Delay = 8.07>
ST_343 : Operation 1950 [3/4] (5.96ns)   --->   "%sum_2_5_5 = fadd float %sum_2_5_4, %kval_5_5" [./imgproc.h:55]   --->   Operation 1950 'fadd' 'sum_2_5_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_343 : Operation 1951 [3/5] (8.07ns)   --->   "%kval_5_6 = call float @llvm.exp.f32(float %x_assign_45) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1951 'fexp' 'kval_5_6' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_343 : Operation 1952 [3/5] (8.07ns)   --->   "%kval_5_7 = call float @llvm.exp.f32(float %x_assign_46) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1952 'fexp' 'kval_5_7' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 344 <SV = 343> <Delay = 8.07>
ST_344 : Operation 1953 [2/4] (5.96ns)   --->   "%sum_2_5_5 = fadd float %sum_2_5_4, %kval_5_5" [./imgproc.h:55]   --->   Operation 1953 'fadd' 'sum_2_5_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_344 : Operation 1954 [2/5] (8.07ns)   --->   "%kval_5_6 = call float @llvm.exp.f32(float %x_assign_45) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1954 'fexp' 'kval_5_6' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_344 : Operation 1955 [2/5] (8.07ns)   --->   "%kval_5_7 = call float @llvm.exp.f32(float %x_assign_46) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1955 'fexp' 'kval_5_7' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 345 <SV = 344> <Delay = 8.07>
ST_345 : Operation 1956 [1/4] (5.96ns)   --->   "%sum_2_5_5 = fadd float %sum_2_5_4, %kval_5_5" [./imgproc.h:55]   --->   Operation 1956 'fadd' 'sum_2_5_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_345 : Operation 1957 [1/5] (8.07ns)   --->   "%kval_5_6 = call float @llvm.exp.f32(float %x_assign_45) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1957 'fexp' 'kval_5_6' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_345 : Operation 1958 [1/5] (8.07ns)   --->   "%kval_5_7 = call float @llvm.exp.f32(float %x_assign_46) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 1958 'fexp' 'kval_5_7' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 346 <SV = 345> <Delay = 5.96>
ST_346 : Operation 1959 [4/4] (5.96ns)   --->   "%sum_2_5_6 = fadd float %sum_2_5_5, %kval_5_6" [./imgproc.h:55]   --->   Operation 1959 'fadd' 'sum_2_5_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 347 <SV = 346> <Delay = 5.96>
ST_347 : Operation 1960 [3/4] (5.96ns)   --->   "%sum_2_5_6 = fadd float %sum_2_5_5, %kval_5_6" [./imgproc.h:55]   --->   Operation 1960 'fadd' 'sum_2_5_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 348 <SV = 347> <Delay = 5.96>
ST_348 : Operation 1961 [2/4] (5.96ns)   --->   "%sum_2_5_6 = fadd float %sum_2_5_5, %kval_5_6" [./imgproc.h:55]   --->   Operation 1961 'fadd' 'sum_2_5_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 349 <SV = 348> <Delay = 5.96>
ST_349 : Operation 1962 [1/4] (5.96ns)   --->   "%sum_2_5_6 = fadd float %sum_2_5_5, %kval_5_6" [./imgproc.h:55]   --->   Operation 1962 'fadd' 'sum_2_5_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 350 <SV = 349> <Delay = 5.96>
ST_350 : Operation 1963 [4/4] (5.96ns)   --->   "%sum_2_5_7 = fadd float %sum_2_5_6, %kval_5_7" [./imgproc.h:55]   --->   Operation 1963 'fadd' 'sum_2_5_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 351 <SV = 350> <Delay = 5.96>
ST_351 : Operation 1964 [3/4] (5.96ns)   --->   "%sum_2_5_7 = fadd float %sum_2_5_6, %kval_5_7" [./imgproc.h:55]   --->   Operation 1964 'fadd' 'sum_2_5_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 352 <SV = 351> <Delay = 5.96>
ST_352 : Operation 1965 [2/4] (5.96ns)   --->   "%sum_2_5_7 = fadd float %sum_2_5_6, %kval_5_7" [./imgproc.h:55]   --->   Operation 1965 'fadd' 'sum_2_5_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 353 <SV = 352> <Delay = 5.96>
ST_353 : Operation 1966 [1/4] (5.96ns)   --->   "%sum_2_5_7 = fadd float %sum_2_5_6, %kval_5_7" [./imgproc.h:55]   --->   Operation 1966 'fadd' 'sum_2_5_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 354 <SV = 353> <Delay = 5.96>
ST_354 : Operation 1967 [4/4] (5.96ns)   --->   "%sum_2_5_8 = fadd float %sum_2_5_7, %kval_5_6" [./imgproc.h:55]   --->   Operation 1967 'fadd' 'sum_2_5_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 355 <SV = 354> <Delay = 5.96>
ST_355 : Operation 1968 [3/4] (5.96ns)   --->   "%sum_2_5_8 = fadd float %sum_2_5_7, %kval_5_6" [./imgproc.h:55]   --->   Operation 1968 'fadd' 'sum_2_5_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 356 <SV = 355> <Delay = 5.96>
ST_356 : Operation 1969 [2/4] (5.96ns)   --->   "%sum_2_5_8 = fadd float %sum_2_5_7, %kval_5_6" [./imgproc.h:55]   --->   Operation 1969 'fadd' 'sum_2_5_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 357 <SV = 356> <Delay = 5.96>
ST_357 : Operation 1970 [1/4] (5.96ns)   --->   "%sum_2_5_8 = fadd float %sum_2_5_7, %kval_5_6" [./imgproc.h:55]   --->   Operation 1970 'fadd' 'sum_2_5_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 358 <SV = 357> <Delay = 5.96>
ST_358 : Operation 1971 [4/4] (5.96ns)   --->   "%sum_2_5_9 = fadd float %sum_2_5_8, %kval_5_5" [./imgproc.h:55]   --->   Operation 1971 'fadd' 'sum_2_5_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 359 <SV = 358> <Delay = 5.96>
ST_359 : Operation 1972 [3/4] (5.96ns)   --->   "%sum_2_5_9 = fadd float %sum_2_5_8, %kval_5_5" [./imgproc.h:55]   --->   Operation 1972 'fadd' 'sum_2_5_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 360 <SV = 359> <Delay = 5.96>
ST_360 : Operation 1973 [2/4] (5.96ns)   --->   "%sum_2_5_9 = fadd float %sum_2_5_8, %kval_5_5" [./imgproc.h:55]   --->   Operation 1973 'fadd' 'sum_2_5_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 361 <SV = 360> <Delay = 5.96>
ST_361 : Operation 1974 [1/4] (5.96ns)   --->   "%sum_2_5_9 = fadd float %sum_2_5_8, %kval_5_5" [./imgproc.h:55]   --->   Operation 1974 'fadd' 'sum_2_5_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 362 <SV = 361> <Delay = 5.96>
ST_362 : Operation 1975 [4/4] (5.96ns)   --->   "%sum_2_5_s = fadd float %sum_2_5_9, %kval_5_4" [./imgproc.h:55]   --->   Operation 1975 'fadd' 'sum_2_5_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 363 <SV = 362> <Delay = 5.96>
ST_363 : Operation 1976 [3/4] (5.96ns)   --->   "%sum_2_5_s = fadd float %sum_2_5_9, %kval_5_4" [./imgproc.h:55]   --->   Operation 1976 'fadd' 'sum_2_5_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 364 <SV = 363> <Delay = 5.96>
ST_364 : Operation 1977 [2/4] (5.96ns)   --->   "%sum_2_5_s = fadd float %sum_2_5_9, %kval_5_4" [./imgproc.h:55]   --->   Operation 1977 'fadd' 'sum_2_5_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 365 <SV = 364> <Delay = 5.96>
ST_365 : Operation 1978 [1/4] (5.96ns)   --->   "%sum_2_5_s = fadd float %sum_2_5_9, %kval_5_4" [./imgproc.h:55]   --->   Operation 1978 'fadd' 'sum_2_5_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 366 <SV = 365> <Delay = 8.34>
ST_366 : Operation 1979 [4/4] (5.96ns)   --->   "%sum_2_5_10 = fadd float %sum_2_5_s, %kval_5_3" [./imgproc.h:55]   --->   Operation 1979 'fadd' 'sum_2_5_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_366 : Operation 1980 [7/7] (8.34ns)   --->   "%temp1_6 = fdiv float 1.000000e+00, %tmp_147" [./imgproc.h:50]   --->   Operation 1980 'fdiv' 'temp1_6' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 367 <SV = 366> <Delay = 8.34>
ST_367 : Operation 1981 [3/4] (5.96ns)   --->   "%sum_2_5_10 = fadd float %sum_2_5_s, %kval_5_3" [./imgproc.h:55]   --->   Operation 1981 'fadd' 'sum_2_5_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_367 : Operation 1982 [6/7] (8.34ns)   --->   "%temp1_6 = fdiv float 1.000000e+00, %tmp_147" [./imgproc.h:50]   --->   Operation 1982 'fdiv' 'temp1_6' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 368 <SV = 367> <Delay = 8.34>
ST_368 : Operation 1983 [2/4] (5.96ns)   --->   "%sum_2_5_10 = fadd float %sum_2_5_s, %kval_5_3" [./imgproc.h:55]   --->   Operation 1983 'fadd' 'sum_2_5_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_368 : Operation 1984 [5/7] (8.34ns)   --->   "%temp1_6 = fdiv float 1.000000e+00, %tmp_147" [./imgproc.h:50]   --->   Operation 1984 'fdiv' 'temp1_6' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 369 <SV = 368> <Delay = 8.34>
ST_369 : Operation 1985 [1/4] (5.96ns)   --->   "%sum_2_5_10 = fadd float %sum_2_5_s, %kval_5_3" [./imgproc.h:55]   --->   Operation 1985 'fadd' 'sum_2_5_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_369 : Operation 1986 [4/7] (8.34ns)   --->   "%temp1_6 = fdiv float 1.000000e+00, %tmp_147" [./imgproc.h:50]   --->   Operation 1986 'fdiv' 'temp1_6' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 370 <SV = 369> <Delay = 8.34>
ST_370 : Operation 1987 [4/4] (5.96ns)   --->   "%sum_2_5_11 = fadd float %sum_2_5_10, %kval_5_2" [./imgproc.h:55]   --->   Operation 1987 'fadd' 'sum_2_5_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_370 : Operation 1988 [3/7] (8.34ns)   --->   "%temp1_6 = fdiv float 1.000000e+00, %tmp_147" [./imgproc.h:50]   --->   Operation 1988 'fdiv' 'temp1_6' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 371 <SV = 370> <Delay = 8.34>
ST_371 : Operation 1989 [3/4] (5.96ns)   --->   "%sum_2_5_11 = fadd float %sum_2_5_10, %kval_5_2" [./imgproc.h:55]   --->   Operation 1989 'fadd' 'sum_2_5_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_371 : Operation 1990 [2/7] (8.34ns)   --->   "%temp1_6 = fdiv float 1.000000e+00, %tmp_147" [./imgproc.h:50]   --->   Operation 1990 'fdiv' 'temp1_6' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 372 <SV = 371> <Delay = 8.34>
ST_372 : Operation 1991 [2/4] (5.96ns)   --->   "%sum_2_5_11 = fadd float %sum_2_5_10, %kval_5_2" [./imgproc.h:55]   --->   Operation 1991 'fadd' 'sum_2_5_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_372 : Operation 1992 [1/7] (8.34ns)   --->   "%temp1_6 = fdiv float 1.000000e+00, %tmp_147" [./imgproc.h:50]   --->   Operation 1992 'fdiv' 'temp1_6' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 373 <SV = 372> <Delay = 5.96>
ST_373 : Operation 1993 [1/4] (5.96ns)   --->   "%sum_2_5_11 = fadd float %sum_2_5_10, %kval_5_2" [./imgproc.h:55]   --->   Operation 1993 'fadd' 'sum_2_5_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_373 : Operation 1994 [4/4] (5.96ns)   --->   "%tmp_478_6 = fadd float %temp1_6, %temp2" [./imgproc.h:53]   --->   Operation 1994 'fadd' 'tmp_478_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 374 <SV = 373> <Delay = 5.96>
ST_374 : Operation 1995 [4/4] (5.96ns)   --->   "%sum_2_5_12 = fadd float %sum_2_5_11, %kval_5_1" [./imgproc.h:55]   --->   Operation 1995 'fadd' 'sum_2_5_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_374 : Operation 1996 [3/4] (5.96ns)   --->   "%tmp_478_6 = fadd float %temp1_6, %temp2" [./imgproc.h:53]   --->   Operation 1996 'fadd' 'tmp_478_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 375 <SV = 374> <Delay = 5.96>
ST_375 : Operation 1997 [3/4] (5.96ns)   --->   "%sum_2_5_12 = fadd float %sum_2_5_11, %kval_5_1" [./imgproc.h:55]   --->   Operation 1997 'fadd' 'sum_2_5_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_375 : Operation 1998 [2/4] (5.96ns)   --->   "%tmp_478_6 = fadd float %temp1_6, %temp2" [./imgproc.h:53]   --->   Operation 1998 'fadd' 'tmp_478_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 376 <SV = 375> <Delay = 5.96>
ST_376 : Operation 1999 [2/4] (5.96ns)   --->   "%sum_2_5_12 = fadd float %sum_2_5_11, %kval_5_1" [./imgproc.h:55]   --->   Operation 1999 'fadd' 'sum_2_5_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_376 : Operation 2000 [1/4] (5.96ns)   --->   "%tmp_478_6 = fadd float %temp1_6, %temp2" [./imgproc.h:53]   --->   Operation 2000 'fadd' 'tmp_478_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 377 <SV = 376> <Delay = 8.57>
ST_377 : Operation 2001 [1/4] (5.96ns)   --->   "%sum_2_5_12 = fadd float %sum_2_5_11, %kval_5_1" [./imgproc.h:55]   --->   Operation 2001 'fadd' 'sum_2_5_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_377 : Operation 2002 [1/1] (0.00ns)   --->   "%temp_to_int_6 = bitcast float %tmp_478_6 to i32" [./imgproc.h:53]   --->   Operation 2002 'bitcast' 'temp_to_int_6' <Predicate = true> <Delay = 0.00>
ST_377 : Operation 2003 [1/1] (0.49ns)   --->   "%temp_neg_6 = xor i32 %temp_to_int_6, -2147483648" [./imgproc.h:53]   --->   Operation 2003 'xor' 'temp_neg_6' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_377 : Operation 2004 [1/1] (0.00ns)   --->   "%x_assign_47 = bitcast i32 %temp_neg_6 to float" [./imgproc.h:53]   --->   Operation 2004 'bitcast' 'x_assign_47' <Predicate = true> <Delay = 0.00>
ST_377 : Operation 2005 [5/5] (8.07ns)   --->   "%kval_6_0 = call float @llvm.exp.f32(float %x_assign_47) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2005 'fexp' 'kval_6_0' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_377 : Operation 2006 [4/4] (5.96ns)   --->   "%tmp_478_6_1 = fadd float %temp1_6, %temp2_0_1" [./imgproc.h:53]   --->   Operation 2006 'fadd' 'tmp_478_6_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 378 <SV = 377> <Delay = 8.07>
ST_378 : Operation 2007 [4/4] (5.96ns)   --->   "%sum_2_5_13 = fadd float %sum_2_5_12, %kval_5_0" [./imgproc.h:55]   --->   Operation 2007 'fadd' 'sum_2_5_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_378 : Operation 2008 [4/5] (8.07ns)   --->   "%kval_6_0 = call float @llvm.exp.f32(float %x_assign_47) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2008 'fexp' 'kval_6_0' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_378 : Operation 2009 [3/4] (5.96ns)   --->   "%tmp_478_6_1 = fadd float %temp1_6, %temp2_0_1" [./imgproc.h:53]   --->   Operation 2009 'fadd' 'tmp_478_6_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 379 <SV = 378> <Delay = 8.07>
ST_379 : Operation 2010 [3/4] (5.96ns)   --->   "%sum_2_5_13 = fadd float %sum_2_5_12, %kval_5_0" [./imgproc.h:55]   --->   Operation 2010 'fadd' 'sum_2_5_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_379 : Operation 2011 [3/5] (8.07ns)   --->   "%kval_6_0 = call float @llvm.exp.f32(float %x_assign_47) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2011 'fexp' 'kval_6_0' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_379 : Operation 2012 [2/4] (5.96ns)   --->   "%tmp_478_6_1 = fadd float %temp1_6, %temp2_0_1" [./imgproc.h:53]   --->   Operation 2012 'fadd' 'tmp_478_6_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 380 <SV = 379> <Delay = 8.07>
ST_380 : Operation 2013 [2/4] (5.96ns)   --->   "%sum_2_5_13 = fadd float %sum_2_5_12, %kval_5_0" [./imgproc.h:55]   --->   Operation 2013 'fadd' 'sum_2_5_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_380 : Operation 2014 [2/5] (8.07ns)   --->   "%kval_6_0 = call float @llvm.exp.f32(float %x_assign_47) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2014 'fexp' 'kval_6_0' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_380 : Operation 2015 [1/4] (5.96ns)   --->   "%tmp_478_6_1 = fadd float %temp1_6, %temp2_0_1" [./imgproc.h:53]   --->   Operation 2015 'fadd' 'tmp_478_6_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 381 <SV = 380> <Delay = 8.57>
ST_381 : Operation 2016 [1/4] (5.96ns)   --->   "%sum_2_5_13 = fadd float %sum_2_5_12, %kval_5_0" [./imgproc.h:55]   --->   Operation 2016 'fadd' 'sum_2_5_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_381 : Operation 2017 [1/5] (8.07ns)   --->   "%kval_6_0 = call float @llvm.exp.f32(float %x_assign_47) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2017 'fexp' 'kval_6_0' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_381 : Operation 2018 [1/1] (0.00ns)   --->   "%temp_to_int_6_1 = bitcast float %tmp_478_6_1 to i32" [./imgproc.h:53]   --->   Operation 2018 'bitcast' 'temp_to_int_6_1' <Predicate = true> <Delay = 0.00>
ST_381 : Operation 2019 [1/1] (0.49ns)   --->   "%temp_neg_6_1 = xor i32 %temp_to_int_6_1, -2147483648" [./imgproc.h:53]   --->   Operation 2019 'xor' 'temp_neg_6_1' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_381 : Operation 2020 [1/1] (0.00ns)   --->   "%x_assign_48 = bitcast i32 %temp_neg_6_1 to float" [./imgproc.h:53]   --->   Operation 2020 'bitcast' 'x_assign_48' <Predicate = true> <Delay = 0.00>
ST_381 : Operation 2021 [5/5] (8.07ns)   --->   "%kval_6_1 = call float @llvm.exp.f32(float %x_assign_48) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2021 'fexp' 'kval_6_1' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_381 : Operation 2022 [4/4] (5.96ns)   --->   "%tmp_478_6_2 = fadd float %temp1_6, %temp2_0_2" [./imgproc.h:53]   --->   Operation 2022 'fadd' 'tmp_478_6_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 382 <SV = 381> <Delay = 8.07>
ST_382 : Operation 2023 [4/4] (5.96ns)   --->   "%sum_2_6 = fadd float %sum_2_5_13, %kval_6_0" [./imgproc.h:55]   --->   Operation 2023 'fadd' 'sum_2_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_382 : Operation 2024 [4/5] (8.07ns)   --->   "%kval_6_1 = call float @llvm.exp.f32(float %x_assign_48) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2024 'fexp' 'kval_6_1' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_382 : Operation 2025 [3/4] (5.96ns)   --->   "%tmp_478_6_2 = fadd float %temp1_6, %temp2_0_2" [./imgproc.h:53]   --->   Operation 2025 'fadd' 'tmp_478_6_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 383 <SV = 382> <Delay = 8.07>
ST_383 : Operation 2026 [3/4] (5.96ns)   --->   "%sum_2_6 = fadd float %sum_2_5_13, %kval_6_0" [./imgproc.h:55]   --->   Operation 2026 'fadd' 'sum_2_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_383 : Operation 2027 [3/5] (8.07ns)   --->   "%kval_6_1 = call float @llvm.exp.f32(float %x_assign_48) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2027 'fexp' 'kval_6_1' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_383 : Operation 2028 [2/4] (5.96ns)   --->   "%tmp_478_6_2 = fadd float %temp1_6, %temp2_0_2" [./imgproc.h:53]   --->   Operation 2028 'fadd' 'tmp_478_6_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 384 <SV = 383> <Delay = 8.07>
ST_384 : Operation 2029 [2/4] (5.96ns)   --->   "%sum_2_6 = fadd float %sum_2_5_13, %kval_6_0" [./imgproc.h:55]   --->   Operation 2029 'fadd' 'sum_2_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_384 : Operation 2030 [2/5] (8.07ns)   --->   "%kval_6_1 = call float @llvm.exp.f32(float %x_assign_48) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2030 'fexp' 'kval_6_1' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_384 : Operation 2031 [1/4] (5.96ns)   --->   "%tmp_478_6_2 = fadd float %temp1_6, %temp2_0_2" [./imgproc.h:53]   --->   Operation 2031 'fadd' 'tmp_478_6_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 385 <SV = 384> <Delay = 8.57>
ST_385 : Operation 2032 [1/4] (5.96ns)   --->   "%sum_2_6 = fadd float %sum_2_5_13, %kval_6_0" [./imgproc.h:55]   --->   Operation 2032 'fadd' 'sum_2_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_385 : Operation 2033 [1/5] (8.07ns)   --->   "%kval_6_1 = call float @llvm.exp.f32(float %x_assign_48) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2033 'fexp' 'kval_6_1' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_385 : Operation 2034 [1/1] (0.00ns)   --->   "%temp_to_int_6_2 = bitcast float %tmp_478_6_2 to i32" [./imgproc.h:53]   --->   Operation 2034 'bitcast' 'temp_to_int_6_2' <Predicate = true> <Delay = 0.00>
ST_385 : Operation 2035 [1/1] (0.49ns)   --->   "%temp_neg_6_2 = xor i32 %temp_to_int_6_2, -2147483648" [./imgproc.h:53]   --->   Operation 2035 'xor' 'temp_neg_6_2' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_385 : Operation 2036 [1/1] (0.00ns)   --->   "%x_assign_49 = bitcast i32 %temp_neg_6_2 to float" [./imgproc.h:53]   --->   Operation 2036 'bitcast' 'x_assign_49' <Predicate = true> <Delay = 0.00>
ST_385 : Operation 2037 [5/5] (8.07ns)   --->   "%kval_6_2 = call float @llvm.exp.f32(float %x_assign_49) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2037 'fexp' 'kval_6_2' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_385 : Operation 2038 [4/4] (5.96ns)   --->   "%tmp_478_6_3 = fadd float %temp1_6, %temp2_0_3" [./imgproc.h:53]   --->   Operation 2038 'fadd' 'tmp_478_6_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 386 <SV = 385> <Delay = 8.07>
ST_386 : Operation 2039 [4/4] (5.96ns)   --->   "%sum_2_6_1 = fadd float %sum_2_6, %kval_6_1" [./imgproc.h:55]   --->   Operation 2039 'fadd' 'sum_2_6_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_386 : Operation 2040 [4/5] (8.07ns)   --->   "%kval_6_2 = call float @llvm.exp.f32(float %x_assign_49) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2040 'fexp' 'kval_6_2' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_386 : Operation 2041 [3/4] (5.96ns)   --->   "%tmp_478_6_3 = fadd float %temp1_6, %temp2_0_3" [./imgproc.h:53]   --->   Operation 2041 'fadd' 'tmp_478_6_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 387 <SV = 386> <Delay = 8.07>
ST_387 : Operation 2042 [3/4] (5.96ns)   --->   "%sum_2_6_1 = fadd float %sum_2_6, %kval_6_1" [./imgproc.h:55]   --->   Operation 2042 'fadd' 'sum_2_6_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_387 : Operation 2043 [3/5] (8.07ns)   --->   "%kval_6_2 = call float @llvm.exp.f32(float %x_assign_49) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2043 'fexp' 'kval_6_2' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_387 : Operation 2044 [2/4] (5.96ns)   --->   "%tmp_478_6_3 = fadd float %temp1_6, %temp2_0_3" [./imgproc.h:53]   --->   Operation 2044 'fadd' 'tmp_478_6_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 388 <SV = 387> <Delay = 8.07>
ST_388 : Operation 2045 [2/4] (5.96ns)   --->   "%sum_2_6_1 = fadd float %sum_2_6, %kval_6_1" [./imgproc.h:55]   --->   Operation 2045 'fadd' 'sum_2_6_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_388 : Operation 2046 [2/5] (8.07ns)   --->   "%kval_6_2 = call float @llvm.exp.f32(float %x_assign_49) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2046 'fexp' 'kval_6_2' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_388 : Operation 2047 [1/4] (5.96ns)   --->   "%tmp_478_6_3 = fadd float %temp1_6, %temp2_0_3" [./imgproc.h:53]   --->   Operation 2047 'fadd' 'tmp_478_6_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 389 <SV = 388> <Delay = 8.57>
ST_389 : Operation 2048 [1/4] (5.96ns)   --->   "%sum_2_6_1 = fadd float %sum_2_6, %kval_6_1" [./imgproc.h:55]   --->   Operation 2048 'fadd' 'sum_2_6_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_389 : Operation 2049 [1/5] (8.07ns)   --->   "%kval_6_2 = call float @llvm.exp.f32(float %x_assign_49) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2049 'fexp' 'kval_6_2' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_389 : Operation 2050 [1/1] (0.00ns)   --->   "%temp_to_int_6_3 = bitcast float %tmp_478_6_3 to i32" [./imgproc.h:53]   --->   Operation 2050 'bitcast' 'temp_to_int_6_3' <Predicate = true> <Delay = 0.00>
ST_389 : Operation 2051 [1/1] (0.49ns)   --->   "%temp_neg_6_3 = xor i32 %temp_to_int_6_3, -2147483648" [./imgproc.h:53]   --->   Operation 2051 'xor' 'temp_neg_6_3' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_389 : Operation 2052 [1/1] (0.00ns)   --->   "%x_assign_50 = bitcast i32 %temp_neg_6_3 to float" [./imgproc.h:53]   --->   Operation 2052 'bitcast' 'x_assign_50' <Predicate = true> <Delay = 0.00>
ST_389 : Operation 2053 [5/5] (8.07ns)   --->   "%kval_6_3 = call float @llvm.exp.f32(float %x_assign_50) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2053 'fexp' 'kval_6_3' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_389 : Operation 2054 [4/4] (5.96ns)   --->   "%tmp_478_6_4 = fadd float %temp1_6, %temp2_0_4" [./imgproc.h:53]   --->   Operation 2054 'fadd' 'tmp_478_6_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 390 <SV = 389> <Delay = 8.34>
ST_390 : Operation 2055 [4/4] (5.96ns)   --->   "%sum_2_6_2 = fadd float %sum_2_6_1, %kval_6_2" [./imgproc.h:55]   --->   Operation 2055 'fadd' 'sum_2_6_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_390 : Operation 2056 [4/5] (8.07ns)   --->   "%kval_6_3 = call float @llvm.exp.f32(float %x_assign_50) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2056 'fexp' 'kval_6_3' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_390 : Operation 2057 [3/4] (5.96ns)   --->   "%tmp_478_6_4 = fadd float %temp1_6, %temp2_0_4" [./imgproc.h:53]   --->   Operation 2057 'fadd' 'tmp_478_6_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_390 : Operation 2058 [7/7] (8.34ns)   --->   "%temp1_7 = fdiv float 0.000000e+00, %tmp_147" [./imgproc.h:50]   --->   Operation 2058 'fdiv' 'temp1_7' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 391 <SV = 390> <Delay = 8.34>
ST_391 : Operation 2059 [3/4] (5.96ns)   --->   "%sum_2_6_2 = fadd float %sum_2_6_1, %kval_6_2" [./imgproc.h:55]   --->   Operation 2059 'fadd' 'sum_2_6_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_391 : Operation 2060 [3/5] (8.07ns)   --->   "%kval_6_3 = call float @llvm.exp.f32(float %x_assign_50) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2060 'fexp' 'kval_6_3' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_391 : Operation 2061 [2/4] (5.96ns)   --->   "%tmp_478_6_4 = fadd float %temp1_6, %temp2_0_4" [./imgproc.h:53]   --->   Operation 2061 'fadd' 'tmp_478_6_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_391 : Operation 2062 [6/7] (8.34ns)   --->   "%temp1_7 = fdiv float 0.000000e+00, %tmp_147" [./imgproc.h:50]   --->   Operation 2062 'fdiv' 'temp1_7' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 392 <SV = 391> <Delay = 8.34>
ST_392 : Operation 2063 [2/4] (5.96ns)   --->   "%sum_2_6_2 = fadd float %sum_2_6_1, %kval_6_2" [./imgproc.h:55]   --->   Operation 2063 'fadd' 'sum_2_6_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_392 : Operation 2064 [2/5] (8.07ns)   --->   "%kval_6_3 = call float @llvm.exp.f32(float %x_assign_50) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2064 'fexp' 'kval_6_3' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_392 : Operation 2065 [1/4] (5.96ns)   --->   "%tmp_478_6_4 = fadd float %temp1_6, %temp2_0_4" [./imgproc.h:53]   --->   Operation 2065 'fadd' 'tmp_478_6_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_392 : Operation 2066 [5/7] (8.34ns)   --->   "%temp1_7 = fdiv float 0.000000e+00, %tmp_147" [./imgproc.h:50]   --->   Operation 2066 'fdiv' 'temp1_7' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 393 <SV = 392> <Delay = 8.57>
ST_393 : Operation 2067 [1/4] (5.96ns)   --->   "%sum_2_6_2 = fadd float %sum_2_6_1, %kval_6_2" [./imgproc.h:55]   --->   Operation 2067 'fadd' 'sum_2_6_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_393 : Operation 2068 [1/5] (8.07ns)   --->   "%kval_6_3 = call float @llvm.exp.f32(float %x_assign_50) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2068 'fexp' 'kval_6_3' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_393 : Operation 2069 [1/1] (0.00ns)   --->   "%temp_to_int_6_4 = bitcast float %tmp_478_6_4 to i32" [./imgproc.h:53]   --->   Operation 2069 'bitcast' 'temp_to_int_6_4' <Predicate = true> <Delay = 0.00>
ST_393 : Operation 2070 [1/1] (0.49ns)   --->   "%temp_neg_6_4 = xor i32 %temp_to_int_6_4, -2147483648" [./imgproc.h:53]   --->   Operation 2070 'xor' 'temp_neg_6_4' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_393 : Operation 2071 [1/1] (0.00ns)   --->   "%x_assign_51 = bitcast i32 %temp_neg_6_4 to float" [./imgproc.h:53]   --->   Operation 2071 'bitcast' 'x_assign_51' <Predicate = true> <Delay = 0.00>
ST_393 : Operation 2072 [5/5] (8.07ns)   --->   "%kval_6_4 = call float @llvm.exp.f32(float %x_assign_51) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2072 'fexp' 'kval_6_4' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_393 : Operation 2073 [4/4] (5.96ns)   --->   "%tmp_478_6_5 = fadd float %temp1_6, %temp2_0_5" [./imgproc.h:53]   --->   Operation 2073 'fadd' 'tmp_478_6_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_393 : Operation 2074 [4/7] (8.34ns)   --->   "%temp1_7 = fdiv float 0.000000e+00, %tmp_147" [./imgproc.h:50]   --->   Operation 2074 'fdiv' 'temp1_7' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 394 <SV = 393> <Delay = 8.34>
ST_394 : Operation 2075 [4/4] (5.96ns)   --->   "%sum_2_6_3 = fadd float %sum_2_6_2, %kval_6_3" [./imgproc.h:55]   --->   Operation 2075 'fadd' 'sum_2_6_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_394 : Operation 2076 [4/5] (8.07ns)   --->   "%kval_6_4 = call float @llvm.exp.f32(float %x_assign_51) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2076 'fexp' 'kval_6_4' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_394 : Operation 2077 [3/4] (5.96ns)   --->   "%tmp_478_6_5 = fadd float %temp1_6, %temp2_0_5" [./imgproc.h:53]   --->   Operation 2077 'fadd' 'tmp_478_6_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_394 : Operation 2078 [3/7] (8.34ns)   --->   "%temp1_7 = fdiv float 0.000000e+00, %tmp_147" [./imgproc.h:50]   --->   Operation 2078 'fdiv' 'temp1_7' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 395 <SV = 394> <Delay = 8.34>
ST_395 : Operation 2079 [3/4] (5.96ns)   --->   "%sum_2_6_3 = fadd float %sum_2_6_2, %kval_6_3" [./imgproc.h:55]   --->   Operation 2079 'fadd' 'sum_2_6_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_395 : Operation 2080 [3/5] (8.07ns)   --->   "%kval_6_4 = call float @llvm.exp.f32(float %x_assign_51) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2080 'fexp' 'kval_6_4' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_395 : Operation 2081 [2/4] (5.96ns)   --->   "%tmp_478_6_5 = fadd float %temp1_6, %temp2_0_5" [./imgproc.h:53]   --->   Operation 2081 'fadd' 'tmp_478_6_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_395 : Operation 2082 [2/7] (8.34ns)   --->   "%temp1_7 = fdiv float 0.000000e+00, %tmp_147" [./imgproc.h:50]   --->   Operation 2082 'fdiv' 'temp1_7' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 396 <SV = 395> <Delay = 8.34>
ST_396 : Operation 2083 [2/4] (5.96ns)   --->   "%sum_2_6_3 = fadd float %sum_2_6_2, %kval_6_3" [./imgproc.h:55]   --->   Operation 2083 'fadd' 'sum_2_6_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_396 : Operation 2084 [2/5] (8.07ns)   --->   "%kval_6_4 = call float @llvm.exp.f32(float %x_assign_51) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2084 'fexp' 'kval_6_4' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_396 : Operation 2085 [1/4] (5.96ns)   --->   "%tmp_478_6_5 = fadd float %temp1_6, %temp2_0_5" [./imgproc.h:53]   --->   Operation 2085 'fadd' 'tmp_478_6_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_396 : Operation 2086 [1/7] (8.34ns)   --->   "%temp1_7 = fdiv float 0.000000e+00, %tmp_147" [./imgproc.h:50]   --->   Operation 2086 'fdiv' 'temp1_7' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 397 <SV = 396> <Delay = 8.57>
ST_397 : Operation 2087 [1/4] (5.96ns)   --->   "%sum_2_6_3 = fadd float %sum_2_6_2, %kval_6_3" [./imgproc.h:55]   --->   Operation 2087 'fadd' 'sum_2_6_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_397 : Operation 2088 [1/5] (8.07ns)   --->   "%kval_6_4 = call float @llvm.exp.f32(float %x_assign_51) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2088 'fexp' 'kval_6_4' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_397 : Operation 2089 [1/1] (0.00ns)   --->   "%temp_to_int_6_5 = bitcast float %tmp_478_6_5 to i32" [./imgproc.h:53]   --->   Operation 2089 'bitcast' 'temp_to_int_6_5' <Predicate = true> <Delay = 0.00>
ST_397 : Operation 2090 [1/1] (0.49ns)   --->   "%temp_neg_6_5 = xor i32 %temp_to_int_6_5, -2147483648" [./imgproc.h:53]   --->   Operation 2090 'xor' 'temp_neg_6_5' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_397 : Operation 2091 [1/1] (0.00ns)   --->   "%x_assign_52 = bitcast i32 %temp_neg_6_5 to float" [./imgproc.h:53]   --->   Operation 2091 'bitcast' 'x_assign_52' <Predicate = true> <Delay = 0.00>
ST_397 : Operation 2092 [5/5] (8.07ns)   --->   "%kval_6_5 = call float @llvm.exp.f32(float %x_assign_52) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2092 'fexp' 'kval_6_5' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_397 : Operation 2093 [4/4] (5.96ns)   --->   "%tmp_478_6_6 = fadd float %temp1_6, %temp2_0_6" [./imgproc.h:53]   --->   Operation 2093 'fadd' 'tmp_478_6_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_397 : Operation 2094 [4/4] (5.96ns)   --->   "%tmp_478_6_7 = fadd float %temp1_6, %temp2_0_7" [./imgproc.h:53]   --->   Operation 2094 'fadd' 'tmp_478_6_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_397 : Operation 2095 [4/4] (5.96ns)   --->   "%tmp_478_7 = fadd float %temp1_7, %temp2" [./imgproc.h:53]   --->   Operation 2095 'fadd' 'tmp_478_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_397 : Operation 2096 [4/4] (5.96ns)   --->   "%tmp_478_7_1 = fadd float %temp1_7, %temp2_0_1" [./imgproc.h:53]   --->   Operation 2096 'fadd' 'tmp_478_7_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_397 : Operation 2097 [4/4] (5.96ns)   --->   "%tmp_478_7_2 = fadd float %temp1_7, %temp2_0_2" [./imgproc.h:53]   --->   Operation 2097 'fadd' 'tmp_478_7_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_397 : Operation 2098 [4/4] (5.96ns)   --->   "%tmp_478_7_3 = fadd float %temp1_7, %temp2_0_3" [./imgproc.h:53]   --->   Operation 2098 'fadd' 'tmp_478_7_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_397 : Operation 2099 [4/4] (5.96ns)   --->   "%tmp_478_7_4 = fadd float %temp1_7, %temp2_0_4" [./imgproc.h:53]   --->   Operation 2099 'fadd' 'tmp_478_7_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_397 : Operation 2100 [4/4] (5.96ns)   --->   "%tmp_478_7_5 = fadd float %temp1_7, %temp2_0_5" [./imgproc.h:53]   --->   Operation 2100 'fadd' 'tmp_478_7_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_397 : Operation 2101 [4/4] (5.96ns)   --->   "%tmp_478_7_6 = fadd float %temp1_7, %temp2_0_6" [./imgproc.h:53]   --->   Operation 2101 'fadd' 'tmp_478_7_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_397 : Operation 2102 [4/4] (5.96ns)   --->   "%tmp_478_7_7 = fadd float %temp1_7, %temp2_0_7" [./imgproc.h:53]   --->   Operation 2102 'fadd' 'tmp_478_7_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 398 <SV = 397> <Delay = 8.07>
ST_398 : Operation 2103 [4/4] (5.96ns)   --->   "%sum_2_6_4 = fadd float %sum_2_6_3, %kval_6_4" [./imgproc.h:55]   --->   Operation 2103 'fadd' 'sum_2_6_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_398 : Operation 2104 [4/5] (8.07ns)   --->   "%kval_6_5 = call float @llvm.exp.f32(float %x_assign_52) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2104 'fexp' 'kval_6_5' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_398 : Operation 2105 [3/4] (5.96ns)   --->   "%tmp_478_6_6 = fadd float %temp1_6, %temp2_0_6" [./imgproc.h:53]   --->   Operation 2105 'fadd' 'tmp_478_6_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_398 : Operation 2106 [3/4] (5.96ns)   --->   "%tmp_478_6_7 = fadd float %temp1_6, %temp2_0_7" [./imgproc.h:53]   --->   Operation 2106 'fadd' 'tmp_478_6_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_398 : Operation 2107 [3/4] (5.96ns)   --->   "%tmp_478_7 = fadd float %temp1_7, %temp2" [./imgproc.h:53]   --->   Operation 2107 'fadd' 'tmp_478_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_398 : Operation 2108 [3/4] (5.96ns)   --->   "%tmp_478_7_1 = fadd float %temp1_7, %temp2_0_1" [./imgproc.h:53]   --->   Operation 2108 'fadd' 'tmp_478_7_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_398 : Operation 2109 [3/4] (5.96ns)   --->   "%tmp_478_7_2 = fadd float %temp1_7, %temp2_0_2" [./imgproc.h:53]   --->   Operation 2109 'fadd' 'tmp_478_7_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_398 : Operation 2110 [3/4] (5.96ns)   --->   "%tmp_478_7_3 = fadd float %temp1_7, %temp2_0_3" [./imgproc.h:53]   --->   Operation 2110 'fadd' 'tmp_478_7_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_398 : Operation 2111 [3/4] (5.96ns)   --->   "%tmp_478_7_4 = fadd float %temp1_7, %temp2_0_4" [./imgproc.h:53]   --->   Operation 2111 'fadd' 'tmp_478_7_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_398 : Operation 2112 [3/4] (5.96ns)   --->   "%tmp_478_7_5 = fadd float %temp1_7, %temp2_0_5" [./imgproc.h:53]   --->   Operation 2112 'fadd' 'tmp_478_7_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_398 : Operation 2113 [3/4] (5.96ns)   --->   "%tmp_478_7_6 = fadd float %temp1_7, %temp2_0_6" [./imgproc.h:53]   --->   Operation 2113 'fadd' 'tmp_478_7_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_398 : Operation 2114 [3/4] (5.96ns)   --->   "%tmp_478_7_7 = fadd float %temp1_7, %temp2_0_7" [./imgproc.h:53]   --->   Operation 2114 'fadd' 'tmp_478_7_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 399 <SV = 398> <Delay = 8.07>
ST_399 : Operation 2115 [3/4] (5.96ns)   --->   "%sum_2_6_4 = fadd float %sum_2_6_3, %kval_6_4" [./imgproc.h:55]   --->   Operation 2115 'fadd' 'sum_2_6_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_399 : Operation 2116 [3/5] (8.07ns)   --->   "%kval_6_5 = call float @llvm.exp.f32(float %x_assign_52) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2116 'fexp' 'kval_6_5' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_399 : Operation 2117 [2/4] (5.96ns)   --->   "%tmp_478_6_6 = fadd float %temp1_6, %temp2_0_6" [./imgproc.h:53]   --->   Operation 2117 'fadd' 'tmp_478_6_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_399 : Operation 2118 [2/4] (5.96ns)   --->   "%tmp_478_6_7 = fadd float %temp1_6, %temp2_0_7" [./imgproc.h:53]   --->   Operation 2118 'fadd' 'tmp_478_6_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_399 : Operation 2119 [2/4] (5.96ns)   --->   "%tmp_478_7 = fadd float %temp1_7, %temp2" [./imgproc.h:53]   --->   Operation 2119 'fadd' 'tmp_478_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_399 : Operation 2120 [2/4] (5.96ns)   --->   "%tmp_478_7_1 = fadd float %temp1_7, %temp2_0_1" [./imgproc.h:53]   --->   Operation 2120 'fadd' 'tmp_478_7_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_399 : Operation 2121 [2/4] (5.96ns)   --->   "%tmp_478_7_2 = fadd float %temp1_7, %temp2_0_2" [./imgproc.h:53]   --->   Operation 2121 'fadd' 'tmp_478_7_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_399 : Operation 2122 [2/4] (5.96ns)   --->   "%tmp_478_7_3 = fadd float %temp1_7, %temp2_0_3" [./imgproc.h:53]   --->   Operation 2122 'fadd' 'tmp_478_7_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_399 : Operation 2123 [2/4] (5.96ns)   --->   "%tmp_478_7_4 = fadd float %temp1_7, %temp2_0_4" [./imgproc.h:53]   --->   Operation 2123 'fadd' 'tmp_478_7_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_399 : Operation 2124 [2/4] (5.96ns)   --->   "%tmp_478_7_5 = fadd float %temp1_7, %temp2_0_5" [./imgproc.h:53]   --->   Operation 2124 'fadd' 'tmp_478_7_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_399 : Operation 2125 [2/4] (5.96ns)   --->   "%tmp_478_7_6 = fadd float %temp1_7, %temp2_0_6" [./imgproc.h:53]   --->   Operation 2125 'fadd' 'tmp_478_7_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_399 : Operation 2126 [2/4] (5.96ns)   --->   "%tmp_478_7_7 = fadd float %temp1_7, %temp2_0_7" [./imgproc.h:53]   --->   Operation 2126 'fadd' 'tmp_478_7_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 400 <SV = 399> <Delay = 8.07>
ST_400 : Operation 2127 [2/4] (5.96ns)   --->   "%sum_2_6_4 = fadd float %sum_2_6_3, %kval_6_4" [./imgproc.h:55]   --->   Operation 2127 'fadd' 'sum_2_6_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_400 : Operation 2128 [2/5] (8.07ns)   --->   "%kval_6_5 = call float @llvm.exp.f32(float %x_assign_52) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2128 'fexp' 'kval_6_5' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_400 : Operation 2129 [1/4] (5.96ns)   --->   "%tmp_478_6_6 = fadd float %temp1_6, %temp2_0_6" [./imgproc.h:53]   --->   Operation 2129 'fadd' 'tmp_478_6_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_400 : Operation 2130 [1/4] (5.96ns)   --->   "%tmp_478_6_7 = fadd float %temp1_6, %temp2_0_7" [./imgproc.h:53]   --->   Operation 2130 'fadd' 'tmp_478_6_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_400 : Operation 2131 [1/4] (5.96ns)   --->   "%tmp_478_7 = fadd float %temp1_7, %temp2" [./imgproc.h:53]   --->   Operation 2131 'fadd' 'tmp_478_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_400 : Operation 2132 [1/4] (5.96ns)   --->   "%tmp_478_7_1 = fadd float %temp1_7, %temp2_0_1" [./imgproc.h:53]   --->   Operation 2132 'fadd' 'tmp_478_7_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_400 : Operation 2133 [1/4] (5.96ns)   --->   "%tmp_478_7_2 = fadd float %temp1_7, %temp2_0_2" [./imgproc.h:53]   --->   Operation 2133 'fadd' 'tmp_478_7_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_400 : Operation 2134 [1/4] (5.96ns)   --->   "%tmp_478_7_3 = fadd float %temp1_7, %temp2_0_3" [./imgproc.h:53]   --->   Operation 2134 'fadd' 'tmp_478_7_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_400 : Operation 2135 [1/4] (5.96ns)   --->   "%tmp_478_7_4 = fadd float %temp1_7, %temp2_0_4" [./imgproc.h:53]   --->   Operation 2135 'fadd' 'tmp_478_7_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_400 : Operation 2136 [1/4] (5.96ns)   --->   "%tmp_478_7_5 = fadd float %temp1_7, %temp2_0_5" [./imgproc.h:53]   --->   Operation 2136 'fadd' 'tmp_478_7_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_400 : Operation 2137 [1/4] (5.96ns)   --->   "%tmp_478_7_6 = fadd float %temp1_7, %temp2_0_6" [./imgproc.h:53]   --->   Operation 2137 'fadd' 'tmp_478_7_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_400 : Operation 2138 [1/4] (5.96ns)   --->   "%tmp_478_7_7 = fadd float %temp1_7, %temp2_0_7" [./imgproc.h:53]   --->   Operation 2138 'fadd' 'tmp_478_7_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 401 <SV = 400> <Delay = 8.57>
ST_401 : Operation 2139 [1/4] (5.96ns)   --->   "%sum_2_6_4 = fadd float %sum_2_6_3, %kval_6_4" [./imgproc.h:55]   --->   Operation 2139 'fadd' 'sum_2_6_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_401 : Operation 2140 [1/5] (8.07ns)   --->   "%kval_6_5 = call float @llvm.exp.f32(float %x_assign_52) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2140 'fexp' 'kval_6_5' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_401 : Operation 2141 [1/1] (0.00ns)   --->   "%temp_to_int_6_6 = bitcast float %tmp_478_6_6 to i32" [./imgproc.h:53]   --->   Operation 2141 'bitcast' 'temp_to_int_6_6' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 2142 [1/1] (0.49ns)   --->   "%temp_neg_6_6 = xor i32 %temp_to_int_6_6, -2147483648" [./imgproc.h:53]   --->   Operation 2142 'xor' 'temp_neg_6_6' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_401 : Operation 2143 [1/1] (0.00ns)   --->   "%x_assign_53 = bitcast i32 %temp_neg_6_6 to float" [./imgproc.h:53]   --->   Operation 2143 'bitcast' 'x_assign_53' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 2144 [5/5] (8.07ns)   --->   "%kval_6_6 = call float @llvm.exp.f32(float %x_assign_53) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2144 'fexp' 'kval_6_6' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_401 : Operation 2145 [1/1] (0.00ns)   --->   "%temp_to_int_6_7 = bitcast float %tmp_478_6_7 to i32" [./imgproc.h:53]   --->   Operation 2145 'bitcast' 'temp_to_int_6_7' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 2146 [1/1] (0.49ns)   --->   "%temp_neg_6_7 = xor i32 %temp_to_int_6_7, -2147483648" [./imgproc.h:53]   --->   Operation 2146 'xor' 'temp_neg_6_7' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_401 : Operation 2147 [1/1] (0.00ns)   --->   "%x_assign_54 = bitcast i32 %temp_neg_6_7 to float" [./imgproc.h:53]   --->   Operation 2147 'bitcast' 'x_assign_54' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 2148 [5/5] (8.07ns)   --->   "%kval_6_7 = call float @llvm.exp.f32(float %x_assign_54) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2148 'fexp' 'kval_6_7' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_401 : Operation 2149 [1/1] (0.00ns)   --->   "%temp_to_int_7 = bitcast float %tmp_478_7 to i32" [./imgproc.h:53]   --->   Operation 2149 'bitcast' 'temp_to_int_7' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 2150 [1/1] (0.49ns)   --->   "%temp_neg_7 = xor i32 %temp_to_int_7, -2147483648" [./imgproc.h:53]   --->   Operation 2150 'xor' 'temp_neg_7' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_401 : Operation 2151 [1/1] (0.00ns)   --->   "%x_assign_55 = bitcast i32 %temp_neg_7 to float" [./imgproc.h:53]   --->   Operation 2151 'bitcast' 'x_assign_55' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 2152 [5/5] (8.07ns)   --->   "%kval_7_0 = call float @llvm.exp.f32(float %x_assign_55) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2152 'fexp' 'kval_7_0' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_401 : Operation 2153 [1/1] (0.00ns)   --->   "%temp_to_int_7_1 = bitcast float %tmp_478_7_1 to i32" [./imgproc.h:53]   --->   Operation 2153 'bitcast' 'temp_to_int_7_1' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 2154 [1/1] (0.49ns)   --->   "%temp_neg_7_1 = xor i32 %temp_to_int_7_1, -2147483648" [./imgproc.h:53]   --->   Operation 2154 'xor' 'temp_neg_7_1' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_401 : Operation 2155 [1/1] (0.00ns)   --->   "%x_assign_56 = bitcast i32 %temp_neg_7_1 to float" [./imgproc.h:53]   --->   Operation 2155 'bitcast' 'x_assign_56' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 2156 [5/5] (8.07ns)   --->   "%kval_7_1 = call float @llvm.exp.f32(float %x_assign_56) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2156 'fexp' 'kval_7_1' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_401 : Operation 2157 [1/1] (0.00ns)   --->   "%temp_to_int_7_2 = bitcast float %tmp_478_7_2 to i32" [./imgproc.h:53]   --->   Operation 2157 'bitcast' 'temp_to_int_7_2' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 2158 [1/1] (0.49ns)   --->   "%temp_neg_7_2 = xor i32 %temp_to_int_7_2, -2147483648" [./imgproc.h:53]   --->   Operation 2158 'xor' 'temp_neg_7_2' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_401 : Operation 2159 [1/1] (0.00ns)   --->   "%x_assign_57 = bitcast i32 %temp_neg_7_2 to float" [./imgproc.h:53]   --->   Operation 2159 'bitcast' 'x_assign_57' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 2160 [5/5] (8.07ns)   --->   "%kval_7_2 = call float @llvm.exp.f32(float %x_assign_57) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2160 'fexp' 'kval_7_2' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_401 : Operation 2161 [1/1] (0.00ns)   --->   "%temp_to_int_7_3 = bitcast float %tmp_478_7_3 to i32" [./imgproc.h:53]   --->   Operation 2161 'bitcast' 'temp_to_int_7_3' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 2162 [1/1] (0.49ns)   --->   "%temp_neg_7_3 = xor i32 %temp_to_int_7_3, -2147483648" [./imgproc.h:53]   --->   Operation 2162 'xor' 'temp_neg_7_3' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_401 : Operation 2163 [1/1] (0.00ns)   --->   "%x_assign_58 = bitcast i32 %temp_neg_7_3 to float" [./imgproc.h:53]   --->   Operation 2163 'bitcast' 'x_assign_58' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 2164 [5/5] (8.07ns)   --->   "%kval_7_3 = call float @llvm.exp.f32(float %x_assign_58) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2164 'fexp' 'kval_7_3' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_401 : Operation 2165 [1/1] (0.00ns)   --->   "%temp_to_int_7_4 = bitcast float %tmp_478_7_4 to i32" [./imgproc.h:53]   --->   Operation 2165 'bitcast' 'temp_to_int_7_4' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 2166 [1/1] (0.49ns)   --->   "%temp_neg_7_4 = xor i32 %temp_to_int_7_4, -2147483648" [./imgproc.h:53]   --->   Operation 2166 'xor' 'temp_neg_7_4' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_401 : Operation 2167 [1/1] (0.00ns)   --->   "%x_assign_59 = bitcast i32 %temp_neg_7_4 to float" [./imgproc.h:53]   --->   Operation 2167 'bitcast' 'x_assign_59' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 2168 [5/5] (8.07ns)   --->   "%kval_7_4 = call float @llvm.exp.f32(float %x_assign_59) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2168 'fexp' 'kval_7_4' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_401 : Operation 2169 [1/1] (0.00ns)   --->   "%temp_to_int_7_5 = bitcast float %tmp_478_7_5 to i32" [./imgproc.h:53]   --->   Operation 2169 'bitcast' 'temp_to_int_7_5' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 2170 [1/1] (0.49ns)   --->   "%temp_neg_7_5 = xor i32 %temp_to_int_7_5, -2147483648" [./imgproc.h:53]   --->   Operation 2170 'xor' 'temp_neg_7_5' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_401 : Operation 2171 [1/1] (0.00ns)   --->   "%x_assign_60 = bitcast i32 %temp_neg_7_5 to float" [./imgproc.h:53]   --->   Operation 2171 'bitcast' 'x_assign_60' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 2172 [5/5] (8.07ns)   --->   "%kval_7_5 = call float @llvm.exp.f32(float %x_assign_60) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2172 'fexp' 'kval_7_5' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_401 : Operation 2173 [1/1] (0.00ns)   --->   "%temp_to_int_7_6 = bitcast float %tmp_478_7_6 to i32" [./imgproc.h:53]   --->   Operation 2173 'bitcast' 'temp_to_int_7_6' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 2174 [1/1] (0.49ns)   --->   "%temp_neg_7_6 = xor i32 %temp_to_int_7_6, -2147483648" [./imgproc.h:53]   --->   Operation 2174 'xor' 'temp_neg_7_6' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_401 : Operation 2175 [1/1] (0.00ns)   --->   "%x_assign_61 = bitcast i32 %temp_neg_7_6 to float" [./imgproc.h:53]   --->   Operation 2175 'bitcast' 'x_assign_61' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 2176 [5/5] (8.07ns)   --->   "%kval_7_6 = call float @llvm.exp.f32(float %x_assign_61) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2176 'fexp' 'kval_7_6' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_401 : Operation 2177 [1/1] (0.00ns)   --->   "%temp_to_int_7_7 = bitcast float %tmp_478_7_7 to i32" [./imgproc.h:53]   --->   Operation 2177 'bitcast' 'temp_to_int_7_7' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 2178 [1/1] (0.49ns)   --->   "%temp_neg_7_7 = xor i32 %temp_to_int_7_7, -2147483648" [./imgproc.h:53]   --->   Operation 2178 'xor' 'temp_neg_7_7' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_401 : Operation 2179 [1/1] (0.00ns)   --->   "%x_assign_62 = bitcast i32 %temp_neg_7_7 to float" [./imgproc.h:53]   --->   Operation 2179 'bitcast' 'x_assign_62' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 2180 [5/5] (8.07ns)   --->   "%kval_7_7 = call float @llvm.exp.f32(float %x_assign_62) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2180 'fexp' 'kval_7_7' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 402 <SV = 401> <Delay = 8.07>
ST_402 : Operation 2181 [4/4] (5.96ns)   --->   "%sum_2_6_5 = fadd float %sum_2_6_4, %kval_6_5" [./imgproc.h:55]   --->   Operation 2181 'fadd' 'sum_2_6_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_402 : Operation 2182 [4/5] (8.07ns)   --->   "%kval_6_6 = call float @llvm.exp.f32(float %x_assign_53) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2182 'fexp' 'kval_6_6' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_402 : Operation 2183 [4/5] (8.07ns)   --->   "%kval_6_7 = call float @llvm.exp.f32(float %x_assign_54) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2183 'fexp' 'kval_6_7' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_402 : Operation 2184 [4/5] (8.07ns)   --->   "%kval_7_0 = call float @llvm.exp.f32(float %x_assign_55) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2184 'fexp' 'kval_7_0' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_402 : Operation 2185 [4/5] (8.07ns)   --->   "%kval_7_1 = call float @llvm.exp.f32(float %x_assign_56) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2185 'fexp' 'kval_7_1' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_402 : Operation 2186 [4/5] (8.07ns)   --->   "%kval_7_2 = call float @llvm.exp.f32(float %x_assign_57) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2186 'fexp' 'kval_7_2' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_402 : Operation 2187 [4/5] (8.07ns)   --->   "%kval_7_3 = call float @llvm.exp.f32(float %x_assign_58) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2187 'fexp' 'kval_7_3' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_402 : Operation 2188 [4/5] (8.07ns)   --->   "%kval_7_4 = call float @llvm.exp.f32(float %x_assign_59) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2188 'fexp' 'kval_7_4' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_402 : Operation 2189 [4/5] (8.07ns)   --->   "%kval_7_5 = call float @llvm.exp.f32(float %x_assign_60) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2189 'fexp' 'kval_7_5' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_402 : Operation 2190 [4/5] (8.07ns)   --->   "%kval_7_6 = call float @llvm.exp.f32(float %x_assign_61) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2190 'fexp' 'kval_7_6' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_402 : Operation 2191 [4/5] (8.07ns)   --->   "%kval_7_7 = call float @llvm.exp.f32(float %x_assign_62) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2191 'fexp' 'kval_7_7' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 403 <SV = 402> <Delay = 8.07>
ST_403 : Operation 2192 [3/4] (5.96ns)   --->   "%sum_2_6_5 = fadd float %sum_2_6_4, %kval_6_5" [./imgproc.h:55]   --->   Operation 2192 'fadd' 'sum_2_6_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_403 : Operation 2193 [3/5] (8.07ns)   --->   "%kval_6_6 = call float @llvm.exp.f32(float %x_assign_53) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2193 'fexp' 'kval_6_6' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_403 : Operation 2194 [3/5] (8.07ns)   --->   "%kval_6_7 = call float @llvm.exp.f32(float %x_assign_54) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2194 'fexp' 'kval_6_7' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_403 : Operation 2195 [3/5] (8.07ns)   --->   "%kval_7_0 = call float @llvm.exp.f32(float %x_assign_55) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2195 'fexp' 'kval_7_0' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_403 : Operation 2196 [3/5] (8.07ns)   --->   "%kval_7_1 = call float @llvm.exp.f32(float %x_assign_56) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2196 'fexp' 'kval_7_1' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_403 : Operation 2197 [3/5] (8.07ns)   --->   "%kval_7_2 = call float @llvm.exp.f32(float %x_assign_57) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2197 'fexp' 'kval_7_2' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_403 : Operation 2198 [3/5] (8.07ns)   --->   "%kval_7_3 = call float @llvm.exp.f32(float %x_assign_58) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2198 'fexp' 'kval_7_3' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_403 : Operation 2199 [3/5] (8.07ns)   --->   "%kval_7_4 = call float @llvm.exp.f32(float %x_assign_59) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2199 'fexp' 'kval_7_4' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_403 : Operation 2200 [3/5] (8.07ns)   --->   "%kval_7_5 = call float @llvm.exp.f32(float %x_assign_60) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2200 'fexp' 'kval_7_5' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_403 : Operation 2201 [3/5] (8.07ns)   --->   "%kval_7_6 = call float @llvm.exp.f32(float %x_assign_61) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2201 'fexp' 'kval_7_6' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_403 : Operation 2202 [3/5] (8.07ns)   --->   "%kval_7_7 = call float @llvm.exp.f32(float %x_assign_62) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2202 'fexp' 'kval_7_7' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 404 <SV = 403> <Delay = 8.07>
ST_404 : Operation 2203 [2/4] (5.96ns)   --->   "%sum_2_6_5 = fadd float %sum_2_6_4, %kval_6_5" [./imgproc.h:55]   --->   Operation 2203 'fadd' 'sum_2_6_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_404 : Operation 2204 [2/5] (8.07ns)   --->   "%kval_6_6 = call float @llvm.exp.f32(float %x_assign_53) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2204 'fexp' 'kval_6_6' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_404 : Operation 2205 [2/5] (8.07ns)   --->   "%kval_6_7 = call float @llvm.exp.f32(float %x_assign_54) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2205 'fexp' 'kval_6_7' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_404 : Operation 2206 [2/5] (8.07ns)   --->   "%kval_7_0 = call float @llvm.exp.f32(float %x_assign_55) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2206 'fexp' 'kval_7_0' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_404 : Operation 2207 [2/5] (8.07ns)   --->   "%kval_7_1 = call float @llvm.exp.f32(float %x_assign_56) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2207 'fexp' 'kval_7_1' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_404 : Operation 2208 [2/5] (8.07ns)   --->   "%kval_7_2 = call float @llvm.exp.f32(float %x_assign_57) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2208 'fexp' 'kval_7_2' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_404 : Operation 2209 [2/5] (8.07ns)   --->   "%kval_7_3 = call float @llvm.exp.f32(float %x_assign_58) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2209 'fexp' 'kval_7_3' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_404 : Operation 2210 [2/5] (8.07ns)   --->   "%kval_7_4 = call float @llvm.exp.f32(float %x_assign_59) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2210 'fexp' 'kval_7_4' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_404 : Operation 2211 [2/5] (8.07ns)   --->   "%kval_7_5 = call float @llvm.exp.f32(float %x_assign_60) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2211 'fexp' 'kval_7_5' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_404 : Operation 2212 [2/5] (8.07ns)   --->   "%kval_7_6 = call float @llvm.exp.f32(float %x_assign_61) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2212 'fexp' 'kval_7_6' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_404 : Operation 2213 [2/5] (8.07ns)   --->   "%kval_7_7 = call float @llvm.exp.f32(float %x_assign_62) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2213 'fexp' 'kval_7_7' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 405 <SV = 404> <Delay = 8.07>
ST_405 : Operation 2214 [1/4] (5.96ns)   --->   "%sum_2_6_5 = fadd float %sum_2_6_4, %kval_6_5" [./imgproc.h:55]   --->   Operation 2214 'fadd' 'sum_2_6_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_405 : Operation 2215 [1/5] (8.07ns)   --->   "%kval_6_6 = call float @llvm.exp.f32(float %x_assign_53) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2215 'fexp' 'kval_6_6' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_405 : Operation 2216 [1/5] (8.07ns)   --->   "%kval_6_7 = call float @llvm.exp.f32(float %x_assign_54) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2216 'fexp' 'kval_6_7' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_405 : Operation 2217 [1/5] (8.07ns)   --->   "%kval_7_0 = call float @llvm.exp.f32(float %x_assign_55) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2217 'fexp' 'kval_7_0' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_405 : Operation 2218 [1/5] (8.07ns)   --->   "%kval_7_1 = call float @llvm.exp.f32(float %x_assign_56) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2218 'fexp' 'kval_7_1' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_405 : Operation 2219 [1/5] (8.07ns)   --->   "%kval_7_2 = call float @llvm.exp.f32(float %x_assign_57) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2219 'fexp' 'kval_7_2' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_405 : Operation 2220 [1/5] (8.07ns)   --->   "%kval_7_3 = call float @llvm.exp.f32(float %x_assign_58) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2220 'fexp' 'kval_7_3' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_405 : Operation 2221 [1/5] (8.07ns)   --->   "%kval_7_4 = call float @llvm.exp.f32(float %x_assign_59) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2221 'fexp' 'kval_7_4' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_405 : Operation 2222 [1/5] (8.07ns)   --->   "%kval_7_5 = call float @llvm.exp.f32(float %x_assign_60) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2222 'fexp' 'kval_7_5' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_405 : Operation 2223 [1/5] (8.07ns)   --->   "%kval_7_6 = call float @llvm.exp.f32(float %x_assign_61) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2223 'fexp' 'kval_7_6' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_405 : Operation 2224 [1/5] (8.07ns)   --->   "%kval_7_7 = call float @llvm.exp.f32(float %x_assign_62) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54]   --->   Operation 2224 'fexp' 'kval_7_7' <Predicate = true> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 406 <SV = 405> <Delay = 5.96>
ST_406 : Operation 2225 [4/4] (5.96ns)   --->   "%sum_2_6_6 = fadd float %sum_2_6_5, %kval_6_6" [./imgproc.h:55]   --->   Operation 2225 'fadd' 'sum_2_6_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 407 <SV = 406> <Delay = 5.96>
ST_407 : Operation 2226 [3/4] (5.96ns)   --->   "%sum_2_6_6 = fadd float %sum_2_6_5, %kval_6_6" [./imgproc.h:55]   --->   Operation 2226 'fadd' 'sum_2_6_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 408 <SV = 407> <Delay = 5.96>
ST_408 : Operation 2227 [2/4] (5.96ns)   --->   "%sum_2_6_6 = fadd float %sum_2_6_5, %kval_6_6" [./imgproc.h:55]   --->   Operation 2227 'fadd' 'sum_2_6_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 409 <SV = 408> <Delay = 5.96>
ST_409 : Operation 2228 [1/4] (5.96ns)   --->   "%sum_2_6_6 = fadd float %sum_2_6_5, %kval_6_6" [./imgproc.h:55]   --->   Operation 2228 'fadd' 'sum_2_6_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 410 <SV = 409> <Delay = 5.96>
ST_410 : Operation 2229 [4/4] (5.96ns)   --->   "%sum_2_6_7 = fadd float %sum_2_6_6, %kval_6_7" [./imgproc.h:55]   --->   Operation 2229 'fadd' 'sum_2_6_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 411 <SV = 410> <Delay = 5.96>
ST_411 : Operation 2230 [3/4] (5.96ns)   --->   "%sum_2_6_7 = fadd float %sum_2_6_6, %kval_6_7" [./imgproc.h:55]   --->   Operation 2230 'fadd' 'sum_2_6_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 412 <SV = 411> <Delay = 5.96>
ST_412 : Operation 2231 [2/4] (5.96ns)   --->   "%sum_2_6_7 = fadd float %sum_2_6_6, %kval_6_7" [./imgproc.h:55]   --->   Operation 2231 'fadd' 'sum_2_6_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 413 <SV = 412> <Delay = 5.96>
ST_413 : Operation 2232 [1/4] (5.96ns)   --->   "%sum_2_6_7 = fadd float %sum_2_6_6, %kval_6_7" [./imgproc.h:55]   --->   Operation 2232 'fadd' 'sum_2_6_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 414 <SV = 413> <Delay = 5.96>
ST_414 : Operation 2233 [4/4] (5.96ns)   --->   "%sum_2_6_8 = fadd float %sum_2_6_7, %kval_6_6" [./imgproc.h:55]   --->   Operation 2233 'fadd' 'sum_2_6_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 415 <SV = 414> <Delay = 5.96>
ST_415 : Operation 2234 [3/4] (5.96ns)   --->   "%sum_2_6_8 = fadd float %sum_2_6_7, %kval_6_6" [./imgproc.h:55]   --->   Operation 2234 'fadd' 'sum_2_6_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 416 <SV = 415> <Delay = 5.96>
ST_416 : Operation 2235 [2/4] (5.96ns)   --->   "%sum_2_6_8 = fadd float %sum_2_6_7, %kval_6_6" [./imgproc.h:55]   --->   Operation 2235 'fadd' 'sum_2_6_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 417 <SV = 416> <Delay = 5.96>
ST_417 : Operation 2236 [1/4] (5.96ns)   --->   "%sum_2_6_8 = fadd float %sum_2_6_7, %kval_6_6" [./imgproc.h:55]   --->   Operation 2236 'fadd' 'sum_2_6_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 418 <SV = 417> <Delay = 5.96>
ST_418 : Operation 2237 [4/4] (5.96ns)   --->   "%sum_2_6_9 = fadd float %sum_2_6_8, %kval_6_5" [./imgproc.h:55]   --->   Operation 2237 'fadd' 'sum_2_6_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 419 <SV = 418> <Delay = 5.96>
ST_419 : Operation 2238 [3/4] (5.96ns)   --->   "%sum_2_6_9 = fadd float %sum_2_6_8, %kval_6_5" [./imgproc.h:55]   --->   Operation 2238 'fadd' 'sum_2_6_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 420 <SV = 419> <Delay = 5.96>
ST_420 : Operation 2239 [2/4] (5.96ns)   --->   "%sum_2_6_9 = fadd float %sum_2_6_8, %kval_6_5" [./imgproc.h:55]   --->   Operation 2239 'fadd' 'sum_2_6_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 421 <SV = 420> <Delay = 5.96>
ST_421 : Operation 2240 [1/4] (5.96ns)   --->   "%sum_2_6_9 = fadd float %sum_2_6_8, %kval_6_5" [./imgproc.h:55]   --->   Operation 2240 'fadd' 'sum_2_6_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 422 <SV = 421> <Delay = 5.96>
ST_422 : Operation 2241 [4/4] (5.96ns)   --->   "%sum_2_6_s = fadd float %sum_2_6_9, %kval_6_4" [./imgproc.h:55]   --->   Operation 2241 'fadd' 'sum_2_6_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 423 <SV = 422> <Delay = 5.96>
ST_423 : Operation 2242 [3/4] (5.96ns)   --->   "%sum_2_6_s = fadd float %sum_2_6_9, %kval_6_4" [./imgproc.h:55]   --->   Operation 2242 'fadd' 'sum_2_6_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 424 <SV = 423> <Delay = 5.96>
ST_424 : Operation 2243 [2/4] (5.96ns)   --->   "%sum_2_6_s = fadd float %sum_2_6_9, %kval_6_4" [./imgproc.h:55]   --->   Operation 2243 'fadd' 'sum_2_6_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 425 <SV = 424> <Delay = 5.96>
ST_425 : Operation 2244 [1/4] (5.96ns)   --->   "%sum_2_6_s = fadd float %sum_2_6_9, %kval_6_4" [./imgproc.h:55]   --->   Operation 2244 'fadd' 'sum_2_6_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 426 <SV = 425> <Delay = 5.96>
ST_426 : Operation 2245 [4/4] (5.96ns)   --->   "%sum_2_6_10 = fadd float %sum_2_6_s, %kval_6_3" [./imgproc.h:55]   --->   Operation 2245 'fadd' 'sum_2_6_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 427 <SV = 426> <Delay = 5.96>
ST_427 : Operation 2246 [3/4] (5.96ns)   --->   "%sum_2_6_10 = fadd float %sum_2_6_s, %kval_6_3" [./imgproc.h:55]   --->   Operation 2246 'fadd' 'sum_2_6_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 428 <SV = 427> <Delay = 5.96>
ST_428 : Operation 2247 [2/4] (5.96ns)   --->   "%sum_2_6_10 = fadd float %sum_2_6_s, %kval_6_3" [./imgproc.h:55]   --->   Operation 2247 'fadd' 'sum_2_6_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 429 <SV = 428> <Delay = 5.96>
ST_429 : Operation 2248 [1/4] (5.96ns)   --->   "%sum_2_6_10 = fadd float %sum_2_6_s, %kval_6_3" [./imgproc.h:55]   --->   Operation 2248 'fadd' 'sum_2_6_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 430 <SV = 429> <Delay = 5.96>
ST_430 : Operation 2249 [4/4] (5.96ns)   --->   "%sum_2_6_11 = fadd float %sum_2_6_10, %kval_6_2" [./imgproc.h:55]   --->   Operation 2249 'fadd' 'sum_2_6_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 431 <SV = 430> <Delay = 5.96>
ST_431 : Operation 2250 [3/4] (5.96ns)   --->   "%sum_2_6_11 = fadd float %sum_2_6_10, %kval_6_2" [./imgproc.h:55]   --->   Operation 2250 'fadd' 'sum_2_6_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 432 <SV = 431> <Delay = 5.96>
ST_432 : Operation 2251 [2/4] (5.96ns)   --->   "%sum_2_6_11 = fadd float %sum_2_6_10, %kval_6_2" [./imgproc.h:55]   --->   Operation 2251 'fadd' 'sum_2_6_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 433 <SV = 432> <Delay = 5.96>
ST_433 : Operation 2252 [1/4] (5.96ns)   --->   "%sum_2_6_11 = fadd float %sum_2_6_10, %kval_6_2" [./imgproc.h:55]   --->   Operation 2252 'fadd' 'sum_2_6_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 434 <SV = 433> <Delay = 5.96>
ST_434 : Operation 2253 [4/4] (5.96ns)   --->   "%sum_2_6_12 = fadd float %sum_2_6_11, %kval_6_1" [./imgproc.h:55]   --->   Operation 2253 'fadd' 'sum_2_6_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 435 <SV = 434> <Delay = 5.96>
ST_435 : Operation 2254 [3/4] (5.96ns)   --->   "%sum_2_6_12 = fadd float %sum_2_6_11, %kval_6_1" [./imgproc.h:55]   --->   Operation 2254 'fadd' 'sum_2_6_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 436 <SV = 435> <Delay = 5.96>
ST_436 : Operation 2255 [2/4] (5.96ns)   --->   "%sum_2_6_12 = fadd float %sum_2_6_11, %kval_6_1" [./imgproc.h:55]   --->   Operation 2255 'fadd' 'sum_2_6_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 437 <SV = 436> <Delay = 5.96>
ST_437 : Operation 2256 [1/4] (5.96ns)   --->   "%sum_2_6_12 = fadd float %sum_2_6_11, %kval_6_1" [./imgproc.h:55]   --->   Operation 2256 'fadd' 'sum_2_6_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 438 <SV = 437> <Delay = 5.96>
ST_438 : Operation 2257 [4/4] (5.96ns)   --->   "%sum_2_6_13 = fadd float %sum_2_6_12, %kval_6_0" [./imgproc.h:55]   --->   Operation 2257 'fadd' 'sum_2_6_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 439 <SV = 438> <Delay = 5.96>
ST_439 : Operation 2258 [3/4] (5.96ns)   --->   "%sum_2_6_13 = fadd float %sum_2_6_12, %kval_6_0" [./imgproc.h:55]   --->   Operation 2258 'fadd' 'sum_2_6_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 440 <SV = 439> <Delay = 5.96>
ST_440 : Operation 2259 [2/4] (5.96ns)   --->   "%sum_2_6_13 = fadd float %sum_2_6_12, %kval_6_0" [./imgproc.h:55]   --->   Operation 2259 'fadd' 'sum_2_6_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 441 <SV = 440> <Delay = 5.96>
ST_441 : Operation 2260 [1/4] (5.96ns)   --->   "%sum_2_6_13 = fadd float %sum_2_6_12, %kval_6_0" [./imgproc.h:55]   --->   Operation 2260 'fadd' 'sum_2_6_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 442 <SV = 441> <Delay = 5.96>
ST_442 : Operation 2261 [4/4] (5.96ns)   --->   "%sum_2_7 = fadd float %sum_2_6_13, %kval_7_0" [./imgproc.h:55]   --->   Operation 2261 'fadd' 'sum_2_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 443 <SV = 442> <Delay = 5.96>
ST_443 : Operation 2262 [3/4] (5.96ns)   --->   "%sum_2_7 = fadd float %sum_2_6_13, %kval_7_0" [./imgproc.h:55]   --->   Operation 2262 'fadd' 'sum_2_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 444 <SV = 443> <Delay = 5.96>
ST_444 : Operation 2263 [2/4] (5.96ns)   --->   "%sum_2_7 = fadd float %sum_2_6_13, %kval_7_0" [./imgproc.h:55]   --->   Operation 2263 'fadd' 'sum_2_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 445 <SV = 444> <Delay = 5.96>
ST_445 : Operation 2264 [1/4] (5.96ns)   --->   "%sum_2_7 = fadd float %sum_2_6_13, %kval_7_0" [./imgproc.h:55]   --->   Operation 2264 'fadd' 'sum_2_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 446 <SV = 445> <Delay = 5.96>
ST_446 : Operation 2265 [4/4] (5.96ns)   --->   "%sum_2_7_1 = fadd float %sum_2_7, %kval_7_1" [./imgproc.h:55]   --->   Operation 2265 'fadd' 'sum_2_7_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 447 <SV = 446> <Delay = 5.96>
ST_447 : Operation 2266 [3/4] (5.96ns)   --->   "%sum_2_7_1 = fadd float %sum_2_7, %kval_7_1" [./imgproc.h:55]   --->   Operation 2266 'fadd' 'sum_2_7_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 448 <SV = 447> <Delay = 5.96>
ST_448 : Operation 2267 [2/4] (5.96ns)   --->   "%sum_2_7_1 = fadd float %sum_2_7, %kval_7_1" [./imgproc.h:55]   --->   Operation 2267 'fadd' 'sum_2_7_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 449 <SV = 448> <Delay = 5.96>
ST_449 : Operation 2268 [1/4] (5.96ns)   --->   "%sum_2_7_1 = fadd float %sum_2_7, %kval_7_1" [./imgproc.h:55]   --->   Operation 2268 'fadd' 'sum_2_7_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 450 <SV = 449> <Delay = 5.96>
ST_450 : Operation 2269 [4/4] (5.96ns)   --->   "%sum_2_7_2 = fadd float %sum_2_7_1, %kval_7_2" [./imgproc.h:55]   --->   Operation 2269 'fadd' 'sum_2_7_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 451 <SV = 450> <Delay = 5.96>
ST_451 : Operation 2270 [3/4] (5.96ns)   --->   "%sum_2_7_2 = fadd float %sum_2_7_1, %kval_7_2" [./imgproc.h:55]   --->   Operation 2270 'fadd' 'sum_2_7_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 452 <SV = 451> <Delay = 5.96>
ST_452 : Operation 2271 [2/4] (5.96ns)   --->   "%sum_2_7_2 = fadd float %sum_2_7_1, %kval_7_2" [./imgproc.h:55]   --->   Operation 2271 'fadd' 'sum_2_7_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 453 <SV = 452> <Delay = 5.96>
ST_453 : Operation 2272 [1/4] (5.96ns)   --->   "%sum_2_7_2 = fadd float %sum_2_7_1, %kval_7_2" [./imgproc.h:55]   --->   Operation 2272 'fadd' 'sum_2_7_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 454 <SV = 453> <Delay = 5.96>
ST_454 : Operation 2273 [4/4] (5.96ns)   --->   "%sum_2_7_3 = fadd float %sum_2_7_2, %kval_7_3" [./imgproc.h:55]   --->   Operation 2273 'fadd' 'sum_2_7_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 455 <SV = 454> <Delay = 5.96>
ST_455 : Operation 2274 [3/4] (5.96ns)   --->   "%sum_2_7_3 = fadd float %sum_2_7_2, %kval_7_3" [./imgproc.h:55]   --->   Operation 2274 'fadd' 'sum_2_7_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 456 <SV = 455> <Delay = 5.96>
ST_456 : Operation 2275 [2/4] (5.96ns)   --->   "%sum_2_7_3 = fadd float %sum_2_7_2, %kval_7_3" [./imgproc.h:55]   --->   Operation 2275 'fadd' 'sum_2_7_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 457 <SV = 456> <Delay = 5.96>
ST_457 : Operation 2276 [1/4] (5.96ns)   --->   "%sum_2_7_3 = fadd float %sum_2_7_2, %kval_7_3" [./imgproc.h:55]   --->   Operation 2276 'fadd' 'sum_2_7_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 458 <SV = 457> <Delay = 5.96>
ST_458 : Operation 2277 [4/4] (5.96ns)   --->   "%sum_2_7_4 = fadd float %sum_2_7_3, %kval_7_4" [./imgproc.h:55]   --->   Operation 2277 'fadd' 'sum_2_7_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 459 <SV = 458> <Delay = 5.96>
ST_459 : Operation 2278 [3/4] (5.96ns)   --->   "%sum_2_7_4 = fadd float %sum_2_7_3, %kval_7_4" [./imgproc.h:55]   --->   Operation 2278 'fadd' 'sum_2_7_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 460 <SV = 459> <Delay = 5.96>
ST_460 : Operation 2279 [2/4] (5.96ns)   --->   "%sum_2_7_4 = fadd float %sum_2_7_3, %kval_7_4" [./imgproc.h:55]   --->   Operation 2279 'fadd' 'sum_2_7_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 461 <SV = 460> <Delay = 5.96>
ST_461 : Operation 2280 [1/4] (5.96ns)   --->   "%sum_2_7_4 = fadd float %sum_2_7_3, %kval_7_4" [./imgproc.h:55]   --->   Operation 2280 'fadd' 'sum_2_7_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 462 <SV = 461> <Delay = 5.96>
ST_462 : Operation 2281 [4/4] (5.96ns)   --->   "%sum_2_7_5 = fadd float %sum_2_7_4, %kval_7_5" [./imgproc.h:55]   --->   Operation 2281 'fadd' 'sum_2_7_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 463 <SV = 462> <Delay = 5.96>
ST_463 : Operation 2282 [3/4] (5.96ns)   --->   "%sum_2_7_5 = fadd float %sum_2_7_4, %kval_7_5" [./imgproc.h:55]   --->   Operation 2282 'fadd' 'sum_2_7_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 464 <SV = 463> <Delay = 5.96>
ST_464 : Operation 2283 [2/4] (5.96ns)   --->   "%sum_2_7_5 = fadd float %sum_2_7_4, %kval_7_5" [./imgproc.h:55]   --->   Operation 2283 'fadd' 'sum_2_7_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 465 <SV = 464> <Delay = 5.96>
ST_465 : Operation 2284 [1/4] (5.96ns)   --->   "%sum_2_7_5 = fadd float %sum_2_7_4, %kval_7_5" [./imgproc.h:55]   --->   Operation 2284 'fadd' 'sum_2_7_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 466 <SV = 465> <Delay = 5.96>
ST_466 : Operation 2285 [4/4] (5.96ns)   --->   "%sum_2_7_6 = fadd float %sum_2_7_5, %kval_7_6" [./imgproc.h:55]   --->   Operation 2285 'fadd' 'sum_2_7_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 467 <SV = 466> <Delay = 5.96>
ST_467 : Operation 2286 [3/4] (5.96ns)   --->   "%sum_2_7_6 = fadd float %sum_2_7_5, %kval_7_6" [./imgproc.h:55]   --->   Operation 2286 'fadd' 'sum_2_7_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 468 <SV = 467> <Delay = 5.96>
ST_468 : Operation 2287 [2/4] (5.96ns)   --->   "%sum_2_7_6 = fadd float %sum_2_7_5, %kval_7_6" [./imgproc.h:55]   --->   Operation 2287 'fadd' 'sum_2_7_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 469 <SV = 468> <Delay = 5.96>
ST_469 : Operation 2288 [1/4] (5.96ns)   --->   "%sum_2_7_6 = fadd float %sum_2_7_5, %kval_7_6" [./imgproc.h:55]   --->   Operation 2288 'fadd' 'sum_2_7_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 470 <SV = 469> <Delay = 5.96>
ST_470 : Operation 2289 [4/4] (5.96ns)   --->   "%sum_2_7_7 = fadd float %sum_2_7_6, %kval_7_7" [./imgproc.h:55]   --->   Operation 2289 'fadd' 'sum_2_7_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 471 <SV = 470> <Delay = 5.96>
ST_471 : Operation 2290 [3/4] (5.96ns)   --->   "%sum_2_7_7 = fadd float %sum_2_7_6, %kval_7_7" [./imgproc.h:55]   --->   Operation 2290 'fadd' 'sum_2_7_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 472 <SV = 471> <Delay = 5.96>
ST_472 : Operation 2291 [2/4] (5.96ns)   --->   "%sum_2_7_7 = fadd float %sum_2_7_6, %kval_7_7" [./imgproc.h:55]   --->   Operation 2291 'fadd' 'sum_2_7_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 473 <SV = 472> <Delay = 5.96>
ST_473 : Operation 2292 [1/4] (5.96ns)   --->   "%sum_2_7_7 = fadd float %sum_2_7_6, %kval_7_7" [./imgproc.h:55]   --->   Operation 2292 'fadd' 'sum_2_7_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 474 <SV = 473> <Delay = 5.96>
ST_474 : Operation 2293 [4/4] (5.96ns)   --->   "%sum_2_7_8 = fadd float %sum_2_7_7, %kval_7_6" [./imgproc.h:55]   --->   Operation 2293 'fadd' 'sum_2_7_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 475 <SV = 474> <Delay = 5.96>
ST_475 : Operation 2294 [3/4] (5.96ns)   --->   "%sum_2_7_8 = fadd float %sum_2_7_7, %kval_7_6" [./imgproc.h:55]   --->   Operation 2294 'fadd' 'sum_2_7_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 476 <SV = 475> <Delay = 5.96>
ST_476 : Operation 2295 [2/4] (5.96ns)   --->   "%sum_2_7_8 = fadd float %sum_2_7_7, %kval_7_6" [./imgproc.h:55]   --->   Operation 2295 'fadd' 'sum_2_7_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 477 <SV = 476> <Delay = 5.96>
ST_477 : Operation 2296 [1/4] (5.96ns)   --->   "%sum_2_7_8 = fadd float %sum_2_7_7, %kval_7_6" [./imgproc.h:55]   --->   Operation 2296 'fadd' 'sum_2_7_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 478 <SV = 477> <Delay = 5.96>
ST_478 : Operation 2297 [4/4] (5.96ns)   --->   "%sum_2_7_9 = fadd float %sum_2_7_8, %kval_7_5" [./imgproc.h:55]   --->   Operation 2297 'fadd' 'sum_2_7_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 479 <SV = 478> <Delay = 5.96>
ST_479 : Operation 2298 [3/4] (5.96ns)   --->   "%sum_2_7_9 = fadd float %sum_2_7_8, %kval_7_5" [./imgproc.h:55]   --->   Operation 2298 'fadd' 'sum_2_7_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 480 <SV = 479> <Delay = 5.96>
ST_480 : Operation 2299 [2/4] (5.96ns)   --->   "%sum_2_7_9 = fadd float %sum_2_7_8, %kval_7_5" [./imgproc.h:55]   --->   Operation 2299 'fadd' 'sum_2_7_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 481 <SV = 480> <Delay = 5.96>
ST_481 : Operation 2300 [1/4] (5.96ns)   --->   "%sum_2_7_9 = fadd float %sum_2_7_8, %kval_7_5" [./imgproc.h:55]   --->   Operation 2300 'fadd' 'sum_2_7_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 482 <SV = 481> <Delay = 5.96>
ST_482 : Operation 2301 [4/4] (5.96ns)   --->   "%sum_2_7_s = fadd float %sum_2_7_9, %kval_7_4" [./imgproc.h:55]   --->   Operation 2301 'fadd' 'sum_2_7_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 483 <SV = 482> <Delay = 5.96>
ST_483 : Operation 2302 [3/4] (5.96ns)   --->   "%sum_2_7_s = fadd float %sum_2_7_9, %kval_7_4" [./imgproc.h:55]   --->   Operation 2302 'fadd' 'sum_2_7_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 484 <SV = 483> <Delay = 5.96>
ST_484 : Operation 2303 [2/4] (5.96ns)   --->   "%sum_2_7_s = fadd float %sum_2_7_9, %kval_7_4" [./imgproc.h:55]   --->   Operation 2303 'fadd' 'sum_2_7_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 485 <SV = 484> <Delay = 5.96>
ST_485 : Operation 2304 [1/4] (5.96ns)   --->   "%sum_2_7_s = fadd float %sum_2_7_9, %kval_7_4" [./imgproc.h:55]   --->   Operation 2304 'fadd' 'sum_2_7_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 486 <SV = 485> <Delay = 5.96>
ST_486 : Operation 2305 [4/4] (5.96ns)   --->   "%sum_2_7_10 = fadd float %sum_2_7_s, %kval_7_3" [./imgproc.h:55]   --->   Operation 2305 'fadd' 'sum_2_7_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 487 <SV = 486> <Delay = 5.96>
ST_487 : Operation 2306 [3/4] (5.96ns)   --->   "%sum_2_7_10 = fadd float %sum_2_7_s, %kval_7_3" [./imgproc.h:55]   --->   Operation 2306 'fadd' 'sum_2_7_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 488 <SV = 487> <Delay = 5.96>
ST_488 : Operation 2307 [2/4] (5.96ns)   --->   "%sum_2_7_10 = fadd float %sum_2_7_s, %kval_7_3" [./imgproc.h:55]   --->   Operation 2307 'fadd' 'sum_2_7_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 489 <SV = 488> <Delay = 5.96>
ST_489 : Operation 2308 [1/4] (5.96ns)   --->   "%sum_2_7_10 = fadd float %sum_2_7_s, %kval_7_3" [./imgproc.h:55]   --->   Operation 2308 'fadd' 'sum_2_7_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 490 <SV = 489> <Delay = 5.96>
ST_490 : Operation 2309 [4/4] (5.96ns)   --->   "%sum_2_7_11 = fadd float %sum_2_7_10, %kval_7_2" [./imgproc.h:55]   --->   Operation 2309 'fadd' 'sum_2_7_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 491 <SV = 490> <Delay = 5.96>
ST_491 : Operation 2310 [3/4] (5.96ns)   --->   "%sum_2_7_11 = fadd float %sum_2_7_10, %kval_7_2" [./imgproc.h:55]   --->   Operation 2310 'fadd' 'sum_2_7_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 492 <SV = 491> <Delay = 5.96>
ST_492 : Operation 2311 [2/4] (5.96ns)   --->   "%sum_2_7_11 = fadd float %sum_2_7_10, %kval_7_2" [./imgproc.h:55]   --->   Operation 2311 'fadd' 'sum_2_7_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 493 <SV = 492> <Delay = 5.96>
ST_493 : Operation 2312 [1/4] (5.96ns)   --->   "%sum_2_7_11 = fadd float %sum_2_7_10, %kval_7_2" [./imgproc.h:55]   --->   Operation 2312 'fadd' 'sum_2_7_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 494 <SV = 493> <Delay = 5.96>
ST_494 : Operation 2313 [4/4] (5.96ns)   --->   "%sum_2_7_12 = fadd float %sum_2_7_11, %kval_7_1" [./imgproc.h:55]   --->   Operation 2313 'fadd' 'sum_2_7_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 495 <SV = 494> <Delay = 5.96>
ST_495 : Operation 2314 [3/4] (5.96ns)   --->   "%sum_2_7_12 = fadd float %sum_2_7_11, %kval_7_1" [./imgproc.h:55]   --->   Operation 2314 'fadd' 'sum_2_7_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 496 <SV = 495> <Delay = 5.96>
ST_496 : Operation 2315 [2/4] (5.96ns)   --->   "%sum_2_7_12 = fadd float %sum_2_7_11, %kval_7_1" [./imgproc.h:55]   --->   Operation 2315 'fadd' 'sum_2_7_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 497 <SV = 496> <Delay = 5.96>
ST_497 : Operation 2316 [1/4] (5.96ns)   --->   "%sum_2_7_12 = fadd float %sum_2_7_11, %kval_7_1" [./imgproc.h:55]   --->   Operation 2316 'fadd' 'sum_2_7_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 498 <SV = 497> <Delay = 5.96>
ST_498 : Operation 2317 [4/4] (5.96ns)   --->   "%sum_2_7_13 = fadd float %sum_2_7_12, %kval_7_0" [./imgproc.h:55]   --->   Operation 2317 'fadd' 'sum_2_7_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 499 <SV = 498> <Delay = 5.96>
ST_499 : Operation 2318 [3/4] (5.96ns)   --->   "%sum_2_7_13 = fadd float %sum_2_7_12, %kval_7_0" [./imgproc.h:55]   --->   Operation 2318 'fadd' 'sum_2_7_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 500 <SV = 499> <Delay = 5.96>
ST_500 : Operation 2319 [2/4] (5.96ns)   --->   "%sum_2_7_13 = fadd float %sum_2_7_12, %kval_7_0" [./imgproc.h:55]   --->   Operation 2319 'fadd' 'sum_2_7_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 501 <SV = 500> <Delay = 5.96>
ST_501 : Operation 2320 [1/4] (5.96ns)   --->   "%sum_2_7_13 = fadd float %sum_2_7_12, %kval_7_0" [./imgproc.h:55]   --->   Operation 2320 'fadd' 'sum_2_7_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 502 <SV = 501> <Delay = 5.96>
ST_502 : Operation 2321 [4/4] (5.96ns)   --->   "%sum_2_8 = fadd float %sum_2_7_13, %kval_6_0" [./imgproc.h:55]   --->   Operation 2321 'fadd' 'sum_2_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 503 <SV = 502> <Delay = 5.96>
ST_503 : Operation 2322 [3/4] (5.96ns)   --->   "%sum_2_8 = fadd float %sum_2_7_13, %kval_6_0" [./imgproc.h:55]   --->   Operation 2322 'fadd' 'sum_2_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 504 <SV = 503> <Delay = 5.96>
ST_504 : Operation 2323 [2/4] (5.96ns)   --->   "%sum_2_8 = fadd float %sum_2_7_13, %kval_6_0" [./imgproc.h:55]   --->   Operation 2323 'fadd' 'sum_2_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 505 <SV = 504> <Delay = 5.96>
ST_505 : Operation 2324 [1/4] (5.96ns)   --->   "%sum_2_8 = fadd float %sum_2_7_13, %kval_6_0" [./imgproc.h:55]   --->   Operation 2324 'fadd' 'sum_2_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 506 <SV = 505> <Delay = 5.96>
ST_506 : Operation 2325 [4/4] (5.96ns)   --->   "%sum_2_8_1 = fadd float %sum_2_8, %kval_6_1" [./imgproc.h:55]   --->   Operation 2325 'fadd' 'sum_2_8_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 507 <SV = 506> <Delay = 5.96>
ST_507 : Operation 2326 [3/4] (5.96ns)   --->   "%sum_2_8_1 = fadd float %sum_2_8, %kval_6_1" [./imgproc.h:55]   --->   Operation 2326 'fadd' 'sum_2_8_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 508 <SV = 507> <Delay = 5.96>
ST_508 : Operation 2327 [2/4] (5.96ns)   --->   "%sum_2_8_1 = fadd float %sum_2_8, %kval_6_1" [./imgproc.h:55]   --->   Operation 2327 'fadd' 'sum_2_8_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 509 <SV = 508> <Delay = 5.96>
ST_509 : Operation 2328 [1/4] (5.96ns)   --->   "%sum_2_8_1 = fadd float %sum_2_8, %kval_6_1" [./imgproc.h:55]   --->   Operation 2328 'fadd' 'sum_2_8_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 510 <SV = 509> <Delay = 5.96>
ST_510 : Operation 2329 [4/4] (5.96ns)   --->   "%sum_2_8_2 = fadd float %sum_2_8_1, %kval_6_2" [./imgproc.h:55]   --->   Operation 2329 'fadd' 'sum_2_8_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 511 <SV = 510> <Delay = 5.96>
ST_511 : Operation 2330 [3/4] (5.96ns)   --->   "%sum_2_8_2 = fadd float %sum_2_8_1, %kval_6_2" [./imgproc.h:55]   --->   Operation 2330 'fadd' 'sum_2_8_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 512 <SV = 511> <Delay = 5.96>
ST_512 : Operation 2331 [2/4] (5.96ns)   --->   "%sum_2_8_2 = fadd float %sum_2_8_1, %kval_6_2" [./imgproc.h:55]   --->   Operation 2331 'fadd' 'sum_2_8_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 513 <SV = 512> <Delay = 5.96>
ST_513 : Operation 2332 [1/4] (5.96ns)   --->   "%sum_2_8_2 = fadd float %sum_2_8_1, %kval_6_2" [./imgproc.h:55]   --->   Operation 2332 'fadd' 'sum_2_8_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 514 <SV = 513> <Delay = 5.96>
ST_514 : Operation 2333 [4/4] (5.96ns)   --->   "%sum_2_8_3 = fadd float %sum_2_8_2, %kval_6_3" [./imgproc.h:55]   --->   Operation 2333 'fadd' 'sum_2_8_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 515 <SV = 514> <Delay = 5.96>
ST_515 : Operation 2334 [3/4] (5.96ns)   --->   "%sum_2_8_3 = fadd float %sum_2_8_2, %kval_6_3" [./imgproc.h:55]   --->   Operation 2334 'fadd' 'sum_2_8_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 516 <SV = 515> <Delay = 5.96>
ST_516 : Operation 2335 [2/4] (5.96ns)   --->   "%sum_2_8_3 = fadd float %sum_2_8_2, %kval_6_3" [./imgproc.h:55]   --->   Operation 2335 'fadd' 'sum_2_8_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 517 <SV = 516> <Delay = 5.96>
ST_517 : Operation 2336 [1/4] (5.96ns)   --->   "%sum_2_8_3 = fadd float %sum_2_8_2, %kval_6_3" [./imgproc.h:55]   --->   Operation 2336 'fadd' 'sum_2_8_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 518 <SV = 517> <Delay = 5.96>
ST_518 : Operation 2337 [4/4] (5.96ns)   --->   "%sum_2_8_4 = fadd float %sum_2_8_3, %kval_6_4" [./imgproc.h:55]   --->   Operation 2337 'fadd' 'sum_2_8_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 519 <SV = 518> <Delay = 5.96>
ST_519 : Operation 2338 [3/4] (5.96ns)   --->   "%sum_2_8_4 = fadd float %sum_2_8_3, %kval_6_4" [./imgproc.h:55]   --->   Operation 2338 'fadd' 'sum_2_8_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 520 <SV = 519> <Delay = 5.96>
ST_520 : Operation 2339 [2/4] (5.96ns)   --->   "%sum_2_8_4 = fadd float %sum_2_8_3, %kval_6_4" [./imgproc.h:55]   --->   Operation 2339 'fadd' 'sum_2_8_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 521 <SV = 520> <Delay = 5.96>
ST_521 : Operation 2340 [1/4] (5.96ns)   --->   "%sum_2_8_4 = fadd float %sum_2_8_3, %kval_6_4" [./imgproc.h:55]   --->   Operation 2340 'fadd' 'sum_2_8_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 522 <SV = 521> <Delay = 5.96>
ST_522 : Operation 2341 [4/4] (5.96ns)   --->   "%sum_2_8_5 = fadd float %sum_2_8_4, %kval_6_5" [./imgproc.h:55]   --->   Operation 2341 'fadd' 'sum_2_8_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 523 <SV = 522> <Delay = 5.96>
ST_523 : Operation 2342 [3/4] (5.96ns)   --->   "%sum_2_8_5 = fadd float %sum_2_8_4, %kval_6_5" [./imgproc.h:55]   --->   Operation 2342 'fadd' 'sum_2_8_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 524 <SV = 523> <Delay = 5.96>
ST_524 : Operation 2343 [2/4] (5.96ns)   --->   "%sum_2_8_5 = fadd float %sum_2_8_4, %kval_6_5" [./imgproc.h:55]   --->   Operation 2343 'fadd' 'sum_2_8_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 525 <SV = 524> <Delay = 5.96>
ST_525 : Operation 2344 [1/4] (5.96ns)   --->   "%sum_2_8_5 = fadd float %sum_2_8_4, %kval_6_5" [./imgproc.h:55]   --->   Operation 2344 'fadd' 'sum_2_8_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 526 <SV = 525> <Delay = 5.96>
ST_526 : Operation 2345 [4/4] (5.96ns)   --->   "%sum_2_8_6 = fadd float %sum_2_8_5, %kval_6_6" [./imgproc.h:55]   --->   Operation 2345 'fadd' 'sum_2_8_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 527 <SV = 526> <Delay = 5.96>
ST_527 : Operation 2346 [3/4] (5.96ns)   --->   "%sum_2_8_6 = fadd float %sum_2_8_5, %kval_6_6" [./imgproc.h:55]   --->   Operation 2346 'fadd' 'sum_2_8_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 528 <SV = 527> <Delay = 5.96>
ST_528 : Operation 2347 [2/4] (5.96ns)   --->   "%sum_2_8_6 = fadd float %sum_2_8_5, %kval_6_6" [./imgproc.h:55]   --->   Operation 2347 'fadd' 'sum_2_8_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 529 <SV = 528> <Delay = 5.96>
ST_529 : Operation 2348 [1/4] (5.96ns)   --->   "%sum_2_8_6 = fadd float %sum_2_8_5, %kval_6_6" [./imgproc.h:55]   --->   Operation 2348 'fadd' 'sum_2_8_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 530 <SV = 529> <Delay = 5.96>
ST_530 : Operation 2349 [4/4] (5.96ns)   --->   "%sum_2_8_7 = fadd float %sum_2_8_6, %kval_6_7" [./imgproc.h:55]   --->   Operation 2349 'fadd' 'sum_2_8_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 531 <SV = 530> <Delay = 5.96>
ST_531 : Operation 2350 [3/4] (5.96ns)   --->   "%sum_2_8_7 = fadd float %sum_2_8_6, %kval_6_7" [./imgproc.h:55]   --->   Operation 2350 'fadd' 'sum_2_8_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 532 <SV = 531> <Delay = 5.96>
ST_532 : Operation 2351 [2/4] (5.96ns)   --->   "%sum_2_8_7 = fadd float %sum_2_8_6, %kval_6_7" [./imgproc.h:55]   --->   Operation 2351 'fadd' 'sum_2_8_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 533 <SV = 532> <Delay = 5.96>
ST_533 : Operation 2352 [1/4] (5.96ns)   --->   "%sum_2_8_7 = fadd float %sum_2_8_6, %kval_6_7" [./imgproc.h:55]   --->   Operation 2352 'fadd' 'sum_2_8_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 534 <SV = 533> <Delay = 5.96>
ST_534 : Operation 2353 [4/4] (5.96ns)   --->   "%sum_2_8_8 = fadd float %sum_2_8_7, %kval_6_6" [./imgproc.h:55]   --->   Operation 2353 'fadd' 'sum_2_8_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 535 <SV = 534> <Delay = 5.96>
ST_535 : Operation 2354 [3/4] (5.96ns)   --->   "%sum_2_8_8 = fadd float %sum_2_8_7, %kval_6_6" [./imgproc.h:55]   --->   Operation 2354 'fadd' 'sum_2_8_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 536 <SV = 535> <Delay = 5.96>
ST_536 : Operation 2355 [2/4] (5.96ns)   --->   "%sum_2_8_8 = fadd float %sum_2_8_7, %kval_6_6" [./imgproc.h:55]   --->   Operation 2355 'fadd' 'sum_2_8_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 537 <SV = 536> <Delay = 5.96>
ST_537 : Operation 2356 [1/4] (5.96ns)   --->   "%sum_2_8_8 = fadd float %sum_2_8_7, %kval_6_6" [./imgproc.h:55]   --->   Operation 2356 'fadd' 'sum_2_8_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 538 <SV = 537> <Delay = 5.96>
ST_538 : Operation 2357 [4/4] (5.96ns)   --->   "%sum_2_8_9 = fadd float %sum_2_8_8, %kval_6_5" [./imgproc.h:55]   --->   Operation 2357 'fadd' 'sum_2_8_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 539 <SV = 538> <Delay = 5.96>
ST_539 : Operation 2358 [3/4] (5.96ns)   --->   "%sum_2_8_9 = fadd float %sum_2_8_8, %kval_6_5" [./imgproc.h:55]   --->   Operation 2358 'fadd' 'sum_2_8_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 540 <SV = 539> <Delay = 5.96>
ST_540 : Operation 2359 [2/4] (5.96ns)   --->   "%sum_2_8_9 = fadd float %sum_2_8_8, %kval_6_5" [./imgproc.h:55]   --->   Operation 2359 'fadd' 'sum_2_8_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 541 <SV = 540> <Delay = 5.96>
ST_541 : Operation 2360 [1/4] (5.96ns)   --->   "%sum_2_8_9 = fadd float %sum_2_8_8, %kval_6_5" [./imgproc.h:55]   --->   Operation 2360 'fadd' 'sum_2_8_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 542 <SV = 541> <Delay = 5.96>
ST_542 : Operation 2361 [4/4] (5.96ns)   --->   "%sum_2_8_s = fadd float %sum_2_8_9, %kval_6_4" [./imgproc.h:55]   --->   Operation 2361 'fadd' 'sum_2_8_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 543 <SV = 542> <Delay = 5.96>
ST_543 : Operation 2362 [3/4] (5.96ns)   --->   "%sum_2_8_s = fadd float %sum_2_8_9, %kval_6_4" [./imgproc.h:55]   --->   Operation 2362 'fadd' 'sum_2_8_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 544 <SV = 543> <Delay = 5.96>
ST_544 : Operation 2363 [2/4] (5.96ns)   --->   "%sum_2_8_s = fadd float %sum_2_8_9, %kval_6_4" [./imgproc.h:55]   --->   Operation 2363 'fadd' 'sum_2_8_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 545 <SV = 544> <Delay = 5.96>
ST_545 : Operation 2364 [1/4] (5.96ns)   --->   "%sum_2_8_s = fadd float %sum_2_8_9, %kval_6_4" [./imgproc.h:55]   --->   Operation 2364 'fadd' 'sum_2_8_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 546 <SV = 545> <Delay = 5.96>
ST_546 : Operation 2365 [4/4] (5.96ns)   --->   "%sum_2_8_10 = fadd float %sum_2_8_s, %kval_6_3" [./imgproc.h:55]   --->   Operation 2365 'fadd' 'sum_2_8_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 547 <SV = 546> <Delay = 5.96>
ST_547 : Operation 2366 [3/4] (5.96ns)   --->   "%sum_2_8_10 = fadd float %sum_2_8_s, %kval_6_3" [./imgproc.h:55]   --->   Operation 2366 'fadd' 'sum_2_8_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 548 <SV = 547> <Delay = 5.96>
ST_548 : Operation 2367 [2/4] (5.96ns)   --->   "%sum_2_8_10 = fadd float %sum_2_8_s, %kval_6_3" [./imgproc.h:55]   --->   Operation 2367 'fadd' 'sum_2_8_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 549 <SV = 548> <Delay = 5.96>
ST_549 : Operation 2368 [1/4] (5.96ns)   --->   "%sum_2_8_10 = fadd float %sum_2_8_s, %kval_6_3" [./imgproc.h:55]   --->   Operation 2368 'fadd' 'sum_2_8_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 550 <SV = 549> <Delay = 5.96>
ST_550 : Operation 2369 [4/4] (5.96ns)   --->   "%sum_2_8_11 = fadd float %sum_2_8_10, %kval_6_2" [./imgproc.h:55]   --->   Operation 2369 'fadd' 'sum_2_8_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 551 <SV = 550> <Delay = 5.96>
ST_551 : Operation 2370 [3/4] (5.96ns)   --->   "%sum_2_8_11 = fadd float %sum_2_8_10, %kval_6_2" [./imgproc.h:55]   --->   Operation 2370 'fadd' 'sum_2_8_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 552 <SV = 551> <Delay = 5.96>
ST_552 : Operation 2371 [2/4] (5.96ns)   --->   "%sum_2_8_11 = fadd float %sum_2_8_10, %kval_6_2" [./imgproc.h:55]   --->   Operation 2371 'fadd' 'sum_2_8_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 553 <SV = 552> <Delay = 5.96>
ST_553 : Operation 2372 [1/4] (5.96ns)   --->   "%sum_2_8_11 = fadd float %sum_2_8_10, %kval_6_2" [./imgproc.h:55]   --->   Operation 2372 'fadd' 'sum_2_8_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 554 <SV = 553> <Delay = 5.96>
ST_554 : Operation 2373 [4/4] (5.96ns)   --->   "%sum_2_8_12 = fadd float %sum_2_8_11, %kval_6_1" [./imgproc.h:55]   --->   Operation 2373 'fadd' 'sum_2_8_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 555 <SV = 554> <Delay = 5.96>
ST_555 : Operation 2374 [3/4] (5.96ns)   --->   "%sum_2_8_12 = fadd float %sum_2_8_11, %kval_6_1" [./imgproc.h:55]   --->   Operation 2374 'fadd' 'sum_2_8_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 556 <SV = 555> <Delay = 5.96>
ST_556 : Operation 2375 [2/4] (5.96ns)   --->   "%sum_2_8_12 = fadd float %sum_2_8_11, %kval_6_1" [./imgproc.h:55]   --->   Operation 2375 'fadd' 'sum_2_8_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 557 <SV = 556> <Delay = 5.96>
ST_557 : Operation 2376 [1/4] (5.96ns)   --->   "%sum_2_8_12 = fadd float %sum_2_8_11, %kval_6_1" [./imgproc.h:55]   --->   Operation 2376 'fadd' 'sum_2_8_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 558 <SV = 557> <Delay = 5.96>
ST_558 : Operation 2377 [4/4] (5.96ns)   --->   "%sum_2_8_13 = fadd float %sum_2_8_12, %kval_6_0" [./imgproc.h:55]   --->   Operation 2377 'fadd' 'sum_2_8_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 559 <SV = 558> <Delay = 5.96>
ST_559 : Operation 2378 [3/4] (5.96ns)   --->   "%sum_2_8_13 = fadd float %sum_2_8_12, %kval_6_0" [./imgproc.h:55]   --->   Operation 2378 'fadd' 'sum_2_8_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 560 <SV = 559> <Delay = 5.96>
ST_560 : Operation 2379 [2/4] (5.96ns)   --->   "%sum_2_8_13 = fadd float %sum_2_8_12, %kval_6_0" [./imgproc.h:55]   --->   Operation 2379 'fadd' 'sum_2_8_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 561 <SV = 560> <Delay = 5.96>
ST_561 : Operation 2380 [1/4] (5.96ns)   --->   "%sum_2_8_13 = fadd float %sum_2_8_12, %kval_6_0" [./imgproc.h:55]   --->   Operation 2380 'fadd' 'sum_2_8_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 562 <SV = 561> <Delay = 5.96>
ST_562 : Operation 2381 [4/4] (5.96ns)   --->   "%sum_2_9 = fadd float %sum_2_8_13, %kval_5_0" [./imgproc.h:55]   --->   Operation 2381 'fadd' 'sum_2_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 563 <SV = 562> <Delay = 5.96>
ST_563 : Operation 2382 [3/4] (5.96ns)   --->   "%sum_2_9 = fadd float %sum_2_8_13, %kval_5_0" [./imgproc.h:55]   --->   Operation 2382 'fadd' 'sum_2_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 564 <SV = 563> <Delay = 5.96>
ST_564 : Operation 2383 [2/4] (5.96ns)   --->   "%sum_2_9 = fadd float %sum_2_8_13, %kval_5_0" [./imgproc.h:55]   --->   Operation 2383 'fadd' 'sum_2_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 565 <SV = 564> <Delay = 5.96>
ST_565 : Operation 2384 [1/4] (5.96ns)   --->   "%sum_2_9 = fadd float %sum_2_8_13, %kval_5_0" [./imgproc.h:55]   --->   Operation 2384 'fadd' 'sum_2_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 566 <SV = 565> <Delay = 5.96>
ST_566 : Operation 2385 [4/4] (5.96ns)   --->   "%sum_2_9_1 = fadd float %sum_2_9, %kval_5_1" [./imgproc.h:55]   --->   Operation 2385 'fadd' 'sum_2_9_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 567 <SV = 566> <Delay = 5.96>
ST_567 : Operation 2386 [3/4] (5.96ns)   --->   "%sum_2_9_1 = fadd float %sum_2_9, %kval_5_1" [./imgproc.h:55]   --->   Operation 2386 'fadd' 'sum_2_9_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 568 <SV = 567> <Delay = 5.96>
ST_568 : Operation 2387 [2/4] (5.96ns)   --->   "%sum_2_9_1 = fadd float %sum_2_9, %kval_5_1" [./imgproc.h:55]   --->   Operation 2387 'fadd' 'sum_2_9_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 569 <SV = 568> <Delay = 5.96>
ST_569 : Operation 2388 [1/4] (5.96ns)   --->   "%sum_2_9_1 = fadd float %sum_2_9, %kval_5_1" [./imgproc.h:55]   --->   Operation 2388 'fadd' 'sum_2_9_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 570 <SV = 569> <Delay = 5.96>
ST_570 : Operation 2389 [4/4] (5.96ns)   --->   "%sum_2_9_2 = fadd float %sum_2_9_1, %kval_5_2" [./imgproc.h:55]   --->   Operation 2389 'fadd' 'sum_2_9_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 571 <SV = 570> <Delay = 5.96>
ST_571 : Operation 2390 [3/4] (5.96ns)   --->   "%sum_2_9_2 = fadd float %sum_2_9_1, %kval_5_2" [./imgproc.h:55]   --->   Operation 2390 'fadd' 'sum_2_9_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 572 <SV = 571> <Delay = 5.96>
ST_572 : Operation 2391 [2/4] (5.96ns)   --->   "%sum_2_9_2 = fadd float %sum_2_9_1, %kval_5_2" [./imgproc.h:55]   --->   Operation 2391 'fadd' 'sum_2_9_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 573 <SV = 572> <Delay = 5.96>
ST_573 : Operation 2392 [1/4] (5.96ns)   --->   "%sum_2_9_2 = fadd float %sum_2_9_1, %kval_5_2" [./imgproc.h:55]   --->   Operation 2392 'fadd' 'sum_2_9_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 574 <SV = 573> <Delay = 5.96>
ST_574 : Operation 2393 [4/4] (5.96ns)   --->   "%sum_2_9_3 = fadd float %sum_2_9_2, %kval_5_3" [./imgproc.h:55]   --->   Operation 2393 'fadd' 'sum_2_9_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 575 <SV = 574> <Delay = 5.96>
ST_575 : Operation 2394 [3/4] (5.96ns)   --->   "%sum_2_9_3 = fadd float %sum_2_9_2, %kval_5_3" [./imgproc.h:55]   --->   Operation 2394 'fadd' 'sum_2_9_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 576 <SV = 575> <Delay = 5.96>
ST_576 : Operation 2395 [2/4] (5.96ns)   --->   "%sum_2_9_3 = fadd float %sum_2_9_2, %kval_5_3" [./imgproc.h:55]   --->   Operation 2395 'fadd' 'sum_2_9_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 577 <SV = 576> <Delay = 5.96>
ST_577 : Operation 2396 [1/4] (5.96ns)   --->   "%sum_2_9_3 = fadd float %sum_2_9_2, %kval_5_3" [./imgproc.h:55]   --->   Operation 2396 'fadd' 'sum_2_9_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 578 <SV = 577> <Delay = 5.96>
ST_578 : Operation 2397 [4/4] (5.96ns)   --->   "%sum_2_9_4 = fadd float %sum_2_9_3, %kval_5_4" [./imgproc.h:55]   --->   Operation 2397 'fadd' 'sum_2_9_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 579 <SV = 578> <Delay = 5.96>
ST_579 : Operation 2398 [3/4] (5.96ns)   --->   "%sum_2_9_4 = fadd float %sum_2_9_3, %kval_5_4" [./imgproc.h:55]   --->   Operation 2398 'fadd' 'sum_2_9_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 580 <SV = 579> <Delay = 5.96>
ST_580 : Operation 2399 [2/4] (5.96ns)   --->   "%sum_2_9_4 = fadd float %sum_2_9_3, %kval_5_4" [./imgproc.h:55]   --->   Operation 2399 'fadd' 'sum_2_9_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 581 <SV = 580> <Delay = 5.96>
ST_581 : Operation 2400 [1/4] (5.96ns)   --->   "%sum_2_9_4 = fadd float %sum_2_9_3, %kval_5_4" [./imgproc.h:55]   --->   Operation 2400 'fadd' 'sum_2_9_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 582 <SV = 581> <Delay = 5.96>
ST_582 : Operation 2401 [4/4] (5.96ns)   --->   "%sum_2_9_5 = fadd float %sum_2_9_4, %kval_5_5" [./imgproc.h:55]   --->   Operation 2401 'fadd' 'sum_2_9_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 583 <SV = 582> <Delay = 5.96>
ST_583 : Operation 2402 [3/4] (5.96ns)   --->   "%sum_2_9_5 = fadd float %sum_2_9_4, %kval_5_5" [./imgproc.h:55]   --->   Operation 2402 'fadd' 'sum_2_9_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 584 <SV = 583> <Delay = 5.96>
ST_584 : Operation 2403 [2/4] (5.96ns)   --->   "%sum_2_9_5 = fadd float %sum_2_9_4, %kval_5_5" [./imgproc.h:55]   --->   Operation 2403 'fadd' 'sum_2_9_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 585 <SV = 584> <Delay = 5.96>
ST_585 : Operation 2404 [1/4] (5.96ns)   --->   "%sum_2_9_5 = fadd float %sum_2_9_4, %kval_5_5" [./imgproc.h:55]   --->   Operation 2404 'fadd' 'sum_2_9_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 586 <SV = 585> <Delay = 5.96>
ST_586 : Operation 2405 [4/4] (5.96ns)   --->   "%sum_2_9_6 = fadd float %sum_2_9_5, %kval_5_6" [./imgproc.h:55]   --->   Operation 2405 'fadd' 'sum_2_9_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 587 <SV = 586> <Delay = 5.96>
ST_587 : Operation 2406 [3/4] (5.96ns)   --->   "%sum_2_9_6 = fadd float %sum_2_9_5, %kval_5_6" [./imgproc.h:55]   --->   Operation 2406 'fadd' 'sum_2_9_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 588 <SV = 587> <Delay = 5.96>
ST_588 : Operation 2407 [2/4] (5.96ns)   --->   "%sum_2_9_6 = fadd float %sum_2_9_5, %kval_5_6" [./imgproc.h:55]   --->   Operation 2407 'fadd' 'sum_2_9_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 589 <SV = 588> <Delay = 5.96>
ST_589 : Operation 2408 [1/4] (5.96ns)   --->   "%sum_2_9_6 = fadd float %sum_2_9_5, %kval_5_6" [./imgproc.h:55]   --->   Operation 2408 'fadd' 'sum_2_9_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 590 <SV = 589> <Delay = 5.96>
ST_590 : Operation 2409 [4/4] (5.96ns)   --->   "%sum_2_9_7 = fadd float %sum_2_9_6, %kval_5_7" [./imgproc.h:55]   --->   Operation 2409 'fadd' 'sum_2_9_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 591 <SV = 590> <Delay = 5.96>
ST_591 : Operation 2410 [3/4] (5.96ns)   --->   "%sum_2_9_7 = fadd float %sum_2_9_6, %kval_5_7" [./imgproc.h:55]   --->   Operation 2410 'fadd' 'sum_2_9_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 592 <SV = 591> <Delay = 5.96>
ST_592 : Operation 2411 [2/4] (5.96ns)   --->   "%sum_2_9_7 = fadd float %sum_2_9_6, %kval_5_7" [./imgproc.h:55]   --->   Operation 2411 'fadd' 'sum_2_9_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 593 <SV = 592> <Delay = 5.96>
ST_593 : Operation 2412 [1/4] (5.96ns)   --->   "%sum_2_9_7 = fadd float %sum_2_9_6, %kval_5_7" [./imgproc.h:55]   --->   Operation 2412 'fadd' 'sum_2_9_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 594 <SV = 593> <Delay = 5.96>
ST_594 : Operation 2413 [4/4] (5.96ns)   --->   "%sum_2_9_8 = fadd float %sum_2_9_7, %kval_5_6" [./imgproc.h:55]   --->   Operation 2413 'fadd' 'sum_2_9_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 595 <SV = 594> <Delay = 5.96>
ST_595 : Operation 2414 [3/4] (5.96ns)   --->   "%sum_2_9_8 = fadd float %sum_2_9_7, %kval_5_6" [./imgproc.h:55]   --->   Operation 2414 'fadd' 'sum_2_9_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 596 <SV = 595> <Delay = 5.96>
ST_596 : Operation 2415 [2/4] (5.96ns)   --->   "%sum_2_9_8 = fadd float %sum_2_9_7, %kval_5_6" [./imgproc.h:55]   --->   Operation 2415 'fadd' 'sum_2_9_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 597 <SV = 596> <Delay = 5.96>
ST_597 : Operation 2416 [1/4] (5.96ns)   --->   "%sum_2_9_8 = fadd float %sum_2_9_7, %kval_5_6" [./imgproc.h:55]   --->   Operation 2416 'fadd' 'sum_2_9_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 598 <SV = 597> <Delay = 5.96>
ST_598 : Operation 2417 [4/4] (5.96ns)   --->   "%sum_2_9_9 = fadd float %sum_2_9_8, %kval_5_5" [./imgproc.h:55]   --->   Operation 2417 'fadd' 'sum_2_9_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 599 <SV = 598> <Delay = 5.96>
ST_599 : Operation 2418 [3/4] (5.96ns)   --->   "%sum_2_9_9 = fadd float %sum_2_9_8, %kval_5_5" [./imgproc.h:55]   --->   Operation 2418 'fadd' 'sum_2_9_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 600 <SV = 599> <Delay = 5.96>
ST_600 : Operation 2419 [2/4] (5.96ns)   --->   "%sum_2_9_9 = fadd float %sum_2_9_8, %kval_5_5" [./imgproc.h:55]   --->   Operation 2419 'fadd' 'sum_2_9_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 601 <SV = 600> <Delay = 5.96>
ST_601 : Operation 2420 [1/4] (5.96ns)   --->   "%sum_2_9_9 = fadd float %sum_2_9_8, %kval_5_5" [./imgproc.h:55]   --->   Operation 2420 'fadd' 'sum_2_9_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 602 <SV = 601> <Delay = 5.96>
ST_602 : Operation 2421 [4/4] (5.96ns)   --->   "%sum_2_9_s = fadd float %sum_2_9_9, %kval_5_4" [./imgproc.h:55]   --->   Operation 2421 'fadd' 'sum_2_9_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 603 <SV = 602> <Delay = 5.96>
ST_603 : Operation 2422 [3/4] (5.96ns)   --->   "%sum_2_9_s = fadd float %sum_2_9_9, %kval_5_4" [./imgproc.h:55]   --->   Operation 2422 'fadd' 'sum_2_9_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 604 <SV = 603> <Delay = 5.96>
ST_604 : Operation 2423 [2/4] (5.96ns)   --->   "%sum_2_9_s = fadd float %sum_2_9_9, %kval_5_4" [./imgproc.h:55]   --->   Operation 2423 'fadd' 'sum_2_9_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 605 <SV = 604> <Delay = 5.96>
ST_605 : Operation 2424 [1/4] (5.96ns)   --->   "%sum_2_9_s = fadd float %sum_2_9_9, %kval_5_4" [./imgproc.h:55]   --->   Operation 2424 'fadd' 'sum_2_9_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 606 <SV = 605> <Delay = 5.96>
ST_606 : Operation 2425 [4/4] (5.96ns)   --->   "%sum_2_9_10 = fadd float %sum_2_9_s, %kval_5_3" [./imgproc.h:55]   --->   Operation 2425 'fadd' 'sum_2_9_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 607 <SV = 606> <Delay = 5.96>
ST_607 : Operation 2426 [3/4] (5.96ns)   --->   "%sum_2_9_10 = fadd float %sum_2_9_s, %kval_5_3" [./imgproc.h:55]   --->   Operation 2426 'fadd' 'sum_2_9_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 608 <SV = 607> <Delay = 5.96>
ST_608 : Operation 2427 [2/4] (5.96ns)   --->   "%sum_2_9_10 = fadd float %sum_2_9_s, %kval_5_3" [./imgproc.h:55]   --->   Operation 2427 'fadd' 'sum_2_9_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 609 <SV = 608> <Delay = 5.96>
ST_609 : Operation 2428 [1/4] (5.96ns)   --->   "%sum_2_9_10 = fadd float %sum_2_9_s, %kval_5_3" [./imgproc.h:55]   --->   Operation 2428 'fadd' 'sum_2_9_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 610 <SV = 609> <Delay = 5.96>
ST_610 : Operation 2429 [4/4] (5.96ns)   --->   "%sum_2_9_11 = fadd float %sum_2_9_10, %kval_5_2" [./imgproc.h:55]   --->   Operation 2429 'fadd' 'sum_2_9_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 611 <SV = 610> <Delay = 5.96>
ST_611 : Operation 2430 [3/4] (5.96ns)   --->   "%sum_2_9_11 = fadd float %sum_2_9_10, %kval_5_2" [./imgproc.h:55]   --->   Operation 2430 'fadd' 'sum_2_9_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 612 <SV = 611> <Delay = 5.96>
ST_612 : Operation 2431 [2/4] (5.96ns)   --->   "%sum_2_9_11 = fadd float %sum_2_9_10, %kval_5_2" [./imgproc.h:55]   --->   Operation 2431 'fadd' 'sum_2_9_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 613 <SV = 612> <Delay = 5.96>
ST_613 : Operation 2432 [1/4] (5.96ns)   --->   "%sum_2_9_11 = fadd float %sum_2_9_10, %kval_5_2" [./imgproc.h:55]   --->   Operation 2432 'fadd' 'sum_2_9_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 614 <SV = 613> <Delay = 5.96>
ST_614 : Operation 2433 [4/4] (5.96ns)   --->   "%sum_2_9_12 = fadd float %sum_2_9_11, %kval_5_1" [./imgproc.h:55]   --->   Operation 2433 'fadd' 'sum_2_9_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 615 <SV = 614> <Delay = 5.96>
ST_615 : Operation 2434 [3/4] (5.96ns)   --->   "%sum_2_9_12 = fadd float %sum_2_9_11, %kval_5_1" [./imgproc.h:55]   --->   Operation 2434 'fadd' 'sum_2_9_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 616 <SV = 615> <Delay = 5.96>
ST_616 : Operation 2435 [2/4] (5.96ns)   --->   "%sum_2_9_12 = fadd float %sum_2_9_11, %kval_5_1" [./imgproc.h:55]   --->   Operation 2435 'fadd' 'sum_2_9_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 617 <SV = 616> <Delay = 5.96>
ST_617 : Operation 2436 [1/4] (5.96ns)   --->   "%sum_2_9_12 = fadd float %sum_2_9_11, %kval_5_1" [./imgproc.h:55]   --->   Operation 2436 'fadd' 'sum_2_9_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 618 <SV = 617> <Delay = 5.96>
ST_618 : Operation 2437 [4/4] (5.96ns)   --->   "%sum_2_9_13 = fadd float %sum_2_9_12, %kval_5_0" [./imgproc.h:55]   --->   Operation 2437 'fadd' 'sum_2_9_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 619 <SV = 618> <Delay = 5.96>
ST_619 : Operation 2438 [3/4] (5.96ns)   --->   "%sum_2_9_13 = fadd float %sum_2_9_12, %kval_5_0" [./imgproc.h:55]   --->   Operation 2438 'fadd' 'sum_2_9_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 620 <SV = 619> <Delay = 5.96>
ST_620 : Operation 2439 [2/4] (5.96ns)   --->   "%sum_2_9_13 = fadd float %sum_2_9_12, %kval_5_0" [./imgproc.h:55]   --->   Operation 2439 'fadd' 'sum_2_9_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 621 <SV = 620> <Delay = 5.96>
ST_621 : Operation 2440 [1/4] (5.96ns)   --->   "%sum_2_9_13 = fadd float %sum_2_9_12, %kval_5_0" [./imgproc.h:55]   --->   Operation 2440 'fadd' 'sum_2_9_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 622 <SV = 621> <Delay = 5.96>
ST_622 : Operation 2441 [4/4] (5.96ns)   --->   "%sum_2_s = fadd float %sum_2_9_13, %kval_4_0" [./imgproc.h:55]   --->   Operation 2441 'fadd' 'sum_2_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 623 <SV = 622> <Delay = 5.96>
ST_623 : Operation 2442 [3/4] (5.96ns)   --->   "%sum_2_s = fadd float %sum_2_9_13, %kval_4_0" [./imgproc.h:55]   --->   Operation 2442 'fadd' 'sum_2_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 624 <SV = 623> <Delay = 5.96>
ST_624 : Operation 2443 [2/4] (5.96ns)   --->   "%sum_2_s = fadd float %sum_2_9_13, %kval_4_0" [./imgproc.h:55]   --->   Operation 2443 'fadd' 'sum_2_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 625 <SV = 624> <Delay = 5.96>
ST_625 : Operation 2444 [1/4] (5.96ns)   --->   "%sum_2_s = fadd float %sum_2_9_13, %kval_4_0" [./imgproc.h:55]   --->   Operation 2444 'fadd' 'sum_2_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 626 <SV = 625> <Delay = 5.96>
ST_626 : Operation 2445 [4/4] (5.96ns)   --->   "%sum_2_10_1 = fadd float %sum_2_s, %kval_4_1" [./imgproc.h:55]   --->   Operation 2445 'fadd' 'sum_2_10_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 627 <SV = 626> <Delay = 5.96>
ST_627 : Operation 2446 [3/4] (5.96ns)   --->   "%sum_2_10_1 = fadd float %sum_2_s, %kval_4_1" [./imgproc.h:55]   --->   Operation 2446 'fadd' 'sum_2_10_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 628 <SV = 627> <Delay = 5.96>
ST_628 : Operation 2447 [2/4] (5.96ns)   --->   "%sum_2_10_1 = fadd float %sum_2_s, %kval_4_1" [./imgproc.h:55]   --->   Operation 2447 'fadd' 'sum_2_10_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 629 <SV = 628> <Delay = 5.96>
ST_629 : Operation 2448 [1/4] (5.96ns)   --->   "%sum_2_10_1 = fadd float %sum_2_s, %kval_4_1" [./imgproc.h:55]   --->   Operation 2448 'fadd' 'sum_2_10_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 630 <SV = 629> <Delay = 5.96>
ST_630 : Operation 2449 [4/4] (5.96ns)   --->   "%sum_2_10_2 = fadd float %sum_2_10_1, %kval_4_2" [./imgproc.h:55]   --->   Operation 2449 'fadd' 'sum_2_10_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 631 <SV = 630> <Delay = 5.96>
ST_631 : Operation 2450 [3/4] (5.96ns)   --->   "%sum_2_10_2 = fadd float %sum_2_10_1, %kval_4_2" [./imgproc.h:55]   --->   Operation 2450 'fadd' 'sum_2_10_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 632 <SV = 631> <Delay = 5.96>
ST_632 : Operation 2451 [2/4] (5.96ns)   --->   "%sum_2_10_2 = fadd float %sum_2_10_1, %kval_4_2" [./imgproc.h:55]   --->   Operation 2451 'fadd' 'sum_2_10_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 633 <SV = 632> <Delay = 5.96>
ST_633 : Operation 2452 [1/4] (5.96ns)   --->   "%sum_2_10_2 = fadd float %sum_2_10_1, %kval_4_2" [./imgproc.h:55]   --->   Operation 2452 'fadd' 'sum_2_10_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 634 <SV = 633> <Delay = 5.96>
ST_634 : Operation 2453 [4/4] (5.96ns)   --->   "%sum_2_10_3 = fadd float %sum_2_10_2, %kval_4_3" [./imgproc.h:55]   --->   Operation 2453 'fadd' 'sum_2_10_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 635 <SV = 634> <Delay = 5.96>
ST_635 : Operation 2454 [3/4] (5.96ns)   --->   "%sum_2_10_3 = fadd float %sum_2_10_2, %kval_4_3" [./imgproc.h:55]   --->   Operation 2454 'fadd' 'sum_2_10_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 636 <SV = 635> <Delay = 5.96>
ST_636 : Operation 2455 [2/4] (5.96ns)   --->   "%sum_2_10_3 = fadd float %sum_2_10_2, %kval_4_3" [./imgproc.h:55]   --->   Operation 2455 'fadd' 'sum_2_10_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 637 <SV = 636> <Delay = 5.96>
ST_637 : Operation 2456 [1/4] (5.96ns)   --->   "%sum_2_10_3 = fadd float %sum_2_10_2, %kval_4_3" [./imgproc.h:55]   --->   Operation 2456 'fadd' 'sum_2_10_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 638 <SV = 637> <Delay = 5.96>
ST_638 : Operation 2457 [4/4] (5.96ns)   --->   "%sum_2_10_4 = fadd float %sum_2_10_3, %kval_4_4" [./imgproc.h:55]   --->   Operation 2457 'fadd' 'sum_2_10_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 639 <SV = 638> <Delay = 5.96>
ST_639 : Operation 2458 [3/4] (5.96ns)   --->   "%sum_2_10_4 = fadd float %sum_2_10_3, %kval_4_4" [./imgproc.h:55]   --->   Operation 2458 'fadd' 'sum_2_10_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 640 <SV = 639> <Delay = 5.96>
ST_640 : Operation 2459 [2/4] (5.96ns)   --->   "%sum_2_10_4 = fadd float %sum_2_10_3, %kval_4_4" [./imgproc.h:55]   --->   Operation 2459 'fadd' 'sum_2_10_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 641 <SV = 640> <Delay = 5.96>
ST_641 : Operation 2460 [1/4] (5.96ns)   --->   "%sum_2_10_4 = fadd float %sum_2_10_3, %kval_4_4" [./imgproc.h:55]   --->   Operation 2460 'fadd' 'sum_2_10_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 642 <SV = 641> <Delay = 5.96>
ST_642 : Operation 2461 [4/4] (5.96ns)   --->   "%sum_2_10_5 = fadd float %sum_2_10_4, %kval_4_5" [./imgproc.h:55]   --->   Operation 2461 'fadd' 'sum_2_10_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 643 <SV = 642> <Delay = 5.96>
ST_643 : Operation 2462 [3/4] (5.96ns)   --->   "%sum_2_10_5 = fadd float %sum_2_10_4, %kval_4_5" [./imgproc.h:55]   --->   Operation 2462 'fadd' 'sum_2_10_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 644 <SV = 643> <Delay = 5.96>
ST_644 : Operation 2463 [2/4] (5.96ns)   --->   "%sum_2_10_5 = fadd float %sum_2_10_4, %kval_4_5" [./imgproc.h:55]   --->   Operation 2463 'fadd' 'sum_2_10_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 645 <SV = 644> <Delay = 5.96>
ST_645 : Operation 2464 [1/4] (5.96ns)   --->   "%sum_2_10_5 = fadd float %sum_2_10_4, %kval_4_5" [./imgproc.h:55]   --->   Operation 2464 'fadd' 'sum_2_10_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 646 <SV = 645> <Delay = 5.96>
ST_646 : Operation 2465 [4/4] (5.96ns)   --->   "%sum_2_10_6 = fadd float %sum_2_10_5, %kval_4_6" [./imgproc.h:55]   --->   Operation 2465 'fadd' 'sum_2_10_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 647 <SV = 646> <Delay = 5.96>
ST_647 : Operation 2466 [3/4] (5.96ns)   --->   "%sum_2_10_6 = fadd float %sum_2_10_5, %kval_4_6" [./imgproc.h:55]   --->   Operation 2466 'fadd' 'sum_2_10_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 648 <SV = 647> <Delay = 5.96>
ST_648 : Operation 2467 [2/4] (5.96ns)   --->   "%sum_2_10_6 = fadd float %sum_2_10_5, %kval_4_6" [./imgproc.h:55]   --->   Operation 2467 'fadd' 'sum_2_10_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 649 <SV = 648> <Delay = 5.96>
ST_649 : Operation 2468 [1/4] (5.96ns)   --->   "%sum_2_10_6 = fadd float %sum_2_10_5, %kval_4_6" [./imgproc.h:55]   --->   Operation 2468 'fadd' 'sum_2_10_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 650 <SV = 649> <Delay = 5.96>
ST_650 : Operation 2469 [4/4] (5.96ns)   --->   "%sum_2_10_7 = fadd float %sum_2_10_6, %kval_4_7" [./imgproc.h:55]   --->   Operation 2469 'fadd' 'sum_2_10_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 651 <SV = 650> <Delay = 5.96>
ST_651 : Operation 2470 [3/4] (5.96ns)   --->   "%sum_2_10_7 = fadd float %sum_2_10_6, %kval_4_7" [./imgproc.h:55]   --->   Operation 2470 'fadd' 'sum_2_10_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 652 <SV = 651> <Delay = 5.96>
ST_652 : Operation 2471 [2/4] (5.96ns)   --->   "%sum_2_10_7 = fadd float %sum_2_10_6, %kval_4_7" [./imgproc.h:55]   --->   Operation 2471 'fadd' 'sum_2_10_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 653 <SV = 652> <Delay = 5.96>
ST_653 : Operation 2472 [1/4] (5.96ns)   --->   "%sum_2_10_7 = fadd float %sum_2_10_6, %kval_4_7" [./imgproc.h:55]   --->   Operation 2472 'fadd' 'sum_2_10_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 654 <SV = 653> <Delay = 5.96>
ST_654 : Operation 2473 [4/4] (5.96ns)   --->   "%sum_2_10_8 = fadd float %sum_2_10_7, %kval_4_6" [./imgproc.h:55]   --->   Operation 2473 'fadd' 'sum_2_10_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 655 <SV = 654> <Delay = 5.96>
ST_655 : Operation 2474 [3/4] (5.96ns)   --->   "%sum_2_10_8 = fadd float %sum_2_10_7, %kval_4_6" [./imgproc.h:55]   --->   Operation 2474 'fadd' 'sum_2_10_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 656 <SV = 655> <Delay = 5.96>
ST_656 : Operation 2475 [2/4] (5.96ns)   --->   "%sum_2_10_8 = fadd float %sum_2_10_7, %kval_4_6" [./imgproc.h:55]   --->   Operation 2475 'fadd' 'sum_2_10_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 657 <SV = 656> <Delay = 5.96>
ST_657 : Operation 2476 [1/4] (5.96ns)   --->   "%sum_2_10_8 = fadd float %sum_2_10_7, %kval_4_6" [./imgproc.h:55]   --->   Operation 2476 'fadd' 'sum_2_10_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 658 <SV = 657> <Delay = 5.96>
ST_658 : Operation 2477 [4/4] (5.96ns)   --->   "%sum_2_10_9 = fadd float %sum_2_10_8, %kval_4_5" [./imgproc.h:55]   --->   Operation 2477 'fadd' 'sum_2_10_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 659 <SV = 658> <Delay = 5.96>
ST_659 : Operation 2478 [3/4] (5.96ns)   --->   "%sum_2_10_9 = fadd float %sum_2_10_8, %kval_4_5" [./imgproc.h:55]   --->   Operation 2478 'fadd' 'sum_2_10_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 660 <SV = 659> <Delay = 5.96>
ST_660 : Operation 2479 [2/4] (5.96ns)   --->   "%sum_2_10_9 = fadd float %sum_2_10_8, %kval_4_5" [./imgproc.h:55]   --->   Operation 2479 'fadd' 'sum_2_10_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 661 <SV = 660> <Delay = 5.96>
ST_661 : Operation 2480 [1/4] (5.96ns)   --->   "%sum_2_10_9 = fadd float %sum_2_10_8, %kval_4_5" [./imgproc.h:55]   --->   Operation 2480 'fadd' 'sum_2_10_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 662 <SV = 661> <Delay = 5.96>
ST_662 : Operation 2481 [4/4] (5.96ns)   --->   "%sum_2_10_s = fadd float %sum_2_10_9, %kval_4_4" [./imgproc.h:55]   --->   Operation 2481 'fadd' 'sum_2_10_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 663 <SV = 662> <Delay = 5.96>
ST_663 : Operation 2482 [3/4] (5.96ns)   --->   "%sum_2_10_s = fadd float %sum_2_10_9, %kval_4_4" [./imgproc.h:55]   --->   Operation 2482 'fadd' 'sum_2_10_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 664 <SV = 663> <Delay = 5.96>
ST_664 : Operation 2483 [2/4] (5.96ns)   --->   "%sum_2_10_s = fadd float %sum_2_10_9, %kval_4_4" [./imgproc.h:55]   --->   Operation 2483 'fadd' 'sum_2_10_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 665 <SV = 664> <Delay = 5.96>
ST_665 : Operation 2484 [1/4] (5.96ns)   --->   "%sum_2_10_s = fadd float %sum_2_10_9, %kval_4_4" [./imgproc.h:55]   --->   Operation 2484 'fadd' 'sum_2_10_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 666 <SV = 665> <Delay = 5.96>
ST_666 : Operation 2485 [4/4] (5.96ns)   --->   "%sum_2_10_10 = fadd float %sum_2_10_s, %kval_4_3" [./imgproc.h:55]   --->   Operation 2485 'fadd' 'sum_2_10_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 667 <SV = 666> <Delay = 5.96>
ST_667 : Operation 2486 [3/4] (5.96ns)   --->   "%sum_2_10_10 = fadd float %sum_2_10_s, %kval_4_3" [./imgproc.h:55]   --->   Operation 2486 'fadd' 'sum_2_10_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 668 <SV = 667> <Delay = 5.96>
ST_668 : Operation 2487 [2/4] (5.96ns)   --->   "%sum_2_10_10 = fadd float %sum_2_10_s, %kval_4_3" [./imgproc.h:55]   --->   Operation 2487 'fadd' 'sum_2_10_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 669 <SV = 668> <Delay = 5.96>
ST_669 : Operation 2488 [1/4] (5.96ns)   --->   "%sum_2_10_10 = fadd float %sum_2_10_s, %kval_4_3" [./imgproc.h:55]   --->   Operation 2488 'fadd' 'sum_2_10_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 670 <SV = 669> <Delay = 5.96>
ST_670 : Operation 2489 [4/4] (5.96ns)   --->   "%sum_2_10_11 = fadd float %sum_2_10_10, %kval_4_2" [./imgproc.h:55]   --->   Operation 2489 'fadd' 'sum_2_10_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 671 <SV = 670> <Delay = 5.96>
ST_671 : Operation 2490 [3/4] (5.96ns)   --->   "%sum_2_10_11 = fadd float %sum_2_10_10, %kval_4_2" [./imgproc.h:55]   --->   Operation 2490 'fadd' 'sum_2_10_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 672 <SV = 671> <Delay = 5.96>
ST_672 : Operation 2491 [2/4] (5.96ns)   --->   "%sum_2_10_11 = fadd float %sum_2_10_10, %kval_4_2" [./imgproc.h:55]   --->   Operation 2491 'fadd' 'sum_2_10_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 673 <SV = 672> <Delay = 5.96>
ST_673 : Operation 2492 [1/4] (5.96ns)   --->   "%sum_2_10_11 = fadd float %sum_2_10_10, %kval_4_2" [./imgproc.h:55]   --->   Operation 2492 'fadd' 'sum_2_10_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 674 <SV = 673> <Delay = 5.96>
ST_674 : Operation 2493 [4/4] (5.96ns)   --->   "%sum_2_10_12 = fadd float %sum_2_10_11, %kval_4_1" [./imgproc.h:55]   --->   Operation 2493 'fadd' 'sum_2_10_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 675 <SV = 674> <Delay = 5.96>
ST_675 : Operation 2494 [3/4] (5.96ns)   --->   "%sum_2_10_12 = fadd float %sum_2_10_11, %kval_4_1" [./imgproc.h:55]   --->   Operation 2494 'fadd' 'sum_2_10_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 676 <SV = 675> <Delay = 5.96>
ST_676 : Operation 2495 [2/4] (5.96ns)   --->   "%sum_2_10_12 = fadd float %sum_2_10_11, %kval_4_1" [./imgproc.h:55]   --->   Operation 2495 'fadd' 'sum_2_10_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 677 <SV = 676> <Delay = 5.96>
ST_677 : Operation 2496 [1/4] (5.96ns)   --->   "%sum_2_10_12 = fadd float %sum_2_10_11, %kval_4_1" [./imgproc.h:55]   --->   Operation 2496 'fadd' 'sum_2_10_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 678 <SV = 677> <Delay = 5.96>
ST_678 : Operation 2497 [4/4] (5.96ns)   --->   "%sum_2_10_13 = fadd float %sum_2_10_12, %kval_4_0" [./imgproc.h:55]   --->   Operation 2497 'fadd' 'sum_2_10_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 679 <SV = 678> <Delay = 5.96>
ST_679 : Operation 2498 [3/4] (5.96ns)   --->   "%sum_2_10_13 = fadd float %sum_2_10_12, %kval_4_0" [./imgproc.h:55]   --->   Operation 2498 'fadd' 'sum_2_10_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 680 <SV = 679> <Delay = 5.96>
ST_680 : Operation 2499 [2/4] (5.96ns)   --->   "%sum_2_10_13 = fadd float %sum_2_10_12, %kval_4_0" [./imgproc.h:55]   --->   Operation 2499 'fadd' 'sum_2_10_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 681 <SV = 680> <Delay = 5.96>
ST_681 : Operation 2500 [1/4] (5.96ns)   --->   "%sum_2_10_13 = fadd float %sum_2_10_12, %kval_4_0" [./imgproc.h:55]   --->   Operation 2500 'fadd' 'sum_2_10_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 682 <SV = 681> <Delay = 5.96>
ST_682 : Operation 2501 [4/4] (5.96ns)   --->   "%sum_2_10 = fadd float %sum_2_10_13, %kval_3_0" [./imgproc.h:55]   --->   Operation 2501 'fadd' 'sum_2_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 683 <SV = 682> <Delay = 5.96>
ST_683 : Operation 2502 [3/4] (5.96ns)   --->   "%sum_2_10 = fadd float %sum_2_10_13, %kval_3_0" [./imgproc.h:55]   --->   Operation 2502 'fadd' 'sum_2_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 684 <SV = 683> <Delay = 5.96>
ST_684 : Operation 2503 [2/4] (5.96ns)   --->   "%sum_2_10 = fadd float %sum_2_10_13, %kval_3_0" [./imgproc.h:55]   --->   Operation 2503 'fadd' 'sum_2_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 685 <SV = 684> <Delay = 5.96>
ST_685 : Operation 2504 [1/4] (5.96ns)   --->   "%sum_2_10 = fadd float %sum_2_10_13, %kval_3_0" [./imgproc.h:55]   --->   Operation 2504 'fadd' 'sum_2_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 686 <SV = 685> <Delay = 5.96>
ST_686 : Operation 2505 [4/4] (5.96ns)   --->   "%sum_2_11_1 = fadd float %sum_2_10, %kval_3_1" [./imgproc.h:55]   --->   Operation 2505 'fadd' 'sum_2_11_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 687 <SV = 686> <Delay = 5.96>
ST_687 : Operation 2506 [3/4] (5.96ns)   --->   "%sum_2_11_1 = fadd float %sum_2_10, %kval_3_1" [./imgproc.h:55]   --->   Operation 2506 'fadd' 'sum_2_11_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 688 <SV = 687> <Delay = 5.96>
ST_688 : Operation 2507 [2/4] (5.96ns)   --->   "%sum_2_11_1 = fadd float %sum_2_10, %kval_3_1" [./imgproc.h:55]   --->   Operation 2507 'fadd' 'sum_2_11_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 689 <SV = 688> <Delay = 5.96>
ST_689 : Operation 2508 [1/4] (5.96ns)   --->   "%sum_2_11_1 = fadd float %sum_2_10, %kval_3_1" [./imgproc.h:55]   --->   Operation 2508 'fadd' 'sum_2_11_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 690 <SV = 689> <Delay = 5.96>
ST_690 : Operation 2509 [4/4] (5.96ns)   --->   "%sum_2_11_2 = fadd float %sum_2_11_1, %kval_3_2" [./imgproc.h:55]   --->   Operation 2509 'fadd' 'sum_2_11_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 691 <SV = 690> <Delay = 5.96>
ST_691 : Operation 2510 [3/4] (5.96ns)   --->   "%sum_2_11_2 = fadd float %sum_2_11_1, %kval_3_2" [./imgproc.h:55]   --->   Operation 2510 'fadd' 'sum_2_11_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 692 <SV = 691> <Delay = 5.96>
ST_692 : Operation 2511 [2/4] (5.96ns)   --->   "%sum_2_11_2 = fadd float %sum_2_11_1, %kval_3_2" [./imgproc.h:55]   --->   Operation 2511 'fadd' 'sum_2_11_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 693 <SV = 692> <Delay = 5.96>
ST_693 : Operation 2512 [1/4] (5.96ns)   --->   "%sum_2_11_2 = fadd float %sum_2_11_1, %kval_3_2" [./imgproc.h:55]   --->   Operation 2512 'fadd' 'sum_2_11_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 694 <SV = 693> <Delay = 5.96>
ST_694 : Operation 2513 [4/4] (5.96ns)   --->   "%sum_2_11_3 = fadd float %sum_2_11_2, %kval_3_3" [./imgproc.h:55]   --->   Operation 2513 'fadd' 'sum_2_11_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 695 <SV = 694> <Delay = 5.96>
ST_695 : Operation 2514 [3/4] (5.96ns)   --->   "%sum_2_11_3 = fadd float %sum_2_11_2, %kval_3_3" [./imgproc.h:55]   --->   Operation 2514 'fadd' 'sum_2_11_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 696 <SV = 695> <Delay = 5.96>
ST_696 : Operation 2515 [2/4] (5.96ns)   --->   "%sum_2_11_3 = fadd float %sum_2_11_2, %kval_3_3" [./imgproc.h:55]   --->   Operation 2515 'fadd' 'sum_2_11_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 697 <SV = 696> <Delay = 5.96>
ST_697 : Operation 2516 [1/4] (5.96ns)   --->   "%sum_2_11_3 = fadd float %sum_2_11_2, %kval_3_3" [./imgproc.h:55]   --->   Operation 2516 'fadd' 'sum_2_11_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 698 <SV = 697> <Delay = 5.96>
ST_698 : Operation 2517 [4/4] (5.96ns)   --->   "%sum_2_11_4 = fadd float %sum_2_11_3, %kval_3_4" [./imgproc.h:55]   --->   Operation 2517 'fadd' 'sum_2_11_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 699 <SV = 698> <Delay = 5.96>
ST_699 : Operation 2518 [3/4] (5.96ns)   --->   "%sum_2_11_4 = fadd float %sum_2_11_3, %kval_3_4" [./imgproc.h:55]   --->   Operation 2518 'fadd' 'sum_2_11_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 700 <SV = 699> <Delay = 5.96>
ST_700 : Operation 2519 [2/4] (5.96ns)   --->   "%sum_2_11_4 = fadd float %sum_2_11_3, %kval_3_4" [./imgproc.h:55]   --->   Operation 2519 'fadd' 'sum_2_11_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 701 <SV = 700> <Delay = 5.96>
ST_701 : Operation 2520 [1/4] (5.96ns)   --->   "%sum_2_11_4 = fadd float %sum_2_11_3, %kval_3_4" [./imgproc.h:55]   --->   Operation 2520 'fadd' 'sum_2_11_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 702 <SV = 701> <Delay = 5.96>
ST_702 : Operation 2521 [4/4] (5.96ns)   --->   "%sum_2_11_5 = fadd float %sum_2_11_4, %kval_3_5" [./imgproc.h:55]   --->   Operation 2521 'fadd' 'sum_2_11_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 703 <SV = 702> <Delay = 5.96>
ST_703 : Operation 2522 [3/4] (5.96ns)   --->   "%sum_2_11_5 = fadd float %sum_2_11_4, %kval_3_5" [./imgproc.h:55]   --->   Operation 2522 'fadd' 'sum_2_11_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 704 <SV = 703> <Delay = 5.96>
ST_704 : Operation 2523 [2/4] (5.96ns)   --->   "%sum_2_11_5 = fadd float %sum_2_11_4, %kval_3_5" [./imgproc.h:55]   --->   Operation 2523 'fadd' 'sum_2_11_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 705 <SV = 704> <Delay = 5.96>
ST_705 : Operation 2524 [1/4] (5.96ns)   --->   "%sum_2_11_5 = fadd float %sum_2_11_4, %kval_3_5" [./imgproc.h:55]   --->   Operation 2524 'fadd' 'sum_2_11_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 706 <SV = 705> <Delay = 5.96>
ST_706 : Operation 2525 [4/4] (5.96ns)   --->   "%sum_2_11_6 = fadd float %sum_2_11_5, %kval_3_6" [./imgproc.h:55]   --->   Operation 2525 'fadd' 'sum_2_11_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 707 <SV = 706> <Delay = 5.96>
ST_707 : Operation 2526 [3/4] (5.96ns)   --->   "%sum_2_11_6 = fadd float %sum_2_11_5, %kval_3_6" [./imgproc.h:55]   --->   Operation 2526 'fadd' 'sum_2_11_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 708 <SV = 707> <Delay = 5.96>
ST_708 : Operation 2527 [2/4] (5.96ns)   --->   "%sum_2_11_6 = fadd float %sum_2_11_5, %kval_3_6" [./imgproc.h:55]   --->   Operation 2527 'fadd' 'sum_2_11_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 709 <SV = 708> <Delay = 5.96>
ST_709 : Operation 2528 [1/4] (5.96ns)   --->   "%sum_2_11_6 = fadd float %sum_2_11_5, %kval_3_6" [./imgproc.h:55]   --->   Operation 2528 'fadd' 'sum_2_11_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 710 <SV = 709> <Delay = 5.96>
ST_710 : Operation 2529 [4/4] (5.96ns)   --->   "%sum_2_11_7 = fadd float %sum_2_11_6, %kval_3_7" [./imgproc.h:55]   --->   Operation 2529 'fadd' 'sum_2_11_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 711 <SV = 710> <Delay = 5.96>
ST_711 : Operation 2530 [3/4] (5.96ns)   --->   "%sum_2_11_7 = fadd float %sum_2_11_6, %kval_3_7" [./imgproc.h:55]   --->   Operation 2530 'fadd' 'sum_2_11_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 712 <SV = 711> <Delay = 5.96>
ST_712 : Operation 2531 [2/4] (5.96ns)   --->   "%sum_2_11_7 = fadd float %sum_2_11_6, %kval_3_7" [./imgproc.h:55]   --->   Operation 2531 'fadd' 'sum_2_11_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 713 <SV = 712> <Delay = 5.96>
ST_713 : Operation 2532 [1/4] (5.96ns)   --->   "%sum_2_11_7 = fadd float %sum_2_11_6, %kval_3_7" [./imgproc.h:55]   --->   Operation 2532 'fadd' 'sum_2_11_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 714 <SV = 713> <Delay = 5.96>
ST_714 : Operation 2533 [4/4] (5.96ns)   --->   "%sum_2_11_8 = fadd float %sum_2_11_7, %kval_3_6" [./imgproc.h:55]   --->   Operation 2533 'fadd' 'sum_2_11_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 715 <SV = 714> <Delay = 5.96>
ST_715 : Operation 2534 [3/4] (5.96ns)   --->   "%sum_2_11_8 = fadd float %sum_2_11_7, %kval_3_6" [./imgproc.h:55]   --->   Operation 2534 'fadd' 'sum_2_11_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 716 <SV = 715> <Delay = 5.96>
ST_716 : Operation 2535 [2/4] (5.96ns)   --->   "%sum_2_11_8 = fadd float %sum_2_11_7, %kval_3_6" [./imgproc.h:55]   --->   Operation 2535 'fadd' 'sum_2_11_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 717 <SV = 716> <Delay = 5.96>
ST_717 : Operation 2536 [1/4] (5.96ns)   --->   "%sum_2_11_8 = fadd float %sum_2_11_7, %kval_3_6" [./imgproc.h:55]   --->   Operation 2536 'fadd' 'sum_2_11_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 718 <SV = 717> <Delay = 5.96>
ST_718 : Operation 2537 [4/4] (5.96ns)   --->   "%sum_2_11_9 = fadd float %sum_2_11_8, %kval_3_5" [./imgproc.h:55]   --->   Operation 2537 'fadd' 'sum_2_11_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 719 <SV = 718> <Delay = 5.96>
ST_719 : Operation 2538 [3/4] (5.96ns)   --->   "%sum_2_11_9 = fadd float %sum_2_11_8, %kval_3_5" [./imgproc.h:55]   --->   Operation 2538 'fadd' 'sum_2_11_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 720 <SV = 719> <Delay = 5.96>
ST_720 : Operation 2539 [2/4] (5.96ns)   --->   "%sum_2_11_9 = fadd float %sum_2_11_8, %kval_3_5" [./imgproc.h:55]   --->   Operation 2539 'fadd' 'sum_2_11_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 721 <SV = 720> <Delay = 5.96>
ST_721 : Operation 2540 [1/4] (5.96ns)   --->   "%sum_2_11_9 = fadd float %sum_2_11_8, %kval_3_5" [./imgproc.h:55]   --->   Operation 2540 'fadd' 'sum_2_11_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 722 <SV = 721> <Delay = 5.96>
ST_722 : Operation 2541 [4/4] (5.96ns)   --->   "%sum_2_11_s = fadd float %sum_2_11_9, %kval_3_4" [./imgproc.h:55]   --->   Operation 2541 'fadd' 'sum_2_11_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 723 <SV = 722> <Delay = 5.96>
ST_723 : Operation 2542 [3/4] (5.96ns)   --->   "%sum_2_11_s = fadd float %sum_2_11_9, %kval_3_4" [./imgproc.h:55]   --->   Operation 2542 'fadd' 'sum_2_11_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 724 <SV = 723> <Delay = 5.96>
ST_724 : Operation 2543 [2/4] (5.96ns)   --->   "%sum_2_11_s = fadd float %sum_2_11_9, %kval_3_4" [./imgproc.h:55]   --->   Operation 2543 'fadd' 'sum_2_11_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 725 <SV = 724> <Delay = 5.96>
ST_725 : Operation 2544 [1/4] (5.96ns)   --->   "%sum_2_11_s = fadd float %sum_2_11_9, %kval_3_4" [./imgproc.h:55]   --->   Operation 2544 'fadd' 'sum_2_11_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 726 <SV = 725> <Delay = 5.96>
ST_726 : Operation 2545 [4/4] (5.96ns)   --->   "%sum_2_11_10 = fadd float %sum_2_11_s, %kval_3_3" [./imgproc.h:55]   --->   Operation 2545 'fadd' 'sum_2_11_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 727 <SV = 726> <Delay = 5.96>
ST_727 : Operation 2546 [3/4] (5.96ns)   --->   "%sum_2_11_10 = fadd float %sum_2_11_s, %kval_3_3" [./imgproc.h:55]   --->   Operation 2546 'fadd' 'sum_2_11_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 728 <SV = 727> <Delay = 5.96>
ST_728 : Operation 2547 [2/4] (5.96ns)   --->   "%sum_2_11_10 = fadd float %sum_2_11_s, %kval_3_3" [./imgproc.h:55]   --->   Operation 2547 'fadd' 'sum_2_11_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 729 <SV = 728> <Delay = 5.96>
ST_729 : Operation 2548 [1/4] (5.96ns)   --->   "%sum_2_11_10 = fadd float %sum_2_11_s, %kval_3_3" [./imgproc.h:55]   --->   Operation 2548 'fadd' 'sum_2_11_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 730 <SV = 729> <Delay = 5.96>
ST_730 : Operation 2549 [4/4] (5.96ns)   --->   "%sum_2_11_11 = fadd float %sum_2_11_10, %kval_3_2" [./imgproc.h:55]   --->   Operation 2549 'fadd' 'sum_2_11_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 731 <SV = 730> <Delay = 5.96>
ST_731 : Operation 2550 [3/4] (5.96ns)   --->   "%sum_2_11_11 = fadd float %sum_2_11_10, %kval_3_2" [./imgproc.h:55]   --->   Operation 2550 'fadd' 'sum_2_11_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 732 <SV = 731> <Delay = 5.96>
ST_732 : Operation 2551 [2/4] (5.96ns)   --->   "%sum_2_11_11 = fadd float %sum_2_11_10, %kval_3_2" [./imgproc.h:55]   --->   Operation 2551 'fadd' 'sum_2_11_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 733 <SV = 732> <Delay = 5.96>
ST_733 : Operation 2552 [1/4] (5.96ns)   --->   "%sum_2_11_11 = fadd float %sum_2_11_10, %kval_3_2" [./imgproc.h:55]   --->   Operation 2552 'fadd' 'sum_2_11_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 734 <SV = 733> <Delay = 5.96>
ST_734 : Operation 2553 [4/4] (5.96ns)   --->   "%sum_2_11_12 = fadd float %sum_2_11_11, %kval_3_1" [./imgproc.h:55]   --->   Operation 2553 'fadd' 'sum_2_11_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 735 <SV = 734> <Delay = 5.96>
ST_735 : Operation 2554 [3/4] (5.96ns)   --->   "%sum_2_11_12 = fadd float %sum_2_11_11, %kval_3_1" [./imgproc.h:55]   --->   Operation 2554 'fadd' 'sum_2_11_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 736 <SV = 735> <Delay = 5.96>
ST_736 : Operation 2555 [2/4] (5.96ns)   --->   "%sum_2_11_12 = fadd float %sum_2_11_11, %kval_3_1" [./imgproc.h:55]   --->   Operation 2555 'fadd' 'sum_2_11_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 737 <SV = 736> <Delay = 5.96>
ST_737 : Operation 2556 [1/4] (5.96ns)   --->   "%sum_2_11_12 = fadd float %sum_2_11_11, %kval_3_1" [./imgproc.h:55]   --->   Operation 2556 'fadd' 'sum_2_11_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 738 <SV = 737> <Delay = 5.96>
ST_738 : Operation 2557 [4/4] (5.96ns)   --->   "%sum_2_11_13 = fadd float %sum_2_11_12, %kval_3_0" [./imgproc.h:55]   --->   Operation 2557 'fadd' 'sum_2_11_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 739 <SV = 738> <Delay = 5.96>
ST_739 : Operation 2558 [3/4] (5.96ns)   --->   "%sum_2_11_13 = fadd float %sum_2_11_12, %kval_3_0" [./imgproc.h:55]   --->   Operation 2558 'fadd' 'sum_2_11_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 740 <SV = 739> <Delay = 5.96>
ST_740 : Operation 2559 [2/4] (5.96ns)   --->   "%sum_2_11_13 = fadd float %sum_2_11_12, %kval_3_0" [./imgproc.h:55]   --->   Operation 2559 'fadd' 'sum_2_11_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 741 <SV = 740> <Delay = 5.96>
ST_741 : Operation 2560 [1/4] (5.96ns)   --->   "%sum_2_11_13 = fadd float %sum_2_11_12, %kval_3_0" [./imgproc.h:55]   --->   Operation 2560 'fadd' 'sum_2_11_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 742 <SV = 741> <Delay = 5.96>
ST_742 : Operation 2561 [4/4] (5.96ns)   --->   "%sum_2_11 = fadd float %sum_2_11_13, %kval_2_0" [./imgproc.h:55]   --->   Operation 2561 'fadd' 'sum_2_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 743 <SV = 742> <Delay = 5.96>
ST_743 : Operation 2562 [3/4] (5.96ns)   --->   "%sum_2_11 = fadd float %sum_2_11_13, %kval_2_0" [./imgproc.h:55]   --->   Operation 2562 'fadd' 'sum_2_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 744 <SV = 743> <Delay = 5.96>
ST_744 : Operation 2563 [2/4] (5.96ns)   --->   "%sum_2_11 = fadd float %sum_2_11_13, %kval_2_0" [./imgproc.h:55]   --->   Operation 2563 'fadd' 'sum_2_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 745 <SV = 744> <Delay = 5.96>
ST_745 : Operation 2564 [1/4] (5.96ns)   --->   "%sum_2_11 = fadd float %sum_2_11_13, %kval_2_0" [./imgproc.h:55]   --->   Operation 2564 'fadd' 'sum_2_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 746 <SV = 745> <Delay = 5.96>
ST_746 : Operation 2565 [4/4] (5.96ns)   --->   "%sum_2_12_1 = fadd float %sum_2_11, %kval_2_1" [./imgproc.h:55]   --->   Operation 2565 'fadd' 'sum_2_12_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 747 <SV = 746> <Delay = 5.96>
ST_747 : Operation 2566 [3/4] (5.96ns)   --->   "%sum_2_12_1 = fadd float %sum_2_11, %kval_2_1" [./imgproc.h:55]   --->   Operation 2566 'fadd' 'sum_2_12_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 748 <SV = 747> <Delay = 5.96>
ST_748 : Operation 2567 [2/4] (5.96ns)   --->   "%sum_2_12_1 = fadd float %sum_2_11, %kval_2_1" [./imgproc.h:55]   --->   Operation 2567 'fadd' 'sum_2_12_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 749 <SV = 748> <Delay = 5.96>
ST_749 : Operation 2568 [1/4] (5.96ns)   --->   "%sum_2_12_1 = fadd float %sum_2_11, %kval_2_1" [./imgproc.h:55]   --->   Operation 2568 'fadd' 'sum_2_12_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 750 <SV = 749> <Delay = 5.96>
ST_750 : Operation 2569 [4/4] (5.96ns)   --->   "%sum_2_12_2 = fadd float %sum_2_12_1, %kval_2_2" [./imgproc.h:55]   --->   Operation 2569 'fadd' 'sum_2_12_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 751 <SV = 750> <Delay = 5.96>
ST_751 : Operation 2570 [3/4] (5.96ns)   --->   "%sum_2_12_2 = fadd float %sum_2_12_1, %kval_2_2" [./imgproc.h:55]   --->   Operation 2570 'fadd' 'sum_2_12_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 752 <SV = 751> <Delay = 5.96>
ST_752 : Operation 2571 [2/4] (5.96ns)   --->   "%sum_2_12_2 = fadd float %sum_2_12_1, %kval_2_2" [./imgproc.h:55]   --->   Operation 2571 'fadd' 'sum_2_12_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 753 <SV = 752> <Delay = 5.96>
ST_753 : Operation 2572 [1/4] (5.96ns)   --->   "%sum_2_12_2 = fadd float %sum_2_12_1, %kval_2_2" [./imgproc.h:55]   --->   Operation 2572 'fadd' 'sum_2_12_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 754 <SV = 753> <Delay = 5.96>
ST_754 : Operation 2573 [4/4] (5.96ns)   --->   "%sum_2_12_3 = fadd float %sum_2_12_2, %kval_2_3" [./imgproc.h:55]   --->   Operation 2573 'fadd' 'sum_2_12_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 755 <SV = 754> <Delay = 5.96>
ST_755 : Operation 2574 [3/4] (5.96ns)   --->   "%sum_2_12_3 = fadd float %sum_2_12_2, %kval_2_3" [./imgproc.h:55]   --->   Operation 2574 'fadd' 'sum_2_12_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 756 <SV = 755> <Delay = 5.96>
ST_756 : Operation 2575 [2/4] (5.96ns)   --->   "%sum_2_12_3 = fadd float %sum_2_12_2, %kval_2_3" [./imgproc.h:55]   --->   Operation 2575 'fadd' 'sum_2_12_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 757 <SV = 756> <Delay = 5.96>
ST_757 : Operation 2576 [1/4] (5.96ns)   --->   "%sum_2_12_3 = fadd float %sum_2_12_2, %kval_2_3" [./imgproc.h:55]   --->   Operation 2576 'fadd' 'sum_2_12_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 758 <SV = 757> <Delay = 5.96>
ST_758 : Operation 2577 [4/4] (5.96ns)   --->   "%sum_2_12_4 = fadd float %sum_2_12_3, %kval_2_4" [./imgproc.h:55]   --->   Operation 2577 'fadd' 'sum_2_12_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 759 <SV = 758> <Delay = 5.96>
ST_759 : Operation 2578 [3/4] (5.96ns)   --->   "%sum_2_12_4 = fadd float %sum_2_12_3, %kval_2_4" [./imgproc.h:55]   --->   Operation 2578 'fadd' 'sum_2_12_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 760 <SV = 759> <Delay = 5.96>
ST_760 : Operation 2579 [2/4] (5.96ns)   --->   "%sum_2_12_4 = fadd float %sum_2_12_3, %kval_2_4" [./imgproc.h:55]   --->   Operation 2579 'fadd' 'sum_2_12_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 761 <SV = 760> <Delay = 5.96>
ST_761 : Operation 2580 [1/4] (5.96ns)   --->   "%sum_2_12_4 = fadd float %sum_2_12_3, %kval_2_4" [./imgproc.h:55]   --->   Operation 2580 'fadd' 'sum_2_12_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 762 <SV = 761> <Delay = 5.96>
ST_762 : Operation 2581 [4/4] (5.96ns)   --->   "%sum_2_12_5 = fadd float %sum_2_12_4, %kval_2_5" [./imgproc.h:55]   --->   Operation 2581 'fadd' 'sum_2_12_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 763 <SV = 762> <Delay = 5.96>
ST_763 : Operation 2582 [3/4] (5.96ns)   --->   "%sum_2_12_5 = fadd float %sum_2_12_4, %kval_2_5" [./imgproc.h:55]   --->   Operation 2582 'fadd' 'sum_2_12_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 764 <SV = 763> <Delay = 5.96>
ST_764 : Operation 2583 [2/4] (5.96ns)   --->   "%sum_2_12_5 = fadd float %sum_2_12_4, %kval_2_5" [./imgproc.h:55]   --->   Operation 2583 'fadd' 'sum_2_12_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 765 <SV = 764> <Delay = 5.96>
ST_765 : Operation 2584 [1/4] (5.96ns)   --->   "%sum_2_12_5 = fadd float %sum_2_12_4, %kval_2_5" [./imgproc.h:55]   --->   Operation 2584 'fadd' 'sum_2_12_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 766 <SV = 765> <Delay = 5.96>
ST_766 : Operation 2585 [4/4] (5.96ns)   --->   "%sum_2_12_6 = fadd float %sum_2_12_5, %kval_2_6" [./imgproc.h:55]   --->   Operation 2585 'fadd' 'sum_2_12_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 767 <SV = 766> <Delay = 5.96>
ST_767 : Operation 2586 [3/4] (5.96ns)   --->   "%sum_2_12_6 = fadd float %sum_2_12_5, %kval_2_6" [./imgproc.h:55]   --->   Operation 2586 'fadd' 'sum_2_12_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 768 <SV = 767> <Delay = 5.96>
ST_768 : Operation 2587 [2/4] (5.96ns)   --->   "%sum_2_12_6 = fadd float %sum_2_12_5, %kval_2_6" [./imgproc.h:55]   --->   Operation 2587 'fadd' 'sum_2_12_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 769 <SV = 768> <Delay = 5.96>
ST_769 : Operation 2588 [1/4] (5.96ns)   --->   "%sum_2_12_6 = fadd float %sum_2_12_5, %kval_2_6" [./imgproc.h:55]   --->   Operation 2588 'fadd' 'sum_2_12_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 770 <SV = 769> <Delay = 5.96>
ST_770 : Operation 2589 [4/4] (5.96ns)   --->   "%sum_2_12_7 = fadd float %sum_2_12_6, %kval_2_7" [./imgproc.h:55]   --->   Operation 2589 'fadd' 'sum_2_12_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 771 <SV = 770> <Delay = 5.96>
ST_771 : Operation 2590 [3/4] (5.96ns)   --->   "%sum_2_12_7 = fadd float %sum_2_12_6, %kval_2_7" [./imgproc.h:55]   --->   Operation 2590 'fadd' 'sum_2_12_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 772 <SV = 771> <Delay = 5.96>
ST_772 : Operation 2591 [2/4] (5.96ns)   --->   "%sum_2_12_7 = fadd float %sum_2_12_6, %kval_2_7" [./imgproc.h:55]   --->   Operation 2591 'fadd' 'sum_2_12_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 773 <SV = 772> <Delay = 5.96>
ST_773 : Operation 2592 [1/4] (5.96ns)   --->   "%sum_2_12_7 = fadd float %sum_2_12_6, %kval_2_7" [./imgproc.h:55]   --->   Operation 2592 'fadd' 'sum_2_12_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 774 <SV = 773> <Delay = 5.96>
ST_774 : Operation 2593 [4/4] (5.96ns)   --->   "%sum_2_12_8 = fadd float %sum_2_12_7, %kval_2_6" [./imgproc.h:55]   --->   Operation 2593 'fadd' 'sum_2_12_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 775 <SV = 774> <Delay = 5.96>
ST_775 : Operation 2594 [3/4] (5.96ns)   --->   "%sum_2_12_8 = fadd float %sum_2_12_7, %kval_2_6" [./imgproc.h:55]   --->   Operation 2594 'fadd' 'sum_2_12_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 776 <SV = 775> <Delay = 5.96>
ST_776 : Operation 2595 [2/4] (5.96ns)   --->   "%sum_2_12_8 = fadd float %sum_2_12_7, %kval_2_6" [./imgproc.h:55]   --->   Operation 2595 'fadd' 'sum_2_12_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 777 <SV = 776> <Delay = 5.96>
ST_777 : Operation 2596 [1/4] (5.96ns)   --->   "%sum_2_12_8 = fadd float %sum_2_12_7, %kval_2_6" [./imgproc.h:55]   --->   Operation 2596 'fadd' 'sum_2_12_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 778 <SV = 777> <Delay = 5.96>
ST_778 : Operation 2597 [4/4] (5.96ns)   --->   "%sum_2_12_9 = fadd float %sum_2_12_8, %kval_2_5" [./imgproc.h:55]   --->   Operation 2597 'fadd' 'sum_2_12_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 779 <SV = 778> <Delay = 5.96>
ST_779 : Operation 2598 [3/4] (5.96ns)   --->   "%sum_2_12_9 = fadd float %sum_2_12_8, %kval_2_5" [./imgproc.h:55]   --->   Operation 2598 'fadd' 'sum_2_12_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 780 <SV = 779> <Delay = 5.96>
ST_780 : Operation 2599 [2/4] (5.96ns)   --->   "%sum_2_12_9 = fadd float %sum_2_12_8, %kval_2_5" [./imgproc.h:55]   --->   Operation 2599 'fadd' 'sum_2_12_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 781 <SV = 780> <Delay = 5.96>
ST_781 : Operation 2600 [1/4] (5.96ns)   --->   "%sum_2_12_9 = fadd float %sum_2_12_8, %kval_2_5" [./imgproc.h:55]   --->   Operation 2600 'fadd' 'sum_2_12_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 782 <SV = 781> <Delay = 5.96>
ST_782 : Operation 2601 [4/4] (5.96ns)   --->   "%sum_2_12_s = fadd float %sum_2_12_9, %kval_2_4" [./imgproc.h:55]   --->   Operation 2601 'fadd' 'sum_2_12_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 783 <SV = 782> <Delay = 5.96>
ST_783 : Operation 2602 [3/4] (5.96ns)   --->   "%sum_2_12_s = fadd float %sum_2_12_9, %kval_2_4" [./imgproc.h:55]   --->   Operation 2602 'fadd' 'sum_2_12_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 784 <SV = 783> <Delay = 5.96>
ST_784 : Operation 2603 [2/4] (5.96ns)   --->   "%sum_2_12_s = fadd float %sum_2_12_9, %kval_2_4" [./imgproc.h:55]   --->   Operation 2603 'fadd' 'sum_2_12_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 785 <SV = 784> <Delay = 5.96>
ST_785 : Operation 2604 [1/4] (5.96ns)   --->   "%sum_2_12_s = fadd float %sum_2_12_9, %kval_2_4" [./imgproc.h:55]   --->   Operation 2604 'fadd' 'sum_2_12_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 786 <SV = 785> <Delay = 5.96>
ST_786 : Operation 2605 [4/4] (5.96ns)   --->   "%sum_2_12_10 = fadd float %sum_2_12_s, %kval_2_3" [./imgproc.h:55]   --->   Operation 2605 'fadd' 'sum_2_12_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 787 <SV = 786> <Delay = 5.96>
ST_787 : Operation 2606 [3/4] (5.96ns)   --->   "%sum_2_12_10 = fadd float %sum_2_12_s, %kval_2_3" [./imgproc.h:55]   --->   Operation 2606 'fadd' 'sum_2_12_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 788 <SV = 787> <Delay = 5.96>
ST_788 : Operation 2607 [2/4] (5.96ns)   --->   "%sum_2_12_10 = fadd float %sum_2_12_s, %kval_2_3" [./imgproc.h:55]   --->   Operation 2607 'fadd' 'sum_2_12_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 789 <SV = 788> <Delay = 5.96>
ST_789 : Operation 2608 [1/4] (5.96ns)   --->   "%sum_2_12_10 = fadd float %sum_2_12_s, %kval_2_3" [./imgproc.h:55]   --->   Operation 2608 'fadd' 'sum_2_12_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 790 <SV = 789> <Delay = 5.96>
ST_790 : Operation 2609 [4/4] (5.96ns)   --->   "%sum_2_12_11 = fadd float %sum_2_12_10, %kval_2_2" [./imgproc.h:55]   --->   Operation 2609 'fadd' 'sum_2_12_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 791 <SV = 790> <Delay = 5.96>
ST_791 : Operation 2610 [3/4] (5.96ns)   --->   "%sum_2_12_11 = fadd float %sum_2_12_10, %kval_2_2" [./imgproc.h:55]   --->   Operation 2610 'fadd' 'sum_2_12_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 792 <SV = 791> <Delay = 5.96>
ST_792 : Operation 2611 [2/4] (5.96ns)   --->   "%sum_2_12_11 = fadd float %sum_2_12_10, %kval_2_2" [./imgproc.h:55]   --->   Operation 2611 'fadd' 'sum_2_12_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 793 <SV = 792> <Delay = 5.96>
ST_793 : Operation 2612 [1/4] (5.96ns)   --->   "%sum_2_12_11 = fadd float %sum_2_12_10, %kval_2_2" [./imgproc.h:55]   --->   Operation 2612 'fadd' 'sum_2_12_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 794 <SV = 793> <Delay = 5.96>
ST_794 : Operation 2613 [4/4] (5.96ns)   --->   "%sum_2_12_12 = fadd float %sum_2_12_11, %kval_2_1" [./imgproc.h:55]   --->   Operation 2613 'fadd' 'sum_2_12_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 795 <SV = 794> <Delay = 5.96>
ST_795 : Operation 2614 [3/4] (5.96ns)   --->   "%sum_2_12_12 = fadd float %sum_2_12_11, %kval_2_1" [./imgproc.h:55]   --->   Operation 2614 'fadd' 'sum_2_12_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 796 <SV = 795> <Delay = 5.96>
ST_796 : Operation 2615 [2/4] (5.96ns)   --->   "%sum_2_12_12 = fadd float %sum_2_12_11, %kval_2_1" [./imgproc.h:55]   --->   Operation 2615 'fadd' 'sum_2_12_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 797 <SV = 796> <Delay = 5.96>
ST_797 : Operation 2616 [1/4] (5.96ns)   --->   "%sum_2_12_12 = fadd float %sum_2_12_11, %kval_2_1" [./imgproc.h:55]   --->   Operation 2616 'fadd' 'sum_2_12_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 798 <SV = 797> <Delay = 5.96>
ST_798 : Operation 2617 [4/4] (5.96ns)   --->   "%sum_2_12_13 = fadd float %sum_2_12_12, %kval_2_0" [./imgproc.h:55]   --->   Operation 2617 'fadd' 'sum_2_12_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 799 <SV = 798> <Delay = 5.96>
ST_799 : Operation 2618 [3/4] (5.96ns)   --->   "%sum_2_12_13 = fadd float %sum_2_12_12, %kval_2_0" [./imgproc.h:55]   --->   Operation 2618 'fadd' 'sum_2_12_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 800 <SV = 799> <Delay = 5.96>
ST_800 : Operation 2619 [2/4] (5.96ns)   --->   "%sum_2_12_13 = fadd float %sum_2_12_12, %kval_2_0" [./imgproc.h:55]   --->   Operation 2619 'fadd' 'sum_2_12_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 801 <SV = 800> <Delay = 5.96>
ST_801 : Operation 2620 [1/4] (5.96ns)   --->   "%sum_2_12_13 = fadd float %sum_2_12_12, %kval_2_0" [./imgproc.h:55]   --->   Operation 2620 'fadd' 'sum_2_12_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 802 <SV = 801> <Delay = 5.96>
ST_802 : Operation 2621 [4/4] (5.96ns)   --->   "%sum_2_12 = fadd float %sum_2_12_13, %kval_1_0" [./imgproc.h:55]   --->   Operation 2621 'fadd' 'sum_2_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 803 <SV = 802> <Delay = 5.96>
ST_803 : Operation 2622 [3/4] (5.96ns)   --->   "%sum_2_12 = fadd float %sum_2_12_13, %kval_1_0" [./imgproc.h:55]   --->   Operation 2622 'fadd' 'sum_2_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 804 <SV = 803> <Delay = 5.96>
ST_804 : Operation 2623 [2/4] (5.96ns)   --->   "%sum_2_12 = fadd float %sum_2_12_13, %kval_1_0" [./imgproc.h:55]   --->   Operation 2623 'fadd' 'sum_2_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 805 <SV = 804> <Delay = 5.96>
ST_805 : Operation 2624 [1/4] (5.96ns)   --->   "%sum_2_12 = fadd float %sum_2_12_13, %kval_1_0" [./imgproc.h:55]   --->   Operation 2624 'fadd' 'sum_2_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 806 <SV = 805> <Delay = 5.96>
ST_806 : Operation 2625 [4/4] (5.96ns)   --->   "%sum_2_13_1 = fadd float %sum_2_12, %kval_1_1" [./imgproc.h:55]   --->   Operation 2625 'fadd' 'sum_2_13_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 807 <SV = 806> <Delay = 5.96>
ST_807 : Operation 2626 [3/4] (5.96ns)   --->   "%sum_2_13_1 = fadd float %sum_2_12, %kval_1_1" [./imgproc.h:55]   --->   Operation 2626 'fadd' 'sum_2_13_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 808 <SV = 807> <Delay = 5.96>
ST_808 : Operation 2627 [2/4] (5.96ns)   --->   "%sum_2_13_1 = fadd float %sum_2_12, %kval_1_1" [./imgproc.h:55]   --->   Operation 2627 'fadd' 'sum_2_13_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 809 <SV = 808> <Delay = 5.96>
ST_809 : Operation 2628 [1/4] (5.96ns)   --->   "%sum_2_13_1 = fadd float %sum_2_12, %kval_1_1" [./imgproc.h:55]   --->   Operation 2628 'fadd' 'sum_2_13_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 810 <SV = 809> <Delay = 5.96>
ST_810 : Operation 2629 [4/4] (5.96ns)   --->   "%sum_2_13_2 = fadd float %sum_2_13_1, %kval_1_2" [./imgproc.h:55]   --->   Operation 2629 'fadd' 'sum_2_13_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 811 <SV = 810> <Delay = 5.96>
ST_811 : Operation 2630 [3/4] (5.96ns)   --->   "%sum_2_13_2 = fadd float %sum_2_13_1, %kval_1_2" [./imgproc.h:55]   --->   Operation 2630 'fadd' 'sum_2_13_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 812 <SV = 811> <Delay = 5.96>
ST_812 : Operation 2631 [2/4] (5.96ns)   --->   "%sum_2_13_2 = fadd float %sum_2_13_1, %kval_1_2" [./imgproc.h:55]   --->   Operation 2631 'fadd' 'sum_2_13_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 813 <SV = 812> <Delay = 5.96>
ST_813 : Operation 2632 [1/4] (5.96ns)   --->   "%sum_2_13_2 = fadd float %sum_2_13_1, %kval_1_2" [./imgproc.h:55]   --->   Operation 2632 'fadd' 'sum_2_13_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 814 <SV = 813> <Delay = 5.96>
ST_814 : Operation 2633 [4/4] (5.96ns)   --->   "%sum_2_13_3 = fadd float %sum_2_13_2, %kval_1_3" [./imgproc.h:55]   --->   Operation 2633 'fadd' 'sum_2_13_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 815 <SV = 814> <Delay = 5.96>
ST_815 : Operation 2634 [3/4] (5.96ns)   --->   "%sum_2_13_3 = fadd float %sum_2_13_2, %kval_1_3" [./imgproc.h:55]   --->   Operation 2634 'fadd' 'sum_2_13_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 816 <SV = 815> <Delay = 5.96>
ST_816 : Operation 2635 [2/4] (5.96ns)   --->   "%sum_2_13_3 = fadd float %sum_2_13_2, %kval_1_3" [./imgproc.h:55]   --->   Operation 2635 'fadd' 'sum_2_13_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 817 <SV = 816> <Delay = 5.96>
ST_817 : Operation 2636 [1/4] (5.96ns)   --->   "%sum_2_13_3 = fadd float %sum_2_13_2, %kval_1_3" [./imgproc.h:55]   --->   Operation 2636 'fadd' 'sum_2_13_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 818 <SV = 817> <Delay = 5.96>
ST_818 : Operation 2637 [4/4] (5.96ns)   --->   "%sum_2_13_4 = fadd float %sum_2_13_3, %kval_1_4" [./imgproc.h:55]   --->   Operation 2637 'fadd' 'sum_2_13_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 819 <SV = 818> <Delay = 5.96>
ST_819 : Operation 2638 [3/4] (5.96ns)   --->   "%sum_2_13_4 = fadd float %sum_2_13_3, %kval_1_4" [./imgproc.h:55]   --->   Operation 2638 'fadd' 'sum_2_13_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 820 <SV = 819> <Delay = 5.96>
ST_820 : Operation 2639 [2/4] (5.96ns)   --->   "%sum_2_13_4 = fadd float %sum_2_13_3, %kval_1_4" [./imgproc.h:55]   --->   Operation 2639 'fadd' 'sum_2_13_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 821 <SV = 820> <Delay = 5.96>
ST_821 : Operation 2640 [1/4] (5.96ns)   --->   "%sum_2_13_4 = fadd float %sum_2_13_3, %kval_1_4" [./imgproc.h:55]   --->   Operation 2640 'fadd' 'sum_2_13_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 822 <SV = 821> <Delay = 5.96>
ST_822 : Operation 2641 [4/4] (5.96ns)   --->   "%sum_2_13_5 = fadd float %sum_2_13_4, %kval_1_5" [./imgproc.h:55]   --->   Operation 2641 'fadd' 'sum_2_13_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 823 <SV = 822> <Delay = 5.96>
ST_823 : Operation 2642 [3/4] (5.96ns)   --->   "%sum_2_13_5 = fadd float %sum_2_13_4, %kval_1_5" [./imgproc.h:55]   --->   Operation 2642 'fadd' 'sum_2_13_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 824 <SV = 823> <Delay = 5.96>
ST_824 : Operation 2643 [2/4] (5.96ns)   --->   "%sum_2_13_5 = fadd float %sum_2_13_4, %kval_1_5" [./imgproc.h:55]   --->   Operation 2643 'fadd' 'sum_2_13_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 825 <SV = 824> <Delay = 5.96>
ST_825 : Operation 2644 [1/4] (5.96ns)   --->   "%sum_2_13_5 = fadd float %sum_2_13_4, %kval_1_5" [./imgproc.h:55]   --->   Operation 2644 'fadd' 'sum_2_13_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 826 <SV = 825> <Delay = 5.96>
ST_826 : Operation 2645 [4/4] (5.96ns)   --->   "%sum_2_13_6 = fadd float %sum_2_13_5, %kval_1_6" [./imgproc.h:55]   --->   Operation 2645 'fadd' 'sum_2_13_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 827 <SV = 826> <Delay = 5.96>
ST_827 : Operation 2646 [3/4] (5.96ns)   --->   "%sum_2_13_6 = fadd float %sum_2_13_5, %kval_1_6" [./imgproc.h:55]   --->   Operation 2646 'fadd' 'sum_2_13_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 828 <SV = 827> <Delay = 5.96>
ST_828 : Operation 2647 [2/4] (5.96ns)   --->   "%sum_2_13_6 = fadd float %sum_2_13_5, %kval_1_6" [./imgproc.h:55]   --->   Operation 2647 'fadd' 'sum_2_13_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 829 <SV = 828> <Delay = 5.96>
ST_829 : Operation 2648 [1/4] (5.96ns)   --->   "%sum_2_13_6 = fadd float %sum_2_13_5, %kval_1_6" [./imgproc.h:55]   --->   Operation 2648 'fadd' 'sum_2_13_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 830 <SV = 829> <Delay = 5.96>
ST_830 : Operation 2649 [4/4] (5.96ns)   --->   "%sum_2_13_7 = fadd float %sum_2_13_6, %kval_1_7" [./imgproc.h:55]   --->   Operation 2649 'fadd' 'sum_2_13_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 831 <SV = 830> <Delay = 5.96>
ST_831 : Operation 2650 [3/4] (5.96ns)   --->   "%sum_2_13_7 = fadd float %sum_2_13_6, %kval_1_7" [./imgproc.h:55]   --->   Operation 2650 'fadd' 'sum_2_13_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 832 <SV = 831> <Delay = 5.96>
ST_832 : Operation 2651 [2/4] (5.96ns)   --->   "%sum_2_13_7 = fadd float %sum_2_13_6, %kval_1_7" [./imgproc.h:55]   --->   Operation 2651 'fadd' 'sum_2_13_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 833 <SV = 832> <Delay = 5.96>
ST_833 : Operation 2652 [1/4] (5.96ns)   --->   "%sum_2_13_7 = fadd float %sum_2_13_6, %kval_1_7" [./imgproc.h:55]   --->   Operation 2652 'fadd' 'sum_2_13_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 834 <SV = 833> <Delay = 5.96>
ST_834 : Operation 2653 [4/4] (5.96ns)   --->   "%sum_2_13_8 = fadd float %sum_2_13_7, %kval_1_6" [./imgproc.h:55]   --->   Operation 2653 'fadd' 'sum_2_13_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 835 <SV = 834> <Delay = 5.96>
ST_835 : Operation 2654 [3/4] (5.96ns)   --->   "%sum_2_13_8 = fadd float %sum_2_13_7, %kval_1_6" [./imgproc.h:55]   --->   Operation 2654 'fadd' 'sum_2_13_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 836 <SV = 835> <Delay = 5.96>
ST_836 : Operation 2655 [2/4] (5.96ns)   --->   "%sum_2_13_8 = fadd float %sum_2_13_7, %kval_1_6" [./imgproc.h:55]   --->   Operation 2655 'fadd' 'sum_2_13_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 837 <SV = 836> <Delay = 5.96>
ST_837 : Operation 2656 [1/4] (5.96ns)   --->   "%sum_2_13_8 = fadd float %sum_2_13_7, %kval_1_6" [./imgproc.h:55]   --->   Operation 2656 'fadd' 'sum_2_13_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 838 <SV = 837> <Delay = 5.96>
ST_838 : Operation 2657 [4/4] (5.96ns)   --->   "%sum_2_13_9 = fadd float %sum_2_13_8, %kval_1_5" [./imgproc.h:55]   --->   Operation 2657 'fadd' 'sum_2_13_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 839 <SV = 838> <Delay = 5.96>
ST_839 : Operation 2658 [3/4] (5.96ns)   --->   "%sum_2_13_9 = fadd float %sum_2_13_8, %kval_1_5" [./imgproc.h:55]   --->   Operation 2658 'fadd' 'sum_2_13_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 840 <SV = 839> <Delay = 5.96>
ST_840 : Operation 2659 [2/4] (5.96ns)   --->   "%sum_2_13_9 = fadd float %sum_2_13_8, %kval_1_5" [./imgproc.h:55]   --->   Operation 2659 'fadd' 'sum_2_13_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 841 <SV = 840> <Delay = 5.96>
ST_841 : Operation 2660 [1/4] (5.96ns)   --->   "%sum_2_13_9 = fadd float %sum_2_13_8, %kval_1_5" [./imgproc.h:55]   --->   Operation 2660 'fadd' 'sum_2_13_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 842 <SV = 841> <Delay = 5.96>
ST_842 : Operation 2661 [4/4] (5.96ns)   --->   "%sum_2_13_s = fadd float %sum_2_13_9, %kval_1_4" [./imgproc.h:55]   --->   Operation 2661 'fadd' 'sum_2_13_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 843 <SV = 842> <Delay = 5.96>
ST_843 : Operation 2662 [3/4] (5.96ns)   --->   "%sum_2_13_s = fadd float %sum_2_13_9, %kval_1_4" [./imgproc.h:55]   --->   Operation 2662 'fadd' 'sum_2_13_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 844 <SV = 843> <Delay = 5.96>
ST_844 : Operation 2663 [2/4] (5.96ns)   --->   "%sum_2_13_s = fadd float %sum_2_13_9, %kval_1_4" [./imgproc.h:55]   --->   Operation 2663 'fadd' 'sum_2_13_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 845 <SV = 844> <Delay = 5.96>
ST_845 : Operation 2664 [1/4] (5.96ns)   --->   "%sum_2_13_s = fadd float %sum_2_13_9, %kval_1_4" [./imgproc.h:55]   --->   Operation 2664 'fadd' 'sum_2_13_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 846 <SV = 845> <Delay = 5.96>
ST_846 : Operation 2665 [4/4] (5.96ns)   --->   "%sum_2_13_10 = fadd float %sum_2_13_s, %kval_1_3" [./imgproc.h:55]   --->   Operation 2665 'fadd' 'sum_2_13_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 847 <SV = 846> <Delay = 5.96>
ST_847 : Operation 2666 [3/4] (5.96ns)   --->   "%sum_2_13_10 = fadd float %sum_2_13_s, %kval_1_3" [./imgproc.h:55]   --->   Operation 2666 'fadd' 'sum_2_13_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 848 <SV = 847> <Delay = 5.96>
ST_848 : Operation 2667 [2/4] (5.96ns)   --->   "%sum_2_13_10 = fadd float %sum_2_13_s, %kval_1_3" [./imgproc.h:55]   --->   Operation 2667 'fadd' 'sum_2_13_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 849 <SV = 848> <Delay = 5.96>
ST_849 : Operation 2668 [1/4] (5.96ns)   --->   "%sum_2_13_10 = fadd float %sum_2_13_s, %kval_1_3" [./imgproc.h:55]   --->   Operation 2668 'fadd' 'sum_2_13_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 850 <SV = 849> <Delay = 5.96>
ST_850 : Operation 2669 [4/4] (5.96ns)   --->   "%sum_2_13_11 = fadd float %sum_2_13_10, %kval_1_2" [./imgproc.h:55]   --->   Operation 2669 'fadd' 'sum_2_13_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 851 <SV = 850> <Delay = 5.96>
ST_851 : Operation 2670 [3/4] (5.96ns)   --->   "%sum_2_13_11 = fadd float %sum_2_13_10, %kval_1_2" [./imgproc.h:55]   --->   Operation 2670 'fadd' 'sum_2_13_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 852 <SV = 851> <Delay = 5.96>
ST_852 : Operation 2671 [2/4] (5.96ns)   --->   "%sum_2_13_11 = fadd float %sum_2_13_10, %kval_1_2" [./imgproc.h:55]   --->   Operation 2671 'fadd' 'sum_2_13_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 853 <SV = 852> <Delay = 5.96>
ST_853 : Operation 2672 [1/4] (5.96ns)   --->   "%sum_2_13_11 = fadd float %sum_2_13_10, %kval_1_2" [./imgproc.h:55]   --->   Operation 2672 'fadd' 'sum_2_13_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 854 <SV = 853> <Delay = 5.96>
ST_854 : Operation 2673 [4/4] (5.96ns)   --->   "%sum_2_13_12 = fadd float %sum_2_13_11, %kval_1_1" [./imgproc.h:55]   --->   Operation 2673 'fadd' 'sum_2_13_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 855 <SV = 854> <Delay = 5.96>
ST_855 : Operation 2674 [3/4] (5.96ns)   --->   "%sum_2_13_12 = fadd float %sum_2_13_11, %kval_1_1" [./imgproc.h:55]   --->   Operation 2674 'fadd' 'sum_2_13_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 856 <SV = 855> <Delay = 5.96>
ST_856 : Operation 2675 [2/4] (5.96ns)   --->   "%sum_2_13_12 = fadd float %sum_2_13_11, %kval_1_1" [./imgproc.h:55]   --->   Operation 2675 'fadd' 'sum_2_13_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 857 <SV = 856> <Delay = 5.96>
ST_857 : Operation 2676 [1/4] (5.96ns)   --->   "%sum_2_13_12 = fadd float %sum_2_13_11, %kval_1_1" [./imgproc.h:55]   --->   Operation 2676 'fadd' 'sum_2_13_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 858 <SV = 857> <Delay = 5.96>
ST_858 : Operation 2677 [4/4] (5.96ns)   --->   "%sum_2_13_13 = fadd float %sum_2_13_12, %kval_1_0" [./imgproc.h:55]   --->   Operation 2677 'fadd' 'sum_2_13_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 859 <SV = 858> <Delay = 5.96>
ST_859 : Operation 2678 [3/4] (5.96ns)   --->   "%sum_2_13_13 = fadd float %sum_2_13_12, %kval_1_0" [./imgproc.h:55]   --->   Operation 2678 'fadd' 'sum_2_13_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 860 <SV = 859> <Delay = 5.96>
ST_860 : Operation 2679 [2/4] (5.96ns)   --->   "%sum_2_13_13 = fadd float %sum_2_13_12, %kval_1_0" [./imgproc.h:55]   --->   Operation 2679 'fadd' 'sum_2_13_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 861 <SV = 860> <Delay = 5.96>
ST_861 : Operation 2680 [1/4] (5.96ns)   --->   "%sum_2_13_13 = fadd float %sum_2_13_12, %kval_1_0" [./imgproc.h:55]   --->   Operation 2680 'fadd' 'sum_2_13_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 862 <SV = 861> <Delay = 5.96>
ST_862 : Operation 2681 [4/4] (5.96ns)   --->   "%sum_2_13 = fadd float %sum_2_13_13, %kval_0_0" [./imgproc.h:55]   --->   Operation 2681 'fadd' 'sum_2_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 863 <SV = 862> <Delay = 5.96>
ST_863 : Operation 2682 [3/4] (5.96ns)   --->   "%sum_2_13 = fadd float %sum_2_13_13, %kval_0_0" [./imgproc.h:55]   --->   Operation 2682 'fadd' 'sum_2_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 864 <SV = 863> <Delay = 5.96>
ST_864 : Operation 2683 [2/4] (5.96ns)   --->   "%sum_2_13 = fadd float %sum_2_13_13, %kval_0_0" [./imgproc.h:55]   --->   Operation 2683 'fadd' 'sum_2_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 865 <SV = 864> <Delay = 5.96>
ST_865 : Operation 2684 [1/4] (5.96ns)   --->   "%sum_2_13 = fadd float %sum_2_13_13, %kval_0_0" [./imgproc.h:55]   --->   Operation 2684 'fadd' 'sum_2_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 866 <SV = 865> <Delay = 5.96>
ST_866 : Operation 2685 [4/4] (5.96ns)   --->   "%sum_2_14_1 = fadd float %sum_2_13, %kval_0_1" [./imgproc.h:55]   --->   Operation 2685 'fadd' 'sum_2_14_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 867 <SV = 866> <Delay = 5.96>
ST_867 : Operation 2686 [3/4] (5.96ns)   --->   "%sum_2_14_1 = fadd float %sum_2_13, %kval_0_1" [./imgproc.h:55]   --->   Operation 2686 'fadd' 'sum_2_14_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 868 <SV = 867> <Delay = 5.96>
ST_868 : Operation 2687 [2/4] (5.96ns)   --->   "%sum_2_14_1 = fadd float %sum_2_13, %kval_0_1" [./imgproc.h:55]   --->   Operation 2687 'fadd' 'sum_2_14_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 869 <SV = 868> <Delay = 5.96>
ST_869 : Operation 2688 [1/4] (5.96ns)   --->   "%sum_2_14_1 = fadd float %sum_2_13, %kval_0_1" [./imgproc.h:55]   --->   Operation 2688 'fadd' 'sum_2_14_1' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 870 <SV = 869> <Delay = 5.96>
ST_870 : Operation 2689 [4/4] (5.96ns)   --->   "%sum_2_14_2 = fadd float %sum_2_14_1, %kval_0_2" [./imgproc.h:55]   --->   Operation 2689 'fadd' 'sum_2_14_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 871 <SV = 870> <Delay = 5.96>
ST_871 : Operation 2690 [3/4] (5.96ns)   --->   "%sum_2_14_2 = fadd float %sum_2_14_1, %kval_0_2" [./imgproc.h:55]   --->   Operation 2690 'fadd' 'sum_2_14_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 872 <SV = 871> <Delay = 5.96>
ST_872 : Operation 2691 [2/4] (5.96ns)   --->   "%sum_2_14_2 = fadd float %sum_2_14_1, %kval_0_2" [./imgproc.h:55]   --->   Operation 2691 'fadd' 'sum_2_14_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 873 <SV = 872> <Delay = 5.96>
ST_873 : Operation 2692 [1/4] (5.96ns)   --->   "%sum_2_14_2 = fadd float %sum_2_14_1, %kval_0_2" [./imgproc.h:55]   --->   Operation 2692 'fadd' 'sum_2_14_2' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 874 <SV = 873> <Delay = 5.96>
ST_874 : Operation 2693 [4/4] (5.96ns)   --->   "%sum_2_14_3 = fadd float %sum_2_14_2, %kval_0_3" [./imgproc.h:55]   --->   Operation 2693 'fadd' 'sum_2_14_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 875 <SV = 874> <Delay = 5.96>
ST_875 : Operation 2694 [3/4] (5.96ns)   --->   "%sum_2_14_3 = fadd float %sum_2_14_2, %kval_0_3" [./imgproc.h:55]   --->   Operation 2694 'fadd' 'sum_2_14_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 876 <SV = 875> <Delay = 5.96>
ST_876 : Operation 2695 [2/4] (5.96ns)   --->   "%sum_2_14_3 = fadd float %sum_2_14_2, %kval_0_3" [./imgproc.h:55]   --->   Operation 2695 'fadd' 'sum_2_14_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 877 <SV = 876> <Delay = 5.96>
ST_877 : Operation 2696 [1/4] (5.96ns)   --->   "%sum_2_14_3 = fadd float %sum_2_14_2, %kval_0_3" [./imgproc.h:55]   --->   Operation 2696 'fadd' 'sum_2_14_3' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 878 <SV = 877> <Delay = 5.96>
ST_878 : Operation 2697 [4/4] (5.96ns)   --->   "%sum_2_14_4 = fadd float %sum_2_14_3, %kval_0_4" [./imgproc.h:55]   --->   Operation 2697 'fadd' 'sum_2_14_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 879 <SV = 878> <Delay = 5.96>
ST_879 : Operation 2698 [3/4] (5.96ns)   --->   "%sum_2_14_4 = fadd float %sum_2_14_3, %kval_0_4" [./imgproc.h:55]   --->   Operation 2698 'fadd' 'sum_2_14_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 880 <SV = 879> <Delay = 5.96>
ST_880 : Operation 2699 [2/4] (5.96ns)   --->   "%sum_2_14_4 = fadd float %sum_2_14_3, %kval_0_4" [./imgproc.h:55]   --->   Operation 2699 'fadd' 'sum_2_14_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 881 <SV = 880> <Delay = 5.96>
ST_881 : Operation 2700 [1/4] (5.96ns)   --->   "%sum_2_14_4 = fadd float %sum_2_14_3, %kval_0_4" [./imgproc.h:55]   --->   Operation 2700 'fadd' 'sum_2_14_4' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 882 <SV = 881> <Delay = 5.96>
ST_882 : Operation 2701 [4/4] (5.96ns)   --->   "%sum_2_14_5 = fadd float %sum_2_14_4, %kval_0_5" [./imgproc.h:55]   --->   Operation 2701 'fadd' 'sum_2_14_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 883 <SV = 882> <Delay = 5.96>
ST_883 : Operation 2702 [3/4] (5.96ns)   --->   "%sum_2_14_5 = fadd float %sum_2_14_4, %kval_0_5" [./imgproc.h:55]   --->   Operation 2702 'fadd' 'sum_2_14_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 884 <SV = 883> <Delay = 5.96>
ST_884 : Operation 2703 [2/4] (5.96ns)   --->   "%sum_2_14_5 = fadd float %sum_2_14_4, %kval_0_5" [./imgproc.h:55]   --->   Operation 2703 'fadd' 'sum_2_14_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 885 <SV = 884> <Delay = 5.96>
ST_885 : Operation 2704 [1/4] (5.96ns)   --->   "%sum_2_14_5 = fadd float %sum_2_14_4, %kval_0_5" [./imgproc.h:55]   --->   Operation 2704 'fadd' 'sum_2_14_5' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 886 <SV = 885> <Delay = 5.96>
ST_886 : Operation 2705 [4/4] (5.96ns)   --->   "%sum_2_14_6 = fadd float %sum_2_14_5, %kval_0_6" [./imgproc.h:55]   --->   Operation 2705 'fadd' 'sum_2_14_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 887 <SV = 886> <Delay = 5.96>
ST_887 : Operation 2706 [3/4] (5.96ns)   --->   "%sum_2_14_6 = fadd float %sum_2_14_5, %kval_0_6" [./imgproc.h:55]   --->   Operation 2706 'fadd' 'sum_2_14_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 888 <SV = 887> <Delay = 5.96>
ST_888 : Operation 2707 [2/4] (5.96ns)   --->   "%sum_2_14_6 = fadd float %sum_2_14_5, %kval_0_6" [./imgproc.h:55]   --->   Operation 2707 'fadd' 'sum_2_14_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 889 <SV = 888> <Delay = 5.96>
ST_889 : Operation 2708 [1/4] (5.96ns)   --->   "%sum_2_14_6 = fadd float %sum_2_14_5, %kval_0_6" [./imgproc.h:55]   --->   Operation 2708 'fadd' 'sum_2_14_6' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 890 <SV = 889> <Delay = 5.96>
ST_890 : Operation 2709 [4/4] (5.96ns)   --->   "%sum_2_14_7 = fadd float %sum_2_14_6, %kval_0_7" [./imgproc.h:55]   --->   Operation 2709 'fadd' 'sum_2_14_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 891 <SV = 890> <Delay = 5.96>
ST_891 : Operation 2710 [3/4] (5.96ns)   --->   "%sum_2_14_7 = fadd float %sum_2_14_6, %kval_0_7" [./imgproc.h:55]   --->   Operation 2710 'fadd' 'sum_2_14_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 892 <SV = 891> <Delay = 5.96>
ST_892 : Operation 2711 [2/4] (5.96ns)   --->   "%sum_2_14_7 = fadd float %sum_2_14_6, %kval_0_7" [./imgproc.h:55]   --->   Operation 2711 'fadd' 'sum_2_14_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 893 <SV = 892> <Delay = 5.96>
ST_893 : Operation 2712 [1/4] (5.96ns)   --->   "%sum_2_14_7 = fadd float %sum_2_14_6, %kval_0_7" [./imgproc.h:55]   --->   Operation 2712 'fadd' 'sum_2_14_7' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 894 <SV = 893> <Delay = 5.96>
ST_894 : Operation 2713 [4/4] (5.96ns)   --->   "%sum_2_14_8 = fadd float %sum_2_14_7, %kval_0_6" [./imgproc.h:55]   --->   Operation 2713 'fadd' 'sum_2_14_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 895 <SV = 894> <Delay = 5.96>
ST_895 : Operation 2714 [3/4] (5.96ns)   --->   "%sum_2_14_8 = fadd float %sum_2_14_7, %kval_0_6" [./imgproc.h:55]   --->   Operation 2714 'fadd' 'sum_2_14_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 896 <SV = 895> <Delay = 5.96>
ST_896 : Operation 2715 [2/4] (5.96ns)   --->   "%sum_2_14_8 = fadd float %sum_2_14_7, %kval_0_6" [./imgproc.h:55]   --->   Operation 2715 'fadd' 'sum_2_14_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 897 <SV = 896> <Delay = 5.96>
ST_897 : Operation 2716 [1/4] (5.96ns)   --->   "%sum_2_14_8 = fadd float %sum_2_14_7, %kval_0_6" [./imgproc.h:55]   --->   Operation 2716 'fadd' 'sum_2_14_8' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 898 <SV = 897> <Delay = 5.96>
ST_898 : Operation 2717 [4/4] (5.96ns)   --->   "%sum_2_14_9 = fadd float %sum_2_14_8, %kval_0_5" [./imgproc.h:55]   --->   Operation 2717 'fadd' 'sum_2_14_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 899 <SV = 898> <Delay = 5.96>
ST_899 : Operation 2718 [3/4] (5.96ns)   --->   "%sum_2_14_9 = fadd float %sum_2_14_8, %kval_0_5" [./imgproc.h:55]   --->   Operation 2718 'fadd' 'sum_2_14_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 900 <SV = 899> <Delay = 5.96>
ST_900 : Operation 2719 [2/4] (5.96ns)   --->   "%sum_2_14_9 = fadd float %sum_2_14_8, %kval_0_5" [./imgproc.h:55]   --->   Operation 2719 'fadd' 'sum_2_14_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 901 <SV = 900> <Delay = 5.96>
ST_901 : Operation 2720 [1/4] (5.96ns)   --->   "%sum_2_14_9 = fadd float %sum_2_14_8, %kval_0_5" [./imgproc.h:55]   --->   Operation 2720 'fadd' 'sum_2_14_9' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 902 <SV = 901> <Delay = 5.96>
ST_902 : Operation 2721 [4/4] (5.96ns)   --->   "%sum_2_14_s = fadd float %sum_2_14_9, %kval_0_4" [./imgproc.h:55]   --->   Operation 2721 'fadd' 'sum_2_14_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 903 <SV = 902> <Delay = 5.96>
ST_903 : Operation 2722 [3/4] (5.96ns)   --->   "%sum_2_14_s = fadd float %sum_2_14_9, %kval_0_4" [./imgproc.h:55]   --->   Operation 2722 'fadd' 'sum_2_14_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 904 <SV = 903> <Delay = 5.96>
ST_904 : Operation 2723 [2/4] (5.96ns)   --->   "%sum_2_14_s = fadd float %sum_2_14_9, %kval_0_4" [./imgproc.h:55]   --->   Operation 2723 'fadd' 'sum_2_14_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 905 <SV = 904> <Delay = 5.96>
ST_905 : Operation 2724 [1/4] (5.96ns)   --->   "%sum_2_14_s = fadd float %sum_2_14_9, %kval_0_4" [./imgproc.h:55]   --->   Operation 2724 'fadd' 'sum_2_14_s' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 906 <SV = 905> <Delay = 5.96>
ST_906 : Operation 2725 [4/4] (5.96ns)   --->   "%sum_2_14_10 = fadd float %sum_2_14_s, %kval_0_3" [./imgproc.h:55]   --->   Operation 2725 'fadd' 'sum_2_14_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 907 <SV = 906> <Delay = 5.96>
ST_907 : Operation 2726 [3/4] (5.96ns)   --->   "%sum_2_14_10 = fadd float %sum_2_14_s, %kval_0_3" [./imgproc.h:55]   --->   Operation 2726 'fadd' 'sum_2_14_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 908 <SV = 907> <Delay = 5.96>
ST_908 : Operation 2727 [2/4] (5.96ns)   --->   "%sum_2_14_10 = fadd float %sum_2_14_s, %kval_0_3" [./imgproc.h:55]   --->   Operation 2727 'fadd' 'sum_2_14_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 909 <SV = 908> <Delay = 5.96>
ST_909 : Operation 2728 [1/4] (5.96ns)   --->   "%sum_2_14_10 = fadd float %sum_2_14_s, %kval_0_3" [./imgproc.h:55]   --->   Operation 2728 'fadd' 'sum_2_14_10' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 910 <SV = 909> <Delay = 5.96>
ST_910 : Operation 2729 [4/4] (5.96ns)   --->   "%sum_2_14_11 = fadd float %sum_2_14_10, %kval_0_2" [./imgproc.h:55]   --->   Operation 2729 'fadd' 'sum_2_14_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 911 <SV = 910> <Delay = 5.96>
ST_911 : Operation 2730 [3/4] (5.96ns)   --->   "%sum_2_14_11 = fadd float %sum_2_14_10, %kval_0_2" [./imgproc.h:55]   --->   Operation 2730 'fadd' 'sum_2_14_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 912 <SV = 911> <Delay = 5.96>
ST_912 : Operation 2731 [2/4] (5.96ns)   --->   "%sum_2_14_11 = fadd float %sum_2_14_10, %kval_0_2" [./imgproc.h:55]   --->   Operation 2731 'fadd' 'sum_2_14_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 913 <SV = 912> <Delay = 5.96>
ST_913 : Operation 2732 [1/4] (5.96ns)   --->   "%sum_2_14_11 = fadd float %sum_2_14_10, %kval_0_2" [./imgproc.h:55]   --->   Operation 2732 'fadd' 'sum_2_14_11' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 914 <SV = 913> <Delay = 5.96>
ST_914 : Operation 2733 [4/4] (5.96ns)   --->   "%sum_2_14_12 = fadd float %sum_2_14_11, %kval_0_1" [./imgproc.h:55]   --->   Operation 2733 'fadd' 'sum_2_14_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 915 <SV = 914> <Delay = 5.96>
ST_915 : Operation 2734 [3/4] (5.96ns)   --->   "%sum_2_14_12 = fadd float %sum_2_14_11, %kval_0_1" [./imgproc.h:55]   --->   Operation 2734 'fadd' 'sum_2_14_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 916 <SV = 915> <Delay = 5.96>
ST_916 : Operation 2735 [2/4] (5.96ns)   --->   "%sum_2_14_12 = fadd float %sum_2_14_11, %kval_0_1" [./imgproc.h:55]   --->   Operation 2735 'fadd' 'sum_2_14_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 917 <SV = 916> <Delay = 5.96>
ST_917 : Operation 2736 [1/4] (5.96ns)   --->   "%sum_2_14_12 = fadd float %sum_2_14_11, %kval_0_1" [./imgproc.h:55]   --->   Operation 2736 'fadd' 'sum_2_14_12' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 918 <SV = 917> <Delay = 5.96>
ST_918 : Operation 2737 [4/4] (5.96ns)   --->   "%sum_2_14_13 = fadd float %sum_2_14_12, %kval_0_0" [./imgproc.h:55]   --->   Operation 2737 'fadd' 'sum_2_14_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 919 <SV = 918> <Delay = 5.96>
ST_919 : Operation 2738 [3/4] (5.96ns)   --->   "%sum_2_14_13 = fadd float %sum_2_14_12, %kval_0_0" [./imgproc.h:55]   --->   Operation 2738 'fadd' 'sum_2_14_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 920 <SV = 919> <Delay = 5.96>
ST_920 : Operation 2739 [2/4] (5.96ns)   --->   "%sum_2_14_13 = fadd float %sum_2_14_12, %kval_0_0" [./imgproc.h:55]   --->   Operation 2739 'fadd' 'sum_2_14_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 921 <SV = 920> <Delay = 5.96>
ST_921 : Operation 2740 [1/4] (5.96ns)   --->   "%sum_2_14_13 = fadd float %sum_2_14_12, %kval_0_0" [./imgproc.h:55]   --->   Operation 2740 'fadd' 'sum_2_14_13' <Predicate = true> <Delay = 5.96> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 5.96> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 922 <SV = 921> <Delay = 8.34>
ST_922 : Operation 2741 [7/7] (8.34ns)   --->   "%denom = fdiv float 1.000000e+00, %sum_2_14_13" [./imgproc.h:59]   --->   Operation 2741 'fdiv' 'denom' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 923 <SV = 922> <Delay = 8.34>
ST_923 : Operation 2742 [6/7] (8.34ns)   --->   "%denom = fdiv float 1.000000e+00, %sum_2_14_13" [./imgproc.h:59]   --->   Operation 2742 'fdiv' 'denom' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 924 <SV = 923> <Delay = 8.34>
ST_924 : Operation 2743 [5/7] (8.34ns)   --->   "%denom = fdiv float 1.000000e+00, %sum_2_14_13" [./imgproc.h:59]   --->   Operation 2743 'fdiv' 'denom' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 925 <SV = 924> <Delay = 8.34>
ST_925 : Operation 2744 [4/7] (8.34ns)   --->   "%denom = fdiv float 1.000000e+00, %sum_2_14_13" [./imgproc.h:59]   --->   Operation 2744 'fdiv' 'denom' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 926 <SV = 925> <Delay = 8.34>
ST_926 : Operation 2745 [3/7] (8.34ns)   --->   "%denom = fdiv float 1.000000e+00, %sum_2_14_13" [./imgproc.h:59]   --->   Operation 2745 'fdiv' 'denom' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 927 <SV = 926> <Delay = 8.34>
ST_927 : Operation 2746 [2/7] (8.34ns)   --->   "%denom = fdiv float 1.000000e+00, %sum_2_14_13" [./imgproc.h:59]   --->   Operation 2746 'fdiv' 'denom' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 928 <SV = 927> <Delay = 8.34>
ST_928 : Operation 2747 [1/7] (8.34ns)   --->   "%denom = fdiv float 1.000000e+00, %sum_2_14_13" [./imgproc.h:59]   --->   Operation 2747 'fdiv' 'denom' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 929 <SV = 928> <Delay = 7.30>
ST_929 : Operation 2748 [2/2] (7.30ns)   --->   "%v_assign = fmul float %kval_0_0, %denom" [./imgproc.h:64]   --->   Operation 2748 'fmul' 'v_assign' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2749 [2/2] (7.30ns)   --->   "%v_assign_0_1 = fmul float %kval_0_1, %denom" [./imgproc.h:64]   --->   Operation 2749 'fmul' 'v_assign_0_1' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2750 [2/2] (7.30ns)   --->   "%v_assign_0_2 = fmul float %kval_0_2, %denom" [./imgproc.h:64]   --->   Operation 2750 'fmul' 'v_assign_0_2' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2751 [2/2] (7.30ns)   --->   "%v_assign_0_3 = fmul float %kval_0_3, %denom" [./imgproc.h:64]   --->   Operation 2751 'fmul' 'v_assign_0_3' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2752 [2/2] (7.30ns)   --->   "%v_assign_0_4 = fmul float %kval_0_4, %denom" [./imgproc.h:64]   --->   Operation 2752 'fmul' 'v_assign_0_4' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2753 [2/2] (7.30ns)   --->   "%v_assign_0_5 = fmul float %kval_0_5, %denom" [./imgproc.h:64]   --->   Operation 2753 'fmul' 'v_assign_0_5' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2754 [2/2] (7.30ns)   --->   "%v_assign_0_6 = fmul float %kval_0_6, %denom" [./imgproc.h:64]   --->   Operation 2754 'fmul' 'v_assign_0_6' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2755 [2/2] (7.30ns)   --->   "%v_assign_0_7 = fmul float %kval_0_7, %denom" [./imgproc.h:64]   --->   Operation 2755 'fmul' 'v_assign_0_7' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2756 [2/2] (7.30ns)   --->   "%v_assign_1 = fmul float %kval_1_0, %denom" [./imgproc.h:64]   --->   Operation 2756 'fmul' 'v_assign_1' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2757 [2/2] (7.30ns)   --->   "%v_assign_1_1 = fmul float %kval_1_1, %denom" [./imgproc.h:64]   --->   Operation 2757 'fmul' 'v_assign_1_1' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2758 [2/2] (7.30ns)   --->   "%v_assign_1_2 = fmul float %kval_1_2, %denom" [./imgproc.h:64]   --->   Operation 2758 'fmul' 'v_assign_1_2' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2759 [2/2] (7.30ns)   --->   "%v_assign_1_3 = fmul float %kval_1_3, %denom" [./imgproc.h:64]   --->   Operation 2759 'fmul' 'v_assign_1_3' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2760 [2/2] (7.30ns)   --->   "%v_assign_1_4 = fmul float %kval_1_4, %denom" [./imgproc.h:64]   --->   Operation 2760 'fmul' 'v_assign_1_4' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2761 [2/2] (7.30ns)   --->   "%v_assign_1_5 = fmul float %kval_1_5, %denom" [./imgproc.h:64]   --->   Operation 2761 'fmul' 'v_assign_1_5' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2762 [2/2] (7.30ns)   --->   "%v_assign_1_6 = fmul float %kval_1_6, %denom" [./imgproc.h:64]   --->   Operation 2762 'fmul' 'v_assign_1_6' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2763 [2/2] (7.30ns)   --->   "%v_assign_1_7 = fmul float %kval_1_7, %denom" [./imgproc.h:64]   --->   Operation 2763 'fmul' 'v_assign_1_7' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2764 [2/2] (7.30ns)   --->   "%v_assign_2 = fmul float %kval_2_0, %denom" [./imgproc.h:64]   --->   Operation 2764 'fmul' 'v_assign_2' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2765 [2/2] (7.30ns)   --->   "%v_assign_2_1 = fmul float %kval_2_1, %denom" [./imgproc.h:64]   --->   Operation 2765 'fmul' 'v_assign_2_1' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2766 [2/2] (7.30ns)   --->   "%v_assign_2_2 = fmul float %kval_2_2, %denom" [./imgproc.h:64]   --->   Operation 2766 'fmul' 'v_assign_2_2' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2767 [2/2] (7.30ns)   --->   "%v_assign_2_3 = fmul float %kval_2_3, %denom" [./imgproc.h:64]   --->   Operation 2767 'fmul' 'v_assign_2_3' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2768 [2/2] (7.30ns)   --->   "%v_assign_2_4 = fmul float %kval_2_4, %denom" [./imgproc.h:64]   --->   Operation 2768 'fmul' 'v_assign_2_4' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2769 [2/2] (7.30ns)   --->   "%v_assign_2_5 = fmul float %kval_2_5, %denom" [./imgproc.h:64]   --->   Operation 2769 'fmul' 'v_assign_2_5' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2770 [2/2] (7.30ns)   --->   "%v_assign_2_6 = fmul float %kval_2_6, %denom" [./imgproc.h:64]   --->   Operation 2770 'fmul' 'v_assign_2_6' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2771 [2/2] (7.30ns)   --->   "%v_assign_2_7 = fmul float %kval_2_7, %denom" [./imgproc.h:64]   --->   Operation 2771 'fmul' 'v_assign_2_7' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2772 [2/2] (7.30ns)   --->   "%v_assign_3 = fmul float %kval_3_0, %denom" [./imgproc.h:64]   --->   Operation 2772 'fmul' 'v_assign_3' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2773 [2/2] (7.30ns)   --->   "%v_assign_3_1 = fmul float %kval_3_1, %denom" [./imgproc.h:64]   --->   Operation 2773 'fmul' 'v_assign_3_1' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2774 [2/2] (7.30ns)   --->   "%v_assign_3_2 = fmul float %kval_3_2, %denom" [./imgproc.h:64]   --->   Operation 2774 'fmul' 'v_assign_3_2' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2775 [2/2] (7.30ns)   --->   "%v_assign_3_3 = fmul float %kval_3_3, %denom" [./imgproc.h:64]   --->   Operation 2775 'fmul' 'v_assign_3_3' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2776 [2/2] (7.30ns)   --->   "%v_assign_3_4 = fmul float %kval_3_4, %denom" [./imgproc.h:64]   --->   Operation 2776 'fmul' 'v_assign_3_4' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2777 [2/2] (7.30ns)   --->   "%v_assign_3_5 = fmul float %kval_3_5, %denom" [./imgproc.h:64]   --->   Operation 2777 'fmul' 'v_assign_3_5' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2778 [2/2] (7.30ns)   --->   "%v_assign_3_6 = fmul float %kval_3_6, %denom" [./imgproc.h:64]   --->   Operation 2778 'fmul' 'v_assign_3_6' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2779 [2/2] (7.30ns)   --->   "%v_assign_3_7 = fmul float %kval_3_7, %denom" [./imgproc.h:64]   --->   Operation 2779 'fmul' 'v_assign_3_7' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2780 [2/2] (7.30ns)   --->   "%v_assign_4 = fmul float %kval_4_0, %denom" [./imgproc.h:64]   --->   Operation 2780 'fmul' 'v_assign_4' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2781 [2/2] (7.30ns)   --->   "%v_assign_4_1 = fmul float %kval_4_1, %denom" [./imgproc.h:64]   --->   Operation 2781 'fmul' 'v_assign_4_1' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2782 [2/2] (7.30ns)   --->   "%v_assign_4_2 = fmul float %kval_4_2, %denom" [./imgproc.h:64]   --->   Operation 2782 'fmul' 'v_assign_4_2' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2783 [2/2] (7.30ns)   --->   "%v_assign_4_3 = fmul float %kval_4_3, %denom" [./imgproc.h:64]   --->   Operation 2783 'fmul' 'v_assign_4_3' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2784 [2/2] (7.30ns)   --->   "%v_assign_4_4 = fmul float %kval_4_4, %denom" [./imgproc.h:64]   --->   Operation 2784 'fmul' 'v_assign_4_4' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2785 [2/2] (7.30ns)   --->   "%v_assign_4_5 = fmul float %kval_4_5, %denom" [./imgproc.h:64]   --->   Operation 2785 'fmul' 'v_assign_4_5' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2786 [2/2] (7.30ns)   --->   "%v_assign_4_6 = fmul float %kval_4_6, %denom" [./imgproc.h:64]   --->   Operation 2786 'fmul' 'v_assign_4_6' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2787 [2/2] (7.30ns)   --->   "%v_assign_4_7 = fmul float %kval_4_7, %denom" [./imgproc.h:64]   --->   Operation 2787 'fmul' 'v_assign_4_7' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2788 [2/2] (7.30ns)   --->   "%v_assign_5 = fmul float %kval_5_0, %denom" [./imgproc.h:64]   --->   Operation 2788 'fmul' 'v_assign_5' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2789 [2/2] (7.30ns)   --->   "%v_assign_5_1 = fmul float %kval_5_1, %denom" [./imgproc.h:64]   --->   Operation 2789 'fmul' 'v_assign_5_1' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2790 [2/2] (7.30ns)   --->   "%v_assign_5_2 = fmul float %kval_5_2, %denom" [./imgproc.h:64]   --->   Operation 2790 'fmul' 'v_assign_5_2' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2791 [2/2] (7.30ns)   --->   "%v_assign_5_3 = fmul float %kval_5_3, %denom" [./imgproc.h:64]   --->   Operation 2791 'fmul' 'v_assign_5_3' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2792 [2/2] (7.30ns)   --->   "%v_assign_5_4 = fmul float %kval_5_4, %denom" [./imgproc.h:64]   --->   Operation 2792 'fmul' 'v_assign_5_4' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2793 [2/2] (7.30ns)   --->   "%v_assign_5_5 = fmul float %kval_5_5, %denom" [./imgproc.h:64]   --->   Operation 2793 'fmul' 'v_assign_5_5' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2794 [2/2] (7.30ns)   --->   "%v_assign_5_6 = fmul float %kval_5_6, %denom" [./imgproc.h:64]   --->   Operation 2794 'fmul' 'v_assign_5_6' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2795 [2/2] (7.30ns)   --->   "%v_assign_5_7 = fmul float %kval_5_7, %denom" [./imgproc.h:64]   --->   Operation 2795 'fmul' 'v_assign_5_7' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2796 [2/2] (7.30ns)   --->   "%v_assign_6 = fmul float %kval_6_0, %denom" [./imgproc.h:64]   --->   Operation 2796 'fmul' 'v_assign_6' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2797 [2/2] (7.30ns)   --->   "%v_assign_6_1 = fmul float %kval_6_1, %denom" [./imgproc.h:64]   --->   Operation 2797 'fmul' 'v_assign_6_1' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2798 [2/2] (7.30ns)   --->   "%v_assign_6_2 = fmul float %kval_6_2, %denom" [./imgproc.h:64]   --->   Operation 2798 'fmul' 'v_assign_6_2' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2799 [2/2] (7.30ns)   --->   "%v_assign_6_3 = fmul float %kval_6_3, %denom" [./imgproc.h:64]   --->   Operation 2799 'fmul' 'v_assign_6_3' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2800 [2/2] (7.30ns)   --->   "%v_assign_6_4 = fmul float %kval_6_4, %denom" [./imgproc.h:64]   --->   Operation 2800 'fmul' 'v_assign_6_4' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2801 [2/2] (7.30ns)   --->   "%v_assign_6_5 = fmul float %kval_6_5, %denom" [./imgproc.h:64]   --->   Operation 2801 'fmul' 'v_assign_6_5' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2802 [2/2] (7.30ns)   --->   "%v_assign_6_6 = fmul float %kval_6_6, %denom" [./imgproc.h:64]   --->   Operation 2802 'fmul' 'v_assign_6_6' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2803 [2/2] (7.30ns)   --->   "%v_assign_6_7 = fmul float %kval_6_7, %denom" [./imgproc.h:64]   --->   Operation 2803 'fmul' 'v_assign_6_7' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2804 [2/2] (7.30ns)   --->   "%v_assign_7 = fmul float %kval_7_0, %denom" [./imgproc.h:64]   --->   Operation 2804 'fmul' 'v_assign_7' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2805 [2/2] (7.30ns)   --->   "%v_assign_7_1 = fmul float %kval_7_1, %denom" [./imgproc.h:64]   --->   Operation 2805 'fmul' 'v_assign_7_1' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2806 [2/2] (7.30ns)   --->   "%v_assign_7_2 = fmul float %kval_7_2, %denom" [./imgproc.h:64]   --->   Operation 2806 'fmul' 'v_assign_7_2' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2807 [2/2] (7.30ns)   --->   "%v_assign_7_3 = fmul float %kval_7_3, %denom" [./imgproc.h:64]   --->   Operation 2807 'fmul' 'v_assign_7_3' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2808 [2/2] (7.30ns)   --->   "%v_assign_7_4 = fmul float %kval_7_4, %denom" [./imgproc.h:64]   --->   Operation 2808 'fmul' 'v_assign_7_4' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2809 [2/2] (7.30ns)   --->   "%v_assign_7_5 = fmul float %kval_7_5, %denom" [./imgproc.h:64]   --->   Operation 2809 'fmul' 'v_assign_7_5' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2810 [2/2] (7.30ns)   --->   "%v_assign_7_6 = fmul float %kval_7_6, %denom" [./imgproc.h:64]   --->   Operation 2810 'fmul' 'v_assign_7_6' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_929 : Operation 2811 [2/2] (7.30ns)   --->   "%v_assign_7_7 = fmul float %kval_7_7, %denom" [./imgproc.h:64]   --->   Operation 2811 'fmul' 'v_assign_7_7' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 930 <SV = 929> <Delay = 7.30>
ST_930 : Operation 2812 [1/2] (7.30ns)   --->   "%v_assign = fmul float %kval_0_0, %denom" [./imgproc.h:64]   --->   Operation 2812 'fmul' 'v_assign' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2813 [1/2] (7.30ns)   --->   "%v_assign_0_1 = fmul float %kval_0_1, %denom" [./imgproc.h:64]   --->   Operation 2813 'fmul' 'v_assign_0_1' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2814 [1/2] (7.30ns)   --->   "%v_assign_0_2 = fmul float %kval_0_2, %denom" [./imgproc.h:64]   --->   Operation 2814 'fmul' 'v_assign_0_2' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2815 [1/2] (7.30ns)   --->   "%v_assign_0_3 = fmul float %kval_0_3, %denom" [./imgproc.h:64]   --->   Operation 2815 'fmul' 'v_assign_0_3' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2816 [1/2] (7.30ns)   --->   "%v_assign_0_4 = fmul float %kval_0_4, %denom" [./imgproc.h:64]   --->   Operation 2816 'fmul' 'v_assign_0_4' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2817 [1/2] (7.30ns)   --->   "%v_assign_0_5 = fmul float %kval_0_5, %denom" [./imgproc.h:64]   --->   Operation 2817 'fmul' 'v_assign_0_5' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2818 [1/2] (7.30ns)   --->   "%v_assign_0_6 = fmul float %kval_0_6, %denom" [./imgproc.h:64]   --->   Operation 2818 'fmul' 'v_assign_0_6' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2819 [1/2] (7.30ns)   --->   "%v_assign_0_7 = fmul float %kval_0_7, %denom" [./imgproc.h:64]   --->   Operation 2819 'fmul' 'v_assign_0_7' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2820 [1/2] (7.30ns)   --->   "%v_assign_1 = fmul float %kval_1_0, %denom" [./imgproc.h:64]   --->   Operation 2820 'fmul' 'v_assign_1' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2821 [1/2] (7.30ns)   --->   "%v_assign_1_1 = fmul float %kval_1_1, %denom" [./imgproc.h:64]   --->   Operation 2821 'fmul' 'v_assign_1_1' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2822 [1/2] (7.30ns)   --->   "%v_assign_1_2 = fmul float %kval_1_2, %denom" [./imgproc.h:64]   --->   Operation 2822 'fmul' 'v_assign_1_2' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2823 [1/2] (7.30ns)   --->   "%v_assign_1_3 = fmul float %kval_1_3, %denom" [./imgproc.h:64]   --->   Operation 2823 'fmul' 'v_assign_1_3' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2824 [1/2] (7.30ns)   --->   "%v_assign_1_4 = fmul float %kval_1_4, %denom" [./imgproc.h:64]   --->   Operation 2824 'fmul' 'v_assign_1_4' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2825 [1/2] (7.30ns)   --->   "%v_assign_1_5 = fmul float %kval_1_5, %denom" [./imgproc.h:64]   --->   Operation 2825 'fmul' 'v_assign_1_5' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2826 [1/2] (7.30ns)   --->   "%v_assign_1_6 = fmul float %kval_1_6, %denom" [./imgproc.h:64]   --->   Operation 2826 'fmul' 'v_assign_1_6' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2827 [1/2] (7.30ns)   --->   "%v_assign_1_7 = fmul float %kval_1_7, %denom" [./imgproc.h:64]   --->   Operation 2827 'fmul' 'v_assign_1_7' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2828 [1/2] (7.30ns)   --->   "%v_assign_2 = fmul float %kval_2_0, %denom" [./imgproc.h:64]   --->   Operation 2828 'fmul' 'v_assign_2' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2829 [1/2] (7.30ns)   --->   "%v_assign_2_1 = fmul float %kval_2_1, %denom" [./imgproc.h:64]   --->   Operation 2829 'fmul' 'v_assign_2_1' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2830 [1/2] (7.30ns)   --->   "%v_assign_2_2 = fmul float %kval_2_2, %denom" [./imgproc.h:64]   --->   Operation 2830 'fmul' 'v_assign_2_2' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2831 [1/2] (7.30ns)   --->   "%v_assign_2_3 = fmul float %kval_2_3, %denom" [./imgproc.h:64]   --->   Operation 2831 'fmul' 'v_assign_2_3' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2832 [1/2] (7.30ns)   --->   "%v_assign_2_4 = fmul float %kval_2_4, %denom" [./imgproc.h:64]   --->   Operation 2832 'fmul' 'v_assign_2_4' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2833 [1/2] (7.30ns)   --->   "%v_assign_2_5 = fmul float %kval_2_5, %denom" [./imgproc.h:64]   --->   Operation 2833 'fmul' 'v_assign_2_5' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2834 [1/2] (7.30ns)   --->   "%v_assign_2_6 = fmul float %kval_2_6, %denom" [./imgproc.h:64]   --->   Operation 2834 'fmul' 'v_assign_2_6' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2835 [1/2] (7.30ns)   --->   "%v_assign_2_7 = fmul float %kval_2_7, %denom" [./imgproc.h:64]   --->   Operation 2835 'fmul' 'v_assign_2_7' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2836 [1/2] (7.30ns)   --->   "%v_assign_3 = fmul float %kval_3_0, %denom" [./imgproc.h:64]   --->   Operation 2836 'fmul' 'v_assign_3' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2837 [1/2] (7.30ns)   --->   "%v_assign_3_1 = fmul float %kval_3_1, %denom" [./imgproc.h:64]   --->   Operation 2837 'fmul' 'v_assign_3_1' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2838 [1/2] (7.30ns)   --->   "%v_assign_3_2 = fmul float %kval_3_2, %denom" [./imgproc.h:64]   --->   Operation 2838 'fmul' 'v_assign_3_2' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2839 [1/2] (7.30ns)   --->   "%v_assign_3_3 = fmul float %kval_3_3, %denom" [./imgproc.h:64]   --->   Operation 2839 'fmul' 'v_assign_3_3' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2840 [1/2] (7.30ns)   --->   "%v_assign_3_4 = fmul float %kval_3_4, %denom" [./imgproc.h:64]   --->   Operation 2840 'fmul' 'v_assign_3_4' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2841 [1/2] (7.30ns)   --->   "%v_assign_3_5 = fmul float %kval_3_5, %denom" [./imgproc.h:64]   --->   Operation 2841 'fmul' 'v_assign_3_5' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2842 [1/2] (7.30ns)   --->   "%v_assign_3_6 = fmul float %kval_3_6, %denom" [./imgproc.h:64]   --->   Operation 2842 'fmul' 'v_assign_3_6' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2843 [1/2] (7.30ns)   --->   "%v_assign_3_7 = fmul float %kval_3_7, %denom" [./imgproc.h:64]   --->   Operation 2843 'fmul' 'v_assign_3_7' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2844 [1/2] (7.30ns)   --->   "%v_assign_4 = fmul float %kval_4_0, %denom" [./imgproc.h:64]   --->   Operation 2844 'fmul' 'v_assign_4' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2845 [1/2] (7.30ns)   --->   "%v_assign_4_1 = fmul float %kval_4_1, %denom" [./imgproc.h:64]   --->   Operation 2845 'fmul' 'v_assign_4_1' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2846 [1/2] (7.30ns)   --->   "%v_assign_4_2 = fmul float %kval_4_2, %denom" [./imgproc.h:64]   --->   Operation 2846 'fmul' 'v_assign_4_2' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2847 [1/2] (7.30ns)   --->   "%v_assign_4_3 = fmul float %kval_4_3, %denom" [./imgproc.h:64]   --->   Operation 2847 'fmul' 'v_assign_4_3' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2848 [1/2] (7.30ns)   --->   "%v_assign_4_4 = fmul float %kval_4_4, %denom" [./imgproc.h:64]   --->   Operation 2848 'fmul' 'v_assign_4_4' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2849 [1/2] (7.30ns)   --->   "%v_assign_4_5 = fmul float %kval_4_5, %denom" [./imgproc.h:64]   --->   Operation 2849 'fmul' 'v_assign_4_5' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2850 [1/2] (7.30ns)   --->   "%v_assign_4_6 = fmul float %kval_4_6, %denom" [./imgproc.h:64]   --->   Operation 2850 'fmul' 'v_assign_4_6' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2851 [1/2] (7.30ns)   --->   "%v_assign_4_7 = fmul float %kval_4_7, %denom" [./imgproc.h:64]   --->   Operation 2851 'fmul' 'v_assign_4_7' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2852 [1/2] (7.30ns)   --->   "%v_assign_5 = fmul float %kval_5_0, %denom" [./imgproc.h:64]   --->   Operation 2852 'fmul' 'v_assign_5' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2853 [1/2] (7.30ns)   --->   "%v_assign_5_1 = fmul float %kval_5_1, %denom" [./imgproc.h:64]   --->   Operation 2853 'fmul' 'v_assign_5_1' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2854 [1/2] (7.30ns)   --->   "%v_assign_5_2 = fmul float %kval_5_2, %denom" [./imgproc.h:64]   --->   Operation 2854 'fmul' 'v_assign_5_2' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2855 [1/2] (7.30ns)   --->   "%v_assign_5_3 = fmul float %kval_5_3, %denom" [./imgproc.h:64]   --->   Operation 2855 'fmul' 'v_assign_5_3' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2856 [1/2] (7.30ns)   --->   "%v_assign_5_4 = fmul float %kval_5_4, %denom" [./imgproc.h:64]   --->   Operation 2856 'fmul' 'v_assign_5_4' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2857 [1/2] (7.30ns)   --->   "%v_assign_5_5 = fmul float %kval_5_5, %denom" [./imgproc.h:64]   --->   Operation 2857 'fmul' 'v_assign_5_5' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2858 [1/2] (7.30ns)   --->   "%v_assign_5_6 = fmul float %kval_5_6, %denom" [./imgproc.h:64]   --->   Operation 2858 'fmul' 'v_assign_5_6' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2859 [1/2] (7.30ns)   --->   "%v_assign_5_7 = fmul float %kval_5_7, %denom" [./imgproc.h:64]   --->   Operation 2859 'fmul' 'v_assign_5_7' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2860 [1/2] (7.30ns)   --->   "%v_assign_6 = fmul float %kval_6_0, %denom" [./imgproc.h:64]   --->   Operation 2860 'fmul' 'v_assign_6' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2861 [1/2] (7.30ns)   --->   "%v_assign_6_1 = fmul float %kval_6_1, %denom" [./imgproc.h:64]   --->   Operation 2861 'fmul' 'v_assign_6_1' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2862 [1/2] (7.30ns)   --->   "%v_assign_6_2 = fmul float %kval_6_2, %denom" [./imgproc.h:64]   --->   Operation 2862 'fmul' 'v_assign_6_2' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2863 [1/2] (7.30ns)   --->   "%v_assign_6_3 = fmul float %kval_6_3, %denom" [./imgproc.h:64]   --->   Operation 2863 'fmul' 'v_assign_6_3' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2864 [1/2] (7.30ns)   --->   "%v_assign_6_4 = fmul float %kval_6_4, %denom" [./imgproc.h:64]   --->   Operation 2864 'fmul' 'v_assign_6_4' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2865 [1/2] (7.30ns)   --->   "%v_assign_6_5 = fmul float %kval_6_5, %denom" [./imgproc.h:64]   --->   Operation 2865 'fmul' 'v_assign_6_5' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2866 [1/2] (7.30ns)   --->   "%v_assign_6_6 = fmul float %kval_6_6, %denom" [./imgproc.h:64]   --->   Operation 2866 'fmul' 'v_assign_6_6' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2867 [1/2] (7.30ns)   --->   "%v_assign_6_7 = fmul float %kval_6_7, %denom" [./imgproc.h:64]   --->   Operation 2867 'fmul' 'v_assign_6_7' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2868 [1/2] (7.30ns)   --->   "%v_assign_7 = fmul float %kval_7_0, %denom" [./imgproc.h:64]   --->   Operation 2868 'fmul' 'v_assign_7' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2869 [1/2] (7.30ns)   --->   "%v_assign_7_1 = fmul float %kval_7_1, %denom" [./imgproc.h:64]   --->   Operation 2869 'fmul' 'v_assign_7_1' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2870 [1/2] (7.30ns)   --->   "%v_assign_7_2 = fmul float %kval_7_2, %denom" [./imgproc.h:64]   --->   Operation 2870 'fmul' 'v_assign_7_2' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2871 [1/2] (7.30ns)   --->   "%v_assign_7_3 = fmul float %kval_7_3, %denom" [./imgproc.h:64]   --->   Operation 2871 'fmul' 'v_assign_7_3' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2872 [1/2] (7.30ns)   --->   "%v_assign_7_4 = fmul float %kval_7_4, %denom" [./imgproc.h:64]   --->   Operation 2872 'fmul' 'v_assign_7_4' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2873 [1/2] (7.30ns)   --->   "%v_assign_7_5 = fmul float %kval_7_5, %denom" [./imgproc.h:64]   --->   Operation 2873 'fmul' 'v_assign_7_5' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2874 [1/2] (7.30ns)   --->   "%v_assign_7_6 = fmul float %kval_7_6, %denom" [./imgproc.h:64]   --->   Operation 2874 'fmul' 'v_assign_7_6' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 2875 [1/2] (7.30ns)   --->   "%v_assign_7_7 = fmul float %kval_7_7, %denom" [./imgproc.h:64]   --->   Operation 2875 'fmul' 'v_assign_7_7' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 931 <SV = 930> <Delay = 6.68>
ST_931 : Operation 2876 [1/1] (2.65ns)   --->   "%d_assign = fpext float %v_assign to double" [./imgproc.h:64]   --->   Operation 2876 'fpext' 'd_assign' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 2877 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [./imgproc.h:64]   --->   Operation 2877 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2878 [1/1] (0.00ns)   --->   "%tmp_177 = trunc i64 %ireg_V to i63" [./imgproc.h:64]   --->   Operation 2878 'trunc' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2879 [1/1] (0.00ns)   --->   "%tmp_245 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [./imgproc.h:64]   --->   Operation 2879 'bitselect' 'tmp_245' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2880 [1/1] (0.00ns)   --->   "%p_Result_s = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 2880 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2881 [1/1] (0.00ns)   --->   "%tmp_151 = zext i11 %p_Result_s to i12" [./imgproc.h:64]   --->   Operation 2881 'zext' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2882 [1/1] (0.00ns)   --->   "%tmp_248 = trunc i64 %ireg_V to i52" [./imgproc.h:64]   --->   Operation 2882 'trunc' 'tmp_248' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2883 [1/1] (1.33ns)   --->   "%tmp_153 = icmp eq i63 %tmp_177, 0" [./imgproc.h:64]   --->   Operation 2883 'icmp' 'tmp_153' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 2884 [1/1] (1.26ns)   --->   "%F2 = sub i12 1075, %tmp_151" [./imgproc.h:64]   --->   Operation 2884 'sub' 'F2' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 2885 [1/1] (1.11ns)   --->   "%tmp_154 = icmp sgt i12 %F2, 22" [./imgproc.h:64]   --->   Operation 2885 'icmp' 'tmp_154' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 2886 [1/1] (1.26ns)   --->   "%tmp_155 = add i12 -22, %F2" [./imgproc.h:64]   --->   Operation 2886 'add' 'tmp_155' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 2887 [1/1] (1.26ns)   --->   "%tmp_156 = sub i12 22, %F2" [./imgproc.h:64]   --->   Operation 2887 'sub' 'tmp_156' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 2888 [1/1] (0.55ns)   --->   "%sh_amt = select i1 %tmp_154, i12 %tmp_155, i12 %tmp_156" [./imgproc.h:64]   --->   Operation 2888 'select' 'sh_amt' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 2889 [1/1] (0.00ns)   --->   "%tmp_252 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 2889 'partselect' 'tmp_252' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2890 [1/1] (0.94ns)   --->   "%icmp = icmp eq i7 %tmp_252, 0" [./imgproc.h:64]   --->   Operation 2890 'icmp' 'icmp' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 2891 [1/1] (1.11ns)   --->   "%tmp_162 = icmp sgt i12 %tmp_155, 54" [./imgproc.h:64]   --->   Operation 2891 'icmp' 'tmp_162' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 2892 [1/1] (0.00ns)   --->   "%tmp_255 = trunc i12 %F2 to i6" [./imgproc.h:64]   --->   Operation 2892 'trunc' 'tmp_255' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2893 [1/1] (2.65ns)   --->   "%d_assign_0_1 = fpext float %v_assign_0_1 to double" [./imgproc.h:64]   --->   Operation 2893 'fpext' 'd_assign_0_1' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 2894 [1/1] (0.00ns)   --->   "%ireg_V_0_1 = bitcast double %d_assign_0_1 to i64" [./imgproc.h:64]   --->   Operation 2894 'bitcast' 'ireg_V_0_1' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2895 [1/1] (0.00ns)   --->   "%tmp_260 = trunc i64 %ireg_V_0_1 to i63" [./imgproc.h:64]   --->   Operation 2895 'trunc' 'tmp_260' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2896 [1/1] (0.00ns)   --->   "%tmp_261 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_0_1, i32 63)" [./imgproc.h:64]   --->   Operation 2896 'bitselect' 'tmp_261' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2897 [1/1] (0.00ns)   --->   "%p_Result_274_0_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_0_1, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 2897 'partselect' 'p_Result_274_0_1' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2898 [1/1] (0.00ns)   --->   "%tmp_483_0_1 = zext i11 %p_Result_274_0_1 to i12" [./imgproc.h:64]   --->   Operation 2898 'zext' 'tmp_483_0_1' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2899 [1/1] (0.00ns)   --->   "%tmp_262 = trunc i64 %ireg_V_0_1 to i52" [./imgproc.h:64]   --->   Operation 2899 'trunc' 'tmp_262' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2900 [1/1] (1.33ns)   --->   "%tmp_485_0_1 = icmp eq i63 %tmp_260, 0" [./imgproc.h:64]   --->   Operation 2900 'icmp' 'tmp_485_0_1' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 2901 [1/1] (1.26ns)   --->   "%F2_0_1 = sub i12 1075, %tmp_483_0_1" [./imgproc.h:64]   --->   Operation 2901 'sub' 'F2_0_1' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 2902 [1/1] (1.11ns)   --->   "%tmp_487_0_1 = icmp sgt i12 %F2_0_1, 22" [./imgproc.h:64]   --->   Operation 2902 'icmp' 'tmp_487_0_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 2903 [1/1] (1.26ns)   --->   "%tmp_488_0_1 = add i12 -22, %F2_0_1" [./imgproc.h:64]   --->   Operation 2903 'add' 'tmp_488_0_1' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 2904 [1/1] (1.26ns)   --->   "%tmp_489_0_1 = sub i12 22, %F2_0_1" [./imgproc.h:64]   --->   Operation 2904 'sub' 'tmp_489_0_1' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 2905 [1/1] (0.55ns)   --->   "%sh_amt_0_1 = select i1 %tmp_487_0_1, i12 %tmp_488_0_1, i12 %tmp_489_0_1" [./imgproc.h:64]   --->   Operation 2905 'select' 'sh_amt_0_1' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 2906 [1/1] (0.00ns)   --->   "%tmp_264 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_0_1, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 2906 'partselect' 'tmp_264' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2907 [1/1] (0.94ns)   --->   "%icmp5 = icmp eq i7 %tmp_264, 0" [./imgproc.h:64]   --->   Operation 2907 'icmp' 'icmp5' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 2908 [1/1] (1.11ns)   --->   "%tmp_499_0_1 = icmp sgt i12 %tmp_488_0_1, 54" [./imgproc.h:64]   --->   Operation 2908 'icmp' 'tmp_499_0_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 2909 [1/1] (0.00ns)   --->   "%tmp_267 = trunc i12 %F2_0_1 to i6" [./imgproc.h:64]   --->   Operation 2909 'trunc' 'tmp_267' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2910 [1/1] (2.65ns)   --->   "%d_assign_0_2 = fpext float %v_assign_0_2 to double" [./imgproc.h:64]   --->   Operation 2910 'fpext' 'd_assign_0_2' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 2911 [1/1] (0.00ns)   --->   "%ireg_V_0_2 = bitcast double %d_assign_0_2 to i64" [./imgproc.h:64]   --->   Operation 2911 'bitcast' 'ireg_V_0_2' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2912 [1/1] (0.00ns)   --->   "%tmp_272 = trunc i64 %ireg_V_0_2 to i63" [./imgproc.h:64]   --->   Operation 2912 'trunc' 'tmp_272' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2913 [1/1] (0.00ns)   --->   "%tmp_273 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_0_2, i32 63)" [./imgproc.h:64]   --->   Operation 2913 'bitselect' 'tmp_273' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2914 [1/1] (0.00ns)   --->   "%p_Result_274_0_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_0_2, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 2914 'partselect' 'p_Result_274_0_2' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2915 [1/1] (0.00ns)   --->   "%tmp_483_0_2 = zext i11 %p_Result_274_0_2 to i12" [./imgproc.h:64]   --->   Operation 2915 'zext' 'tmp_483_0_2' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2916 [1/1] (0.00ns)   --->   "%tmp_274 = trunc i64 %ireg_V_0_2 to i52" [./imgproc.h:64]   --->   Operation 2916 'trunc' 'tmp_274' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2917 [1/1] (1.33ns)   --->   "%tmp_485_0_2 = icmp eq i63 %tmp_272, 0" [./imgproc.h:64]   --->   Operation 2917 'icmp' 'tmp_485_0_2' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 2918 [1/1] (1.26ns)   --->   "%F2_0_2 = sub i12 1075, %tmp_483_0_2" [./imgproc.h:64]   --->   Operation 2918 'sub' 'F2_0_2' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 2919 [1/1] (1.11ns)   --->   "%tmp_487_0_2 = icmp sgt i12 %F2_0_2, 22" [./imgproc.h:64]   --->   Operation 2919 'icmp' 'tmp_487_0_2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 2920 [1/1] (1.26ns)   --->   "%tmp_488_0_2 = add i12 -22, %F2_0_2" [./imgproc.h:64]   --->   Operation 2920 'add' 'tmp_488_0_2' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 2921 [1/1] (1.26ns)   --->   "%tmp_489_0_2 = sub i12 22, %F2_0_2" [./imgproc.h:64]   --->   Operation 2921 'sub' 'tmp_489_0_2' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 2922 [1/1] (0.55ns)   --->   "%sh_amt_0_2 = select i1 %tmp_487_0_2, i12 %tmp_488_0_2, i12 %tmp_489_0_2" [./imgproc.h:64]   --->   Operation 2922 'select' 'sh_amt_0_2' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 2923 [1/1] (0.00ns)   --->   "%tmp_276 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_0_2, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 2923 'partselect' 'tmp_276' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2924 [1/1] (0.94ns)   --->   "%icmp8 = icmp eq i7 %tmp_276, 0" [./imgproc.h:64]   --->   Operation 2924 'icmp' 'icmp8' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 2925 [1/1] (1.11ns)   --->   "%tmp_499_0_2 = icmp sgt i12 %tmp_488_0_2, 54" [./imgproc.h:64]   --->   Operation 2925 'icmp' 'tmp_499_0_2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 2926 [1/1] (0.00ns)   --->   "%tmp_279 = trunc i12 %F2_0_2 to i6" [./imgproc.h:64]   --->   Operation 2926 'trunc' 'tmp_279' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2927 [1/1] (2.65ns)   --->   "%d_assign_0_3 = fpext float %v_assign_0_3 to double" [./imgproc.h:64]   --->   Operation 2927 'fpext' 'd_assign_0_3' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 2928 [1/1] (0.00ns)   --->   "%ireg_V_0_3 = bitcast double %d_assign_0_3 to i64" [./imgproc.h:64]   --->   Operation 2928 'bitcast' 'ireg_V_0_3' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2929 [1/1] (0.00ns)   --->   "%tmp_284 = trunc i64 %ireg_V_0_3 to i63" [./imgproc.h:64]   --->   Operation 2929 'trunc' 'tmp_284' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2930 [1/1] (0.00ns)   --->   "%tmp_285 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_0_3, i32 63)" [./imgproc.h:64]   --->   Operation 2930 'bitselect' 'tmp_285' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2931 [1/1] (0.00ns)   --->   "%p_Result_274_0_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_0_3, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 2931 'partselect' 'p_Result_274_0_3' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2932 [1/1] (0.00ns)   --->   "%tmp_483_0_3 = zext i11 %p_Result_274_0_3 to i12" [./imgproc.h:64]   --->   Operation 2932 'zext' 'tmp_483_0_3' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2933 [1/1] (0.00ns)   --->   "%tmp_286 = trunc i64 %ireg_V_0_3 to i52" [./imgproc.h:64]   --->   Operation 2933 'trunc' 'tmp_286' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2934 [1/1] (1.33ns)   --->   "%tmp_485_0_3 = icmp eq i63 %tmp_284, 0" [./imgproc.h:64]   --->   Operation 2934 'icmp' 'tmp_485_0_3' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 2935 [1/1] (1.26ns)   --->   "%F2_0_3 = sub i12 1075, %tmp_483_0_3" [./imgproc.h:64]   --->   Operation 2935 'sub' 'F2_0_3' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 2936 [1/1] (1.11ns)   --->   "%tmp_487_0_3 = icmp sgt i12 %F2_0_3, 22" [./imgproc.h:64]   --->   Operation 2936 'icmp' 'tmp_487_0_3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 2937 [1/1] (1.26ns)   --->   "%tmp_488_0_3 = add i12 -22, %F2_0_3" [./imgproc.h:64]   --->   Operation 2937 'add' 'tmp_488_0_3' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 2938 [1/1] (1.26ns)   --->   "%tmp_489_0_3 = sub i12 22, %F2_0_3" [./imgproc.h:64]   --->   Operation 2938 'sub' 'tmp_489_0_3' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 2939 [1/1] (0.55ns)   --->   "%sh_amt_0_3 = select i1 %tmp_487_0_3, i12 %tmp_488_0_3, i12 %tmp_489_0_3" [./imgproc.h:64]   --->   Operation 2939 'select' 'sh_amt_0_3' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 2940 [1/1] (0.00ns)   --->   "%tmp_288 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_0_3, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 2940 'partselect' 'tmp_288' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2941 [1/1] (0.94ns)   --->   "%icmp1 = icmp eq i7 %tmp_288, 0" [./imgproc.h:64]   --->   Operation 2941 'icmp' 'icmp1' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 2942 [1/1] (1.11ns)   --->   "%tmp_499_0_3 = icmp sgt i12 %tmp_488_0_3, 54" [./imgproc.h:64]   --->   Operation 2942 'icmp' 'tmp_499_0_3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 2943 [1/1] (0.00ns)   --->   "%tmp_291 = trunc i12 %F2_0_3 to i6" [./imgproc.h:64]   --->   Operation 2943 'trunc' 'tmp_291' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2944 [1/1] (2.65ns)   --->   "%d_assign_0_4 = fpext float %v_assign_0_4 to double" [./imgproc.h:64]   --->   Operation 2944 'fpext' 'd_assign_0_4' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 2945 [1/1] (0.00ns)   --->   "%ireg_V_0_4 = bitcast double %d_assign_0_4 to i64" [./imgproc.h:64]   --->   Operation 2945 'bitcast' 'ireg_V_0_4' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2946 [1/1] (0.00ns)   --->   "%tmp_296 = trunc i64 %ireg_V_0_4 to i63" [./imgproc.h:64]   --->   Operation 2946 'trunc' 'tmp_296' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2947 [1/1] (0.00ns)   --->   "%tmp_297 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_0_4, i32 63)" [./imgproc.h:64]   --->   Operation 2947 'bitselect' 'tmp_297' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2948 [1/1] (0.00ns)   --->   "%p_Result_274_0_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_0_4, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 2948 'partselect' 'p_Result_274_0_4' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2949 [1/1] (0.00ns)   --->   "%tmp_483_0_4 = zext i11 %p_Result_274_0_4 to i12" [./imgproc.h:64]   --->   Operation 2949 'zext' 'tmp_483_0_4' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2950 [1/1] (0.00ns)   --->   "%tmp_298 = trunc i64 %ireg_V_0_4 to i52" [./imgproc.h:64]   --->   Operation 2950 'trunc' 'tmp_298' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2951 [1/1] (1.33ns)   --->   "%tmp_485_0_4 = icmp eq i63 %tmp_296, 0" [./imgproc.h:64]   --->   Operation 2951 'icmp' 'tmp_485_0_4' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 2952 [1/1] (1.26ns)   --->   "%F2_0_4 = sub i12 1075, %tmp_483_0_4" [./imgproc.h:64]   --->   Operation 2952 'sub' 'F2_0_4' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 2953 [1/1] (1.11ns)   --->   "%tmp_487_0_4 = icmp sgt i12 %F2_0_4, 22" [./imgproc.h:64]   --->   Operation 2953 'icmp' 'tmp_487_0_4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 2954 [1/1] (1.26ns)   --->   "%tmp_488_0_4 = add i12 -22, %F2_0_4" [./imgproc.h:64]   --->   Operation 2954 'add' 'tmp_488_0_4' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 2955 [1/1] (1.26ns)   --->   "%tmp_489_0_4 = sub i12 22, %F2_0_4" [./imgproc.h:64]   --->   Operation 2955 'sub' 'tmp_489_0_4' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 2956 [1/1] (0.55ns)   --->   "%sh_amt_0_4 = select i1 %tmp_487_0_4, i12 %tmp_488_0_4, i12 %tmp_489_0_4" [./imgproc.h:64]   --->   Operation 2956 'select' 'sh_amt_0_4' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 2957 [1/1] (0.00ns)   --->   "%tmp_300 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_0_4, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 2957 'partselect' 'tmp_300' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2958 [1/1] (0.94ns)   --->   "%icmp2 = icmp eq i7 %tmp_300, 0" [./imgproc.h:64]   --->   Operation 2958 'icmp' 'icmp2' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 2959 [1/1] (1.11ns)   --->   "%tmp_499_0_4 = icmp sgt i12 %tmp_488_0_4, 54" [./imgproc.h:64]   --->   Operation 2959 'icmp' 'tmp_499_0_4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 2960 [1/1] (0.00ns)   --->   "%tmp_303 = trunc i12 %F2_0_4 to i6" [./imgproc.h:64]   --->   Operation 2960 'trunc' 'tmp_303' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2961 [1/1] (2.65ns)   --->   "%d_assign_0_5 = fpext float %v_assign_0_5 to double" [./imgproc.h:64]   --->   Operation 2961 'fpext' 'd_assign_0_5' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 2962 [1/1] (0.00ns)   --->   "%ireg_V_0_5 = bitcast double %d_assign_0_5 to i64" [./imgproc.h:64]   --->   Operation 2962 'bitcast' 'ireg_V_0_5' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2963 [1/1] (0.00ns)   --->   "%tmp_308 = trunc i64 %ireg_V_0_5 to i63" [./imgproc.h:64]   --->   Operation 2963 'trunc' 'tmp_308' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2964 [1/1] (0.00ns)   --->   "%tmp_309 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_0_5, i32 63)" [./imgproc.h:64]   --->   Operation 2964 'bitselect' 'tmp_309' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2965 [1/1] (0.00ns)   --->   "%p_Result_274_0_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_0_5, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 2965 'partselect' 'p_Result_274_0_5' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2966 [1/1] (0.00ns)   --->   "%tmp_483_0_5 = zext i11 %p_Result_274_0_5 to i12" [./imgproc.h:64]   --->   Operation 2966 'zext' 'tmp_483_0_5' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2967 [1/1] (0.00ns)   --->   "%tmp_310 = trunc i64 %ireg_V_0_5 to i52" [./imgproc.h:64]   --->   Operation 2967 'trunc' 'tmp_310' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2968 [1/1] (1.33ns)   --->   "%tmp_485_0_5 = icmp eq i63 %tmp_308, 0" [./imgproc.h:64]   --->   Operation 2968 'icmp' 'tmp_485_0_5' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 2969 [1/1] (1.26ns)   --->   "%F2_0_5 = sub i12 1075, %tmp_483_0_5" [./imgproc.h:64]   --->   Operation 2969 'sub' 'F2_0_5' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 2970 [1/1] (1.11ns)   --->   "%tmp_487_0_5 = icmp sgt i12 %F2_0_5, 22" [./imgproc.h:64]   --->   Operation 2970 'icmp' 'tmp_487_0_5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 2971 [1/1] (1.26ns)   --->   "%tmp_488_0_5 = add i12 -22, %F2_0_5" [./imgproc.h:64]   --->   Operation 2971 'add' 'tmp_488_0_5' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 2972 [1/1] (1.26ns)   --->   "%tmp_489_0_5 = sub i12 22, %F2_0_5" [./imgproc.h:64]   --->   Operation 2972 'sub' 'tmp_489_0_5' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 2973 [1/1] (0.55ns)   --->   "%sh_amt_0_5 = select i1 %tmp_487_0_5, i12 %tmp_488_0_5, i12 %tmp_489_0_5" [./imgproc.h:64]   --->   Operation 2973 'select' 'sh_amt_0_5' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 2974 [1/1] (0.00ns)   --->   "%tmp_312 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_0_5, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 2974 'partselect' 'tmp_312' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2975 [1/1] (0.94ns)   --->   "%icmp3 = icmp eq i7 %tmp_312, 0" [./imgproc.h:64]   --->   Operation 2975 'icmp' 'icmp3' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 2976 [1/1] (1.11ns)   --->   "%tmp_499_0_5 = icmp sgt i12 %tmp_488_0_5, 54" [./imgproc.h:64]   --->   Operation 2976 'icmp' 'tmp_499_0_5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 2977 [1/1] (0.00ns)   --->   "%tmp_315 = trunc i12 %F2_0_5 to i6" [./imgproc.h:64]   --->   Operation 2977 'trunc' 'tmp_315' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2978 [1/1] (2.65ns)   --->   "%d_assign_0_6 = fpext float %v_assign_0_6 to double" [./imgproc.h:64]   --->   Operation 2978 'fpext' 'd_assign_0_6' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 2979 [1/1] (0.00ns)   --->   "%ireg_V_0_6 = bitcast double %d_assign_0_6 to i64" [./imgproc.h:64]   --->   Operation 2979 'bitcast' 'ireg_V_0_6' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2980 [1/1] (0.00ns)   --->   "%tmp_320 = trunc i64 %ireg_V_0_6 to i63" [./imgproc.h:64]   --->   Operation 2980 'trunc' 'tmp_320' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2981 [1/1] (0.00ns)   --->   "%tmp_321 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_0_6, i32 63)" [./imgproc.h:64]   --->   Operation 2981 'bitselect' 'tmp_321' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2982 [1/1] (0.00ns)   --->   "%p_Result_274_0_6 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_0_6, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 2982 'partselect' 'p_Result_274_0_6' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2983 [1/1] (0.00ns)   --->   "%tmp_483_0_6 = zext i11 %p_Result_274_0_6 to i12" [./imgproc.h:64]   --->   Operation 2983 'zext' 'tmp_483_0_6' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2984 [1/1] (0.00ns)   --->   "%tmp_322 = trunc i64 %ireg_V_0_6 to i52" [./imgproc.h:64]   --->   Operation 2984 'trunc' 'tmp_322' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2985 [1/1] (1.33ns)   --->   "%tmp_485_0_6 = icmp eq i63 %tmp_320, 0" [./imgproc.h:64]   --->   Operation 2985 'icmp' 'tmp_485_0_6' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 2986 [1/1] (1.26ns)   --->   "%F2_0_6 = sub i12 1075, %tmp_483_0_6" [./imgproc.h:64]   --->   Operation 2986 'sub' 'F2_0_6' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 2987 [1/1] (1.11ns)   --->   "%tmp_487_0_6 = icmp sgt i12 %F2_0_6, 22" [./imgproc.h:64]   --->   Operation 2987 'icmp' 'tmp_487_0_6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 2988 [1/1] (1.26ns)   --->   "%tmp_488_0_6 = add i12 -22, %F2_0_6" [./imgproc.h:64]   --->   Operation 2988 'add' 'tmp_488_0_6' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 2989 [1/1] (1.26ns)   --->   "%tmp_489_0_6 = sub i12 22, %F2_0_6" [./imgproc.h:64]   --->   Operation 2989 'sub' 'tmp_489_0_6' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 2990 [1/1] (0.55ns)   --->   "%sh_amt_0_6 = select i1 %tmp_487_0_6, i12 %tmp_488_0_6, i12 %tmp_489_0_6" [./imgproc.h:64]   --->   Operation 2990 'select' 'sh_amt_0_6' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 2991 [1/1] (0.00ns)   --->   "%tmp_324 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_0_6, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 2991 'partselect' 'tmp_324' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2992 [1/1] (0.94ns)   --->   "%icmp4 = icmp eq i7 %tmp_324, 0" [./imgproc.h:64]   --->   Operation 2992 'icmp' 'icmp4' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 2993 [1/1] (1.11ns)   --->   "%tmp_499_0_6 = icmp sgt i12 %tmp_488_0_6, 54" [./imgproc.h:64]   --->   Operation 2993 'icmp' 'tmp_499_0_6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 2994 [1/1] (0.00ns)   --->   "%tmp_327 = trunc i12 %F2_0_6 to i6" [./imgproc.h:64]   --->   Operation 2994 'trunc' 'tmp_327' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2995 [1/1] (2.65ns)   --->   "%d_assign_0_7 = fpext float %v_assign_0_7 to double" [./imgproc.h:64]   --->   Operation 2995 'fpext' 'd_assign_0_7' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 2996 [1/1] (0.00ns)   --->   "%ireg_V_0_7 = bitcast double %d_assign_0_7 to i64" [./imgproc.h:64]   --->   Operation 2996 'bitcast' 'ireg_V_0_7' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2997 [1/1] (0.00ns)   --->   "%tmp_332 = trunc i64 %ireg_V_0_7 to i63" [./imgproc.h:64]   --->   Operation 2997 'trunc' 'tmp_332' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2998 [1/1] (0.00ns)   --->   "%tmp_333 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_0_7, i32 63)" [./imgproc.h:64]   --->   Operation 2998 'bitselect' 'tmp_333' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 2999 [1/1] (0.00ns)   --->   "%p_Result_274_0_7 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_0_7, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 2999 'partselect' 'p_Result_274_0_7' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3000 [1/1] (0.00ns)   --->   "%tmp_483_0_7 = zext i11 %p_Result_274_0_7 to i12" [./imgproc.h:64]   --->   Operation 3000 'zext' 'tmp_483_0_7' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3001 [1/1] (0.00ns)   --->   "%tmp_334 = trunc i64 %ireg_V_0_7 to i52" [./imgproc.h:64]   --->   Operation 3001 'trunc' 'tmp_334' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3002 [1/1] (1.33ns)   --->   "%tmp_485_0_7 = icmp eq i63 %tmp_332, 0" [./imgproc.h:64]   --->   Operation 3002 'icmp' 'tmp_485_0_7' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3003 [1/1] (1.26ns)   --->   "%F2_0_7 = sub i12 1075, %tmp_483_0_7" [./imgproc.h:64]   --->   Operation 3003 'sub' 'F2_0_7' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3004 [1/1] (1.11ns)   --->   "%tmp_487_0_7 = icmp sgt i12 %F2_0_7, 22" [./imgproc.h:64]   --->   Operation 3004 'icmp' 'tmp_487_0_7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3005 [1/1] (1.26ns)   --->   "%tmp_488_0_7 = add i12 -22, %F2_0_7" [./imgproc.h:64]   --->   Operation 3005 'add' 'tmp_488_0_7' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3006 [1/1] (1.26ns)   --->   "%tmp_489_0_7 = sub i12 22, %F2_0_7" [./imgproc.h:64]   --->   Operation 3006 'sub' 'tmp_489_0_7' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3007 [1/1] (0.55ns)   --->   "%sh_amt_0_7 = select i1 %tmp_487_0_7, i12 %tmp_488_0_7, i12 %tmp_489_0_7" [./imgproc.h:64]   --->   Operation 3007 'select' 'sh_amt_0_7' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 3008 [1/1] (0.00ns)   --->   "%tmp_336 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_0_7, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 3008 'partselect' 'tmp_336' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3009 [1/1] (0.94ns)   --->   "%icmp6 = icmp eq i7 %tmp_336, 0" [./imgproc.h:64]   --->   Operation 3009 'icmp' 'icmp6' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3010 [1/1] (1.11ns)   --->   "%tmp_499_0_7 = icmp sgt i12 %tmp_488_0_7, 54" [./imgproc.h:64]   --->   Operation 3010 'icmp' 'tmp_499_0_7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3011 [1/1] (0.00ns)   --->   "%tmp_339 = trunc i12 %F2_0_7 to i6" [./imgproc.h:64]   --->   Operation 3011 'trunc' 'tmp_339' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3012 [1/1] (2.65ns)   --->   "%d_assign_1 = fpext float %v_assign_1 to double" [./imgproc.h:64]   --->   Operation 3012 'fpext' 'd_assign_1' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 3013 [1/1] (0.00ns)   --->   "%ireg_V_1 = bitcast double %d_assign_1 to i64" [./imgproc.h:64]   --->   Operation 3013 'bitcast' 'ireg_V_1' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3014 [1/1] (0.00ns)   --->   "%tmp_344 = trunc i64 %ireg_V_1 to i63" [./imgproc.h:64]   --->   Operation 3014 'trunc' 'tmp_344' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3015 [1/1] (0.00ns)   --->   "%tmp_345 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1, i32 63)" [./imgproc.h:64]   --->   Operation 3015 'bitselect' 'tmp_345' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3016 [1/1] (0.00ns)   --->   "%p_Result_274_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 3016 'partselect' 'p_Result_274_1' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3017 [1/1] (0.00ns)   --->   "%tmp_483_1 = zext i11 %p_Result_274_1 to i12" [./imgproc.h:64]   --->   Operation 3017 'zext' 'tmp_483_1' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3018 [1/1] (0.00ns)   --->   "%tmp_346 = trunc i64 %ireg_V_1 to i52" [./imgproc.h:64]   --->   Operation 3018 'trunc' 'tmp_346' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3019 [1/1] (1.33ns)   --->   "%tmp_485_1 = icmp eq i63 %tmp_344, 0" [./imgproc.h:64]   --->   Operation 3019 'icmp' 'tmp_485_1' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3020 [1/1] (1.26ns)   --->   "%F2_1 = sub i12 1075, %tmp_483_1" [./imgproc.h:64]   --->   Operation 3020 'sub' 'F2_1' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3021 [1/1] (1.11ns)   --->   "%tmp_487_1 = icmp sgt i12 %F2_1, 22" [./imgproc.h:64]   --->   Operation 3021 'icmp' 'tmp_487_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3022 [1/1] (1.26ns)   --->   "%tmp_488_1 = add i12 -22, %F2_1" [./imgproc.h:64]   --->   Operation 3022 'add' 'tmp_488_1' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3023 [1/1] (1.26ns)   --->   "%tmp_489_1 = sub i12 22, %F2_1" [./imgproc.h:64]   --->   Operation 3023 'sub' 'tmp_489_1' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3024 [1/1] (0.55ns)   --->   "%sh_amt_1 = select i1 %tmp_487_1, i12 %tmp_488_1, i12 %tmp_489_1" [./imgproc.h:64]   --->   Operation 3024 'select' 'sh_amt_1' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 3025 [1/1] (0.00ns)   --->   "%tmp_348 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_1, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 3025 'partselect' 'tmp_348' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3026 [1/1] (0.94ns)   --->   "%icmp7 = icmp eq i7 %tmp_348, 0" [./imgproc.h:64]   --->   Operation 3026 'icmp' 'icmp7' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3027 [1/1] (1.11ns)   --->   "%tmp_499_1 = icmp sgt i12 %tmp_488_1, 54" [./imgproc.h:64]   --->   Operation 3027 'icmp' 'tmp_499_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3028 [1/1] (0.00ns)   --->   "%tmp_351 = trunc i12 %F2_1 to i6" [./imgproc.h:64]   --->   Operation 3028 'trunc' 'tmp_351' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3029 [1/1] (2.65ns)   --->   "%d_assign_1_1 = fpext float %v_assign_1_1 to double" [./imgproc.h:64]   --->   Operation 3029 'fpext' 'd_assign_1_1' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 3030 [1/1] (0.00ns)   --->   "%ireg_V_1_1 = bitcast double %d_assign_1_1 to i64" [./imgproc.h:64]   --->   Operation 3030 'bitcast' 'ireg_V_1_1' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3031 [1/1] (0.00ns)   --->   "%tmp_356 = trunc i64 %ireg_V_1_1 to i63" [./imgproc.h:64]   --->   Operation 3031 'trunc' 'tmp_356' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3032 [1/1] (0.00ns)   --->   "%tmp_357 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1_1, i32 63)" [./imgproc.h:64]   --->   Operation 3032 'bitselect' 'tmp_357' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3033 [1/1] (0.00ns)   --->   "%p_Result_274_1_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1_1, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 3033 'partselect' 'p_Result_274_1_1' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3034 [1/1] (0.00ns)   --->   "%tmp_483_1_1 = zext i11 %p_Result_274_1_1 to i12" [./imgproc.h:64]   --->   Operation 3034 'zext' 'tmp_483_1_1' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3035 [1/1] (0.00ns)   --->   "%tmp_358 = trunc i64 %ireg_V_1_1 to i52" [./imgproc.h:64]   --->   Operation 3035 'trunc' 'tmp_358' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3036 [1/1] (1.33ns)   --->   "%tmp_485_1_1 = icmp eq i63 %tmp_356, 0" [./imgproc.h:64]   --->   Operation 3036 'icmp' 'tmp_485_1_1' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3037 [1/1] (1.26ns)   --->   "%F2_1_1 = sub i12 1075, %tmp_483_1_1" [./imgproc.h:64]   --->   Operation 3037 'sub' 'F2_1_1' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3038 [1/1] (1.11ns)   --->   "%tmp_487_1_1 = icmp sgt i12 %F2_1_1, 22" [./imgproc.h:64]   --->   Operation 3038 'icmp' 'tmp_487_1_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3039 [1/1] (1.26ns)   --->   "%tmp_488_1_1 = add i12 -22, %F2_1_1" [./imgproc.h:64]   --->   Operation 3039 'add' 'tmp_488_1_1' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3040 [1/1] (1.26ns)   --->   "%tmp_489_1_1 = sub i12 22, %F2_1_1" [./imgproc.h:64]   --->   Operation 3040 'sub' 'tmp_489_1_1' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3041 [1/1] (0.55ns)   --->   "%sh_amt_1_1 = select i1 %tmp_487_1_1, i12 %tmp_488_1_1, i12 %tmp_489_1_1" [./imgproc.h:64]   --->   Operation 3041 'select' 'sh_amt_1_1' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 3042 [1/1] (0.00ns)   --->   "%tmp_360 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_1_1, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 3042 'partselect' 'tmp_360' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3043 [1/1] (0.94ns)   --->   "%icmp9 = icmp eq i7 %tmp_360, 0" [./imgproc.h:64]   --->   Operation 3043 'icmp' 'icmp9' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3044 [1/1] (1.11ns)   --->   "%tmp_499_1_1 = icmp sgt i12 %tmp_488_1_1, 54" [./imgproc.h:64]   --->   Operation 3044 'icmp' 'tmp_499_1_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3045 [1/1] (0.00ns)   --->   "%tmp_363 = trunc i12 %F2_1_1 to i6" [./imgproc.h:64]   --->   Operation 3045 'trunc' 'tmp_363' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3046 [1/1] (2.65ns)   --->   "%d_assign_1_2 = fpext float %v_assign_1_2 to double" [./imgproc.h:64]   --->   Operation 3046 'fpext' 'd_assign_1_2' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 3047 [1/1] (0.00ns)   --->   "%ireg_V_1_2 = bitcast double %d_assign_1_2 to i64" [./imgproc.h:64]   --->   Operation 3047 'bitcast' 'ireg_V_1_2' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3048 [1/1] (0.00ns)   --->   "%tmp_368 = trunc i64 %ireg_V_1_2 to i63" [./imgproc.h:64]   --->   Operation 3048 'trunc' 'tmp_368' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3049 [1/1] (0.00ns)   --->   "%tmp_369 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1_2, i32 63)" [./imgproc.h:64]   --->   Operation 3049 'bitselect' 'tmp_369' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3050 [1/1] (0.00ns)   --->   "%p_Result_274_1_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1_2, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 3050 'partselect' 'p_Result_274_1_2' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3051 [1/1] (0.00ns)   --->   "%tmp_483_1_2 = zext i11 %p_Result_274_1_2 to i12" [./imgproc.h:64]   --->   Operation 3051 'zext' 'tmp_483_1_2' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3052 [1/1] (0.00ns)   --->   "%tmp_370 = trunc i64 %ireg_V_1_2 to i52" [./imgproc.h:64]   --->   Operation 3052 'trunc' 'tmp_370' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3053 [1/1] (1.33ns)   --->   "%tmp_485_1_2 = icmp eq i63 %tmp_368, 0" [./imgproc.h:64]   --->   Operation 3053 'icmp' 'tmp_485_1_2' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3054 [1/1] (1.26ns)   --->   "%F2_1_2 = sub i12 1075, %tmp_483_1_2" [./imgproc.h:64]   --->   Operation 3054 'sub' 'F2_1_2' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3055 [1/1] (1.11ns)   --->   "%tmp_487_1_2 = icmp sgt i12 %F2_1_2, 22" [./imgproc.h:64]   --->   Operation 3055 'icmp' 'tmp_487_1_2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3056 [1/1] (1.26ns)   --->   "%tmp_488_1_2 = add i12 -22, %F2_1_2" [./imgproc.h:64]   --->   Operation 3056 'add' 'tmp_488_1_2' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3057 [1/1] (1.26ns)   --->   "%tmp_489_1_2 = sub i12 22, %F2_1_2" [./imgproc.h:64]   --->   Operation 3057 'sub' 'tmp_489_1_2' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3058 [1/1] (0.55ns)   --->   "%sh_amt_1_2 = select i1 %tmp_487_1_2, i12 %tmp_488_1_2, i12 %tmp_489_1_2" [./imgproc.h:64]   --->   Operation 3058 'select' 'sh_amt_1_2' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 3059 [1/1] (0.00ns)   --->   "%tmp_372 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_1_2, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 3059 'partselect' 'tmp_372' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3060 [1/1] (0.94ns)   --->   "%icmp10 = icmp eq i7 %tmp_372, 0" [./imgproc.h:64]   --->   Operation 3060 'icmp' 'icmp10' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3061 [1/1] (1.11ns)   --->   "%tmp_499_1_2 = icmp sgt i12 %tmp_488_1_2, 54" [./imgproc.h:64]   --->   Operation 3061 'icmp' 'tmp_499_1_2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3062 [1/1] (0.00ns)   --->   "%tmp_375 = trunc i12 %F2_1_2 to i6" [./imgproc.h:64]   --->   Operation 3062 'trunc' 'tmp_375' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3063 [1/1] (2.65ns)   --->   "%d_assign_1_3 = fpext float %v_assign_1_3 to double" [./imgproc.h:64]   --->   Operation 3063 'fpext' 'd_assign_1_3' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 3064 [1/1] (0.00ns)   --->   "%ireg_V_1_3 = bitcast double %d_assign_1_3 to i64" [./imgproc.h:64]   --->   Operation 3064 'bitcast' 'ireg_V_1_3' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3065 [1/1] (0.00ns)   --->   "%tmp_380 = trunc i64 %ireg_V_1_3 to i63" [./imgproc.h:64]   --->   Operation 3065 'trunc' 'tmp_380' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3066 [1/1] (0.00ns)   --->   "%tmp_381 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1_3, i32 63)" [./imgproc.h:64]   --->   Operation 3066 'bitselect' 'tmp_381' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3067 [1/1] (0.00ns)   --->   "%p_Result_274_1_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1_3, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 3067 'partselect' 'p_Result_274_1_3' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3068 [1/1] (0.00ns)   --->   "%tmp_483_1_3 = zext i11 %p_Result_274_1_3 to i12" [./imgproc.h:64]   --->   Operation 3068 'zext' 'tmp_483_1_3' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3069 [1/1] (0.00ns)   --->   "%tmp_382 = trunc i64 %ireg_V_1_3 to i52" [./imgproc.h:64]   --->   Operation 3069 'trunc' 'tmp_382' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3070 [1/1] (1.33ns)   --->   "%tmp_485_1_3 = icmp eq i63 %tmp_380, 0" [./imgproc.h:64]   --->   Operation 3070 'icmp' 'tmp_485_1_3' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3071 [1/1] (1.26ns)   --->   "%F2_1_3 = sub i12 1075, %tmp_483_1_3" [./imgproc.h:64]   --->   Operation 3071 'sub' 'F2_1_3' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3072 [1/1] (1.11ns)   --->   "%tmp_487_1_3 = icmp sgt i12 %F2_1_3, 22" [./imgproc.h:64]   --->   Operation 3072 'icmp' 'tmp_487_1_3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3073 [1/1] (1.26ns)   --->   "%tmp_488_1_3 = add i12 -22, %F2_1_3" [./imgproc.h:64]   --->   Operation 3073 'add' 'tmp_488_1_3' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3074 [1/1] (1.26ns)   --->   "%tmp_489_1_3 = sub i12 22, %F2_1_3" [./imgproc.h:64]   --->   Operation 3074 'sub' 'tmp_489_1_3' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3075 [1/1] (0.55ns)   --->   "%sh_amt_1_3 = select i1 %tmp_487_1_3, i12 %tmp_488_1_3, i12 %tmp_489_1_3" [./imgproc.h:64]   --->   Operation 3075 'select' 'sh_amt_1_3' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 3076 [1/1] (0.00ns)   --->   "%tmp_384 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_1_3, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 3076 'partselect' 'tmp_384' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3077 [1/1] (0.94ns)   --->   "%icmp11 = icmp eq i7 %tmp_384, 0" [./imgproc.h:64]   --->   Operation 3077 'icmp' 'icmp11' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3078 [1/1] (1.11ns)   --->   "%tmp_499_1_3 = icmp sgt i12 %tmp_488_1_3, 54" [./imgproc.h:64]   --->   Operation 3078 'icmp' 'tmp_499_1_3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3079 [1/1] (0.00ns)   --->   "%tmp_387 = trunc i12 %F2_1_3 to i6" [./imgproc.h:64]   --->   Operation 3079 'trunc' 'tmp_387' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3080 [1/1] (2.65ns)   --->   "%d_assign_1_4 = fpext float %v_assign_1_4 to double" [./imgproc.h:64]   --->   Operation 3080 'fpext' 'd_assign_1_4' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 3081 [1/1] (0.00ns)   --->   "%ireg_V_1_4 = bitcast double %d_assign_1_4 to i64" [./imgproc.h:64]   --->   Operation 3081 'bitcast' 'ireg_V_1_4' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3082 [1/1] (0.00ns)   --->   "%tmp_392 = trunc i64 %ireg_V_1_4 to i63" [./imgproc.h:64]   --->   Operation 3082 'trunc' 'tmp_392' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3083 [1/1] (0.00ns)   --->   "%tmp_393 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1_4, i32 63)" [./imgproc.h:64]   --->   Operation 3083 'bitselect' 'tmp_393' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3084 [1/1] (0.00ns)   --->   "%p_Result_274_1_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1_4, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 3084 'partselect' 'p_Result_274_1_4' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3085 [1/1] (0.00ns)   --->   "%tmp_483_1_4 = zext i11 %p_Result_274_1_4 to i12" [./imgproc.h:64]   --->   Operation 3085 'zext' 'tmp_483_1_4' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3086 [1/1] (0.00ns)   --->   "%tmp_394 = trunc i64 %ireg_V_1_4 to i52" [./imgproc.h:64]   --->   Operation 3086 'trunc' 'tmp_394' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3087 [1/1] (1.33ns)   --->   "%tmp_485_1_4 = icmp eq i63 %tmp_392, 0" [./imgproc.h:64]   --->   Operation 3087 'icmp' 'tmp_485_1_4' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3088 [1/1] (1.26ns)   --->   "%F2_1_4 = sub i12 1075, %tmp_483_1_4" [./imgproc.h:64]   --->   Operation 3088 'sub' 'F2_1_4' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3089 [1/1] (1.11ns)   --->   "%tmp_487_1_4 = icmp sgt i12 %F2_1_4, 22" [./imgproc.h:64]   --->   Operation 3089 'icmp' 'tmp_487_1_4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3090 [1/1] (1.26ns)   --->   "%tmp_488_1_4 = add i12 -22, %F2_1_4" [./imgproc.h:64]   --->   Operation 3090 'add' 'tmp_488_1_4' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3091 [1/1] (1.26ns)   --->   "%tmp_489_1_4 = sub i12 22, %F2_1_4" [./imgproc.h:64]   --->   Operation 3091 'sub' 'tmp_489_1_4' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3092 [1/1] (0.55ns)   --->   "%sh_amt_1_4 = select i1 %tmp_487_1_4, i12 %tmp_488_1_4, i12 %tmp_489_1_4" [./imgproc.h:64]   --->   Operation 3092 'select' 'sh_amt_1_4' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 3093 [1/1] (0.00ns)   --->   "%tmp_396 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_1_4, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 3093 'partselect' 'tmp_396' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3094 [1/1] (0.94ns)   --->   "%icmp12 = icmp eq i7 %tmp_396, 0" [./imgproc.h:64]   --->   Operation 3094 'icmp' 'icmp12' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3095 [1/1] (1.11ns)   --->   "%tmp_499_1_4 = icmp sgt i12 %tmp_488_1_4, 54" [./imgproc.h:64]   --->   Operation 3095 'icmp' 'tmp_499_1_4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3096 [1/1] (0.00ns)   --->   "%tmp_399 = trunc i12 %F2_1_4 to i6" [./imgproc.h:64]   --->   Operation 3096 'trunc' 'tmp_399' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3097 [1/1] (2.65ns)   --->   "%d_assign_1_5 = fpext float %v_assign_1_5 to double" [./imgproc.h:64]   --->   Operation 3097 'fpext' 'd_assign_1_5' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 3098 [1/1] (0.00ns)   --->   "%ireg_V_1_5 = bitcast double %d_assign_1_5 to i64" [./imgproc.h:64]   --->   Operation 3098 'bitcast' 'ireg_V_1_5' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3099 [1/1] (0.00ns)   --->   "%tmp_404 = trunc i64 %ireg_V_1_5 to i63" [./imgproc.h:64]   --->   Operation 3099 'trunc' 'tmp_404' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3100 [1/1] (0.00ns)   --->   "%tmp_405 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1_5, i32 63)" [./imgproc.h:64]   --->   Operation 3100 'bitselect' 'tmp_405' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3101 [1/1] (0.00ns)   --->   "%p_Result_274_1_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1_5, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 3101 'partselect' 'p_Result_274_1_5' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3102 [1/1] (0.00ns)   --->   "%tmp_483_1_5 = zext i11 %p_Result_274_1_5 to i12" [./imgproc.h:64]   --->   Operation 3102 'zext' 'tmp_483_1_5' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3103 [1/1] (0.00ns)   --->   "%tmp_406 = trunc i64 %ireg_V_1_5 to i52" [./imgproc.h:64]   --->   Operation 3103 'trunc' 'tmp_406' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3104 [1/1] (1.33ns)   --->   "%tmp_485_1_5 = icmp eq i63 %tmp_404, 0" [./imgproc.h:64]   --->   Operation 3104 'icmp' 'tmp_485_1_5' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3105 [1/1] (1.26ns)   --->   "%F2_1_5 = sub i12 1075, %tmp_483_1_5" [./imgproc.h:64]   --->   Operation 3105 'sub' 'F2_1_5' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3106 [1/1] (1.11ns)   --->   "%tmp_487_1_5 = icmp sgt i12 %F2_1_5, 22" [./imgproc.h:64]   --->   Operation 3106 'icmp' 'tmp_487_1_5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3107 [1/1] (1.26ns)   --->   "%tmp_488_1_5 = add i12 -22, %F2_1_5" [./imgproc.h:64]   --->   Operation 3107 'add' 'tmp_488_1_5' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3108 [1/1] (1.26ns)   --->   "%tmp_489_1_5 = sub i12 22, %F2_1_5" [./imgproc.h:64]   --->   Operation 3108 'sub' 'tmp_489_1_5' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3109 [1/1] (0.55ns)   --->   "%sh_amt_1_5 = select i1 %tmp_487_1_5, i12 %tmp_488_1_5, i12 %tmp_489_1_5" [./imgproc.h:64]   --->   Operation 3109 'select' 'sh_amt_1_5' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 3110 [1/1] (0.00ns)   --->   "%tmp_408 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_1_5, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 3110 'partselect' 'tmp_408' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3111 [1/1] (0.94ns)   --->   "%icmp13 = icmp eq i7 %tmp_408, 0" [./imgproc.h:64]   --->   Operation 3111 'icmp' 'icmp13' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3112 [1/1] (1.11ns)   --->   "%tmp_499_1_5 = icmp sgt i12 %tmp_488_1_5, 54" [./imgproc.h:64]   --->   Operation 3112 'icmp' 'tmp_499_1_5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3113 [1/1] (0.00ns)   --->   "%tmp_411 = trunc i12 %F2_1_5 to i6" [./imgproc.h:64]   --->   Operation 3113 'trunc' 'tmp_411' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3114 [1/1] (2.65ns)   --->   "%d_assign_1_6 = fpext float %v_assign_1_6 to double" [./imgproc.h:64]   --->   Operation 3114 'fpext' 'd_assign_1_6' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 3115 [1/1] (0.00ns)   --->   "%ireg_V_1_6 = bitcast double %d_assign_1_6 to i64" [./imgproc.h:64]   --->   Operation 3115 'bitcast' 'ireg_V_1_6' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3116 [1/1] (0.00ns)   --->   "%tmp_416 = trunc i64 %ireg_V_1_6 to i63" [./imgproc.h:64]   --->   Operation 3116 'trunc' 'tmp_416' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3117 [1/1] (0.00ns)   --->   "%tmp_417 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1_6, i32 63)" [./imgproc.h:64]   --->   Operation 3117 'bitselect' 'tmp_417' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3118 [1/1] (0.00ns)   --->   "%p_Result_274_1_6 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1_6, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 3118 'partselect' 'p_Result_274_1_6' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3119 [1/1] (0.00ns)   --->   "%tmp_483_1_6 = zext i11 %p_Result_274_1_6 to i12" [./imgproc.h:64]   --->   Operation 3119 'zext' 'tmp_483_1_6' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3120 [1/1] (0.00ns)   --->   "%tmp_418 = trunc i64 %ireg_V_1_6 to i52" [./imgproc.h:64]   --->   Operation 3120 'trunc' 'tmp_418' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3121 [1/1] (1.33ns)   --->   "%tmp_485_1_6 = icmp eq i63 %tmp_416, 0" [./imgproc.h:64]   --->   Operation 3121 'icmp' 'tmp_485_1_6' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3122 [1/1] (1.26ns)   --->   "%F2_1_6 = sub i12 1075, %tmp_483_1_6" [./imgproc.h:64]   --->   Operation 3122 'sub' 'F2_1_6' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3123 [1/1] (1.11ns)   --->   "%tmp_487_1_6 = icmp sgt i12 %F2_1_6, 22" [./imgproc.h:64]   --->   Operation 3123 'icmp' 'tmp_487_1_6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3124 [1/1] (1.26ns)   --->   "%tmp_488_1_6 = add i12 -22, %F2_1_6" [./imgproc.h:64]   --->   Operation 3124 'add' 'tmp_488_1_6' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3125 [1/1] (1.26ns)   --->   "%tmp_489_1_6 = sub i12 22, %F2_1_6" [./imgproc.h:64]   --->   Operation 3125 'sub' 'tmp_489_1_6' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3126 [1/1] (0.55ns)   --->   "%sh_amt_1_6 = select i1 %tmp_487_1_6, i12 %tmp_488_1_6, i12 %tmp_489_1_6" [./imgproc.h:64]   --->   Operation 3126 'select' 'sh_amt_1_6' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 3127 [1/1] (0.00ns)   --->   "%tmp_420 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_1_6, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 3127 'partselect' 'tmp_420' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3128 [1/1] (0.94ns)   --->   "%icmp14 = icmp eq i7 %tmp_420, 0" [./imgproc.h:64]   --->   Operation 3128 'icmp' 'icmp14' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3129 [1/1] (1.11ns)   --->   "%tmp_499_1_6 = icmp sgt i12 %tmp_488_1_6, 54" [./imgproc.h:64]   --->   Operation 3129 'icmp' 'tmp_499_1_6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3130 [1/1] (0.00ns)   --->   "%tmp_423 = trunc i12 %F2_1_6 to i6" [./imgproc.h:64]   --->   Operation 3130 'trunc' 'tmp_423' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3131 [1/1] (2.65ns)   --->   "%d_assign_1_7 = fpext float %v_assign_1_7 to double" [./imgproc.h:64]   --->   Operation 3131 'fpext' 'd_assign_1_7' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 3132 [1/1] (0.00ns)   --->   "%ireg_V_1_7 = bitcast double %d_assign_1_7 to i64" [./imgproc.h:64]   --->   Operation 3132 'bitcast' 'ireg_V_1_7' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3133 [1/1] (0.00ns)   --->   "%tmp_428 = trunc i64 %ireg_V_1_7 to i63" [./imgproc.h:64]   --->   Operation 3133 'trunc' 'tmp_428' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3134 [1/1] (0.00ns)   --->   "%tmp_429 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1_7, i32 63)" [./imgproc.h:64]   --->   Operation 3134 'bitselect' 'tmp_429' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3135 [1/1] (0.00ns)   --->   "%p_Result_274_1_7 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1_7, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 3135 'partselect' 'p_Result_274_1_7' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3136 [1/1] (0.00ns)   --->   "%tmp_483_1_7 = zext i11 %p_Result_274_1_7 to i12" [./imgproc.h:64]   --->   Operation 3136 'zext' 'tmp_483_1_7' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3137 [1/1] (0.00ns)   --->   "%tmp_430 = trunc i64 %ireg_V_1_7 to i52" [./imgproc.h:64]   --->   Operation 3137 'trunc' 'tmp_430' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3138 [1/1] (1.33ns)   --->   "%tmp_485_1_7 = icmp eq i63 %tmp_428, 0" [./imgproc.h:64]   --->   Operation 3138 'icmp' 'tmp_485_1_7' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3139 [1/1] (1.26ns)   --->   "%F2_1_7 = sub i12 1075, %tmp_483_1_7" [./imgproc.h:64]   --->   Operation 3139 'sub' 'F2_1_7' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3140 [1/1] (1.11ns)   --->   "%tmp_487_1_7 = icmp sgt i12 %F2_1_7, 22" [./imgproc.h:64]   --->   Operation 3140 'icmp' 'tmp_487_1_7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3141 [1/1] (1.26ns)   --->   "%tmp_488_1_7 = add i12 -22, %F2_1_7" [./imgproc.h:64]   --->   Operation 3141 'add' 'tmp_488_1_7' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3142 [1/1] (1.26ns)   --->   "%tmp_489_1_7 = sub i12 22, %F2_1_7" [./imgproc.h:64]   --->   Operation 3142 'sub' 'tmp_489_1_7' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3143 [1/1] (0.55ns)   --->   "%sh_amt_1_7 = select i1 %tmp_487_1_7, i12 %tmp_488_1_7, i12 %tmp_489_1_7" [./imgproc.h:64]   --->   Operation 3143 'select' 'sh_amt_1_7' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 3144 [1/1] (0.00ns)   --->   "%tmp_432 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_1_7, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 3144 'partselect' 'tmp_432' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3145 [1/1] (0.94ns)   --->   "%icmp15 = icmp eq i7 %tmp_432, 0" [./imgproc.h:64]   --->   Operation 3145 'icmp' 'icmp15' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3146 [1/1] (1.11ns)   --->   "%tmp_499_1_7 = icmp sgt i12 %tmp_488_1_7, 54" [./imgproc.h:64]   --->   Operation 3146 'icmp' 'tmp_499_1_7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3147 [1/1] (0.00ns)   --->   "%tmp_435 = trunc i12 %F2_1_7 to i6" [./imgproc.h:64]   --->   Operation 3147 'trunc' 'tmp_435' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3148 [1/1] (2.65ns)   --->   "%d_assign_2 = fpext float %v_assign_2 to double" [./imgproc.h:64]   --->   Operation 3148 'fpext' 'd_assign_2' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 3149 [1/1] (0.00ns)   --->   "%ireg_V_2 = bitcast double %d_assign_2 to i64" [./imgproc.h:64]   --->   Operation 3149 'bitcast' 'ireg_V_2' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3150 [1/1] (0.00ns)   --->   "%tmp_440 = trunc i64 %ireg_V_2 to i63" [./imgproc.h:64]   --->   Operation 3150 'trunc' 'tmp_440' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3151 [1/1] (0.00ns)   --->   "%tmp_441 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_2, i32 63)" [./imgproc.h:64]   --->   Operation 3151 'bitselect' 'tmp_441' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3152 [1/1] (0.00ns)   --->   "%p_Result_274_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_2, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 3152 'partselect' 'p_Result_274_2' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3153 [1/1] (0.00ns)   --->   "%tmp_483_2 = zext i11 %p_Result_274_2 to i12" [./imgproc.h:64]   --->   Operation 3153 'zext' 'tmp_483_2' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3154 [1/1] (0.00ns)   --->   "%tmp_442 = trunc i64 %ireg_V_2 to i52" [./imgproc.h:64]   --->   Operation 3154 'trunc' 'tmp_442' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3155 [1/1] (1.33ns)   --->   "%tmp_485_2 = icmp eq i63 %tmp_440, 0" [./imgproc.h:64]   --->   Operation 3155 'icmp' 'tmp_485_2' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3156 [1/1] (1.26ns)   --->   "%F2_2 = sub i12 1075, %tmp_483_2" [./imgproc.h:64]   --->   Operation 3156 'sub' 'F2_2' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3157 [1/1] (1.11ns)   --->   "%tmp_487_2 = icmp sgt i12 %F2_2, 22" [./imgproc.h:64]   --->   Operation 3157 'icmp' 'tmp_487_2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3158 [1/1] (1.26ns)   --->   "%tmp_488_2 = add i12 -22, %F2_2" [./imgproc.h:64]   --->   Operation 3158 'add' 'tmp_488_2' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3159 [1/1] (1.26ns)   --->   "%tmp_489_2 = sub i12 22, %F2_2" [./imgproc.h:64]   --->   Operation 3159 'sub' 'tmp_489_2' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3160 [1/1] (0.55ns)   --->   "%sh_amt_2 = select i1 %tmp_487_2, i12 %tmp_488_2, i12 %tmp_489_2" [./imgproc.h:64]   --->   Operation 3160 'select' 'sh_amt_2' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 3161 [1/1] (0.00ns)   --->   "%tmp_444 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_2, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 3161 'partselect' 'tmp_444' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3162 [1/1] (0.94ns)   --->   "%icmp16 = icmp eq i7 %tmp_444, 0" [./imgproc.h:64]   --->   Operation 3162 'icmp' 'icmp16' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3163 [1/1] (1.11ns)   --->   "%tmp_499_2 = icmp sgt i12 %tmp_488_2, 54" [./imgproc.h:64]   --->   Operation 3163 'icmp' 'tmp_499_2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3164 [1/1] (0.00ns)   --->   "%tmp_447 = trunc i12 %F2_2 to i6" [./imgproc.h:64]   --->   Operation 3164 'trunc' 'tmp_447' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3165 [1/1] (2.65ns)   --->   "%d_assign_2_1 = fpext float %v_assign_2_1 to double" [./imgproc.h:64]   --->   Operation 3165 'fpext' 'd_assign_2_1' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 3166 [1/1] (0.00ns)   --->   "%ireg_V_2_1 = bitcast double %d_assign_2_1 to i64" [./imgproc.h:64]   --->   Operation 3166 'bitcast' 'ireg_V_2_1' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3167 [1/1] (0.00ns)   --->   "%tmp_452 = trunc i64 %ireg_V_2_1 to i63" [./imgproc.h:64]   --->   Operation 3167 'trunc' 'tmp_452' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3168 [1/1] (0.00ns)   --->   "%tmp_453 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_2_1, i32 63)" [./imgproc.h:64]   --->   Operation 3168 'bitselect' 'tmp_453' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3169 [1/1] (0.00ns)   --->   "%p_Result_274_2_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_2_1, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 3169 'partselect' 'p_Result_274_2_1' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3170 [1/1] (0.00ns)   --->   "%tmp_483_2_1 = zext i11 %p_Result_274_2_1 to i12" [./imgproc.h:64]   --->   Operation 3170 'zext' 'tmp_483_2_1' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3171 [1/1] (0.00ns)   --->   "%tmp_454 = trunc i64 %ireg_V_2_1 to i52" [./imgproc.h:64]   --->   Operation 3171 'trunc' 'tmp_454' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3172 [1/1] (1.33ns)   --->   "%tmp_485_2_1 = icmp eq i63 %tmp_452, 0" [./imgproc.h:64]   --->   Operation 3172 'icmp' 'tmp_485_2_1' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3173 [1/1] (1.26ns)   --->   "%F2_2_1 = sub i12 1075, %tmp_483_2_1" [./imgproc.h:64]   --->   Operation 3173 'sub' 'F2_2_1' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3174 [1/1] (1.11ns)   --->   "%tmp_487_2_1 = icmp sgt i12 %F2_2_1, 22" [./imgproc.h:64]   --->   Operation 3174 'icmp' 'tmp_487_2_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3175 [1/1] (1.26ns)   --->   "%tmp_488_2_1 = add i12 -22, %F2_2_1" [./imgproc.h:64]   --->   Operation 3175 'add' 'tmp_488_2_1' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3176 [1/1] (1.26ns)   --->   "%tmp_489_2_1 = sub i12 22, %F2_2_1" [./imgproc.h:64]   --->   Operation 3176 'sub' 'tmp_489_2_1' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3177 [1/1] (0.55ns)   --->   "%sh_amt_2_1 = select i1 %tmp_487_2_1, i12 %tmp_488_2_1, i12 %tmp_489_2_1" [./imgproc.h:64]   --->   Operation 3177 'select' 'sh_amt_2_1' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 3178 [1/1] (0.00ns)   --->   "%tmp_456 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_2_1, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 3178 'partselect' 'tmp_456' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3179 [1/1] (0.94ns)   --->   "%icmp17 = icmp eq i7 %tmp_456, 0" [./imgproc.h:64]   --->   Operation 3179 'icmp' 'icmp17' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3180 [1/1] (1.11ns)   --->   "%tmp_499_2_1 = icmp sgt i12 %tmp_488_2_1, 54" [./imgproc.h:64]   --->   Operation 3180 'icmp' 'tmp_499_2_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3181 [1/1] (0.00ns)   --->   "%tmp_459 = trunc i12 %F2_2_1 to i6" [./imgproc.h:64]   --->   Operation 3181 'trunc' 'tmp_459' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3182 [1/1] (2.65ns)   --->   "%d_assign_2_2 = fpext float %v_assign_2_2 to double" [./imgproc.h:64]   --->   Operation 3182 'fpext' 'd_assign_2_2' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 3183 [1/1] (0.00ns)   --->   "%ireg_V_2_2 = bitcast double %d_assign_2_2 to i64" [./imgproc.h:64]   --->   Operation 3183 'bitcast' 'ireg_V_2_2' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3184 [1/1] (0.00ns)   --->   "%tmp_464 = trunc i64 %ireg_V_2_2 to i63" [./imgproc.h:64]   --->   Operation 3184 'trunc' 'tmp_464' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3185 [1/1] (0.00ns)   --->   "%tmp_465 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_2_2, i32 63)" [./imgproc.h:64]   --->   Operation 3185 'bitselect' 'tmp_465' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3186 [1/1] (0.00ns)   --->   "%p_Result_274_2_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_2_2, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 3186 'partselect' 'p_Result_274_2_2' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3187 [1/1] (0.00ns)   --->   "%tmp_483_2_2 = zext i11 %p_Result_274_2_2 to i12" [./imgproc.h:64]   --->   Operation 3187 'zext' 'tmp_483_2_2' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3188 [1/1] (0.00ns)   --->   "%tmp_466 = trunc i64 %ireg_V_2_2 to i52" [./imgproc.h:64]   --->   Operation 3188 'trunc' 'tmp_466' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3189 [1/1] (1.33ns)   --->   "%tmp_485_2_2 = icmp eq i63 %tmp_464, 0" [./imgproc.h:64]   --->   Operation 3189 'icmp' 'tmp_485_2_2' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3190 [1/1] (1.26ns)   --->   "%F2_2_2 = sub i12 1075, %tmp_483_2_2" [./imgproc.h:64]   --->   Operation 3190 'sub' 'F2_2_2' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3191 [1/1] (1.11ns)   --->   "%tmp_487_2_2 = icmp sgt i12 %F2_2_2, 22" [./imgproc.h:64]   --->   Operation 3191 'icmp' 'tmp_487_2_2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3192 [1/1] (1.26ns)   --->   "%tmp_488_2_2 = add i12 -22, %F2_2_2" [./imgproc.h:64]   --->   Operation 3192 'add' 'tmp_488_2_2' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3193 [1/1] (1.26ns)   --->   "%tmp_489_2_2 = sub i12 22, %F2_2_2" [./imgproc.h:64]   --->   Operation 3193 'sub' 'tmp_489_2_2' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3194 [1/1] (0.55ns)   --->   "%sh_amt_2_2 = select i1 %tmp_487_2_2, i12 %tmp_488_2_2, i12 %tmp_489_2_2" [./imgproc.h:64]   --->   Operation 3194 'select' 'sh_amt_2_2' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 3195 [1/1] (0.00ns)   --->   "%tmp_468 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_2_2, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 3195 'partselect' 'tmp_468' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3196 [1/1] (0.94ns)   --->   "%icmp18 = icmp eq i7 %tmp_468, 0" [./imgproc.h:64]   --->   Operation 3196 'icmp' 'icmp18' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3197 [1/1] (1.11ns)   --->   "%tmp_499_2_2 = icmp sgt i12 %tmp_488_2_2, 54" [./imgproc.h:64]   --->   Operation 3197 'icmp' 'tmp_499_2_2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3198 [1/1] (0.00ns)   --->   "%tmp_471 = trunc i12 %F2_2_2 to i6" [./imgproc.h:64]   --->   Operation 3198 'trunc' 'tmp_471' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3199 [1/1] (2.65ns)   --->   "%d_assign_2_3 = fpext float %v_assign_2_3 to double" [./imgproc.h:64]   --->   Operation 3199 'fpext' 'd_assign_2_3' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 3200 [1/1] (0.00ns)   --->   "%ireg_V_2_3 = bitcast double %d_assign_2_3 to i64" [./imgproc.h:64]   --->   Operation 3200 'bitcast' 'ireg_V_2_3' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3201 [1/1] (0.00ns)   --->   "%tmp_476 = trunc i64 %ireg_V_2_3 to i63" [./imgproc.h:64]   --->   Operation 3201 'trunc' 'tmp_476' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3202 [1/1] (0.00ns)   --->   "%tmp_477 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_2_3, i32 63)" [./imgproc.h:64]   --->   Operation 3202 'bitselect' 'tmp_477' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3203 [1/1] (0.00ns)   --->   "%p_Result_274_2_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_2_3, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 3203 'partselect' 'p_Result_274_2_3' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3204 [1/1] (0.00ns)   --->   "%tmp_483_2_3 = zext i11 %p_Result_274_2_3 to i12" [./imgproc.h:64]   --->   Operation 3204 'zext' 'tmp_483_2_3' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3205 [1/1] (0.00ns)   --->   "%tmp_478 = trunc i64 %ireg_V_2_3 to i52" [./imgproc.h:64]   --->   Operation 3205 'trunc' 'tmp_478' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3206 [1/1] (1.33ns)   --->   "%tmp_485_2_3 = icmp eq i63 %tmp_476, 0" [./imgproc.h:64]   --->   Operation 3206 'icmp' 'tmp_485_2_3' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3207 [1/1] (1.26ns)   --->   "%F2_2_3 = sub i12 1075, %tmp_483_2_3" [./imgproc.h:64]   --->   Operation 3207 'sub' 'F2_2_3' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3208 [1/1] (1.11ns)   --->   "%tmp_487_2_3 = icmp sgt i12 %F2_2_3, 22" [./imgproc.h:64]   --->   Operation 3208 'icmp' 'tmp_487_2_3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3209 [1/1] (1.26ns)   --->   "%tmp_488_2_3 = add i12 -22, %F2_2_3" [./imgproc.h:64]   --->   Operation 3209 'add' 'tmp_488_2_3' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3210 [1/1] (1.26ns)   --->   "%tmp_489_2_3 = sub i12 22, %F2_2_3" [./imgproc.h:64]   --->   Operation 3210 'sub' 'tmp_489_2_3' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3211 [1/1] (0.55ns)   --->   "%sh_amt_2_3 = select i1 %tmp_487_2_3, i12 %tmp_488_2_3, i12 %tmp_489_2_3" [./imgproc.h:64]   --->   Operation 3211 'select' 'sh_amt_2_3' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 3212 [1/1] (0.00ns)   --->   "%tmp_480 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_2_3, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 3212 'partselect' 'tmp_480' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3213 [1/1] (0.94ns)   --->   "%icmp19 = icmp eq i7 %tmp_480, 0" [./imgproc.h:64]   --->   Operation 3213 'icmp' 'icmp19' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3214 [1/1] (1.11ns)   --->   "%tmp_499_2_3 = icmp sgt i12 %tmp_488_2_3, 54" [./imgproc.h:64]   --->   Operation 3214 'icmp' 'tmp_499_2_3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3215 [1/1] (0.00ns)   --->   "%tmp_483 = trunc i12 %F2_2_3 to i6" [./imgproc.h:64]   --->   Operation 3215 'trunc' 'tmp_483' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3216 [1/1] (2.65ns)   --->   "%d_assign_2_4 = fpext float %v_assign_2_4 to double" [./imgproc.h:64]   --->   Operation 3216 'fpext' 'd_assign_2_4' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 3217 [1/1] (0.00ns)   --->   "%ireg_V_2_4 = bitcast double %d_assign_2_4 to i64" [./imgproc.h:64]   --->   Operation 3217 'bitcast' 'ireg_V_2_4' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3218 [1/1] (0.00ns)   --->   "%tmp_488 = trunc i64 %ireg_V_2_4 to i63" [./imgproc.h:64]   --->   Operation 3218 'trunc' 'tmp_488' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3219 [1/1] (0.00ns)   --->   "%tmp_489 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_2_4, i32 63)" [./imgproc.h:64]   --->   Operation 3219 'bitselect' 'tmp_489' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3220 [1/1] (0.00ns)   --->   "%p_Result_274_2_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_2_4, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 3220 'partselect' 'p_Result_274_2_4' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3221 [1/1] (0.00ns)   --->   "%tmp_483_2_4 = zext i11 %p_Result_274_2_4 to i12" [./imgproc.h:64]   --->   Operation 3221 'zext' 'tmp_483_2_4' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3222 [1/1] (0.00ns)   --->   "%tmp_490 = trunc i64 %ireg_V_2_4 to i52" [./imgproc.h:64]   --->   Operation 3222 'trunc' 'tmp_490' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3223 [1/1] (1.33ns)   --->   "%tmp_485_2_4 = icmp eq i63 %tmp_488, 0" [./imgproc.h:64]   --->   Operation 3223 'icmp' 'tmp_485_2_4' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3224 [1/1] (1.26ns)   --->   "%F2_2_4 = sub i12 1075, %tmp_483_2_4" [./imgproc.h:64]   --->   Operation 3224 'sub' 'F2_2_4' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3225 [1/1] (1.11ns)   --->   "%tmp_487_2_4 = icmp sgt i12 %F2_2_4, 22" [./imgproc.h:64]   --->   Operation 3225 'icmp' 'tmp_487_2_4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3226 [1/1] (1.26ns)   --->   "%tmp_488_2_4 = add i12 -22, %F2_2_4" [./imgproc.h:64]   --->   Operation 3226 'add' 'tmp_488_2_4' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3227 [1/1] (1.26ns)   --->   "%tmp_489_2_4 = sub i12 22, %F2_2_4" [./imgproc.h:64]   --->   Operation 3227 'sub' 'tmp_489_2_4' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3228 [1/1] (0.55ns)   --->   "%sh_amt_2_4 = select i1 %tmp_487_2_4, i12 %tmp_488_2_4, i12 %tmp_489_2_4" [./imgproc.h:64]   --->   Operation 3228 'select' 'sh_amt_2_4' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 3229 [1/1] (0.00ns)   --->   "%tmp_492 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_2_4, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 3229 'partselect' 'tmp_492' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3230 [1/1] (0.94ns)   --->   "%icmp20 = icmp eq i7 %tmp_492, 0" [./imgproc.h:64]   --->   Operation 3230 'icmp' 'icmp20' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3231 [1/1] (1.11ns)   --->   "%tmp_499_2_4 = icmp sgt i12 %tmp_488_2_4, 54" [./imgproc.h:64]   --->   Operation 3231 'icmp' 'tmp_499_2_4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3232 [1/1] (0.00ns)   --->   "%tmp_495 = trunc i12 %F2_2_4 to i6" [./imgproc.h:64]   --->   Operation 3232 'trunc' 'tmp_495' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3233 [1/1] (2.65ns)   --->   "%d_assign_2_5 = fpext float %v_assign_2_5 to double" [./imgproc.h:64]   --->   Operation 3233 'fpext' 'd_assign_2_5' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 3234 [1/1] (0.00ns)   --->   "%ireg_V_2_5 = bitcast double %d_assign_2_5 to i64" [./imgproc.h:64]   --->   Operation 3234 'bitcast' 'ireg_V_2_5' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3235 [1/1] (0.00ns)   --->   "%tmp_500 = trunc i64 %ireg_V_2_5 to i63" [./imgproc.h:64]   --->   Operation 3235 'trunc' 'tmp_500' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3236 [1/1] (0.00ns)   --->   "%tmp_501 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_2_5, i32 63)" [./imgproc.h:64]   --->   Operation 3236 'bitselect' 'tmp_501' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3237 [1/1] (0.00ns)   --->   "%p_Result_274_2_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_2_5, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 3237 'partselect' 'p_Result_274_2_5' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3238 [1/1] (0.00ns)   --->   "%tmp_483_2_5 = zext i11 %p_Result_274_2_5 to i12" [./imgproc.h:64]   --->   Operation 3238 'zext' 'tmp_483_2_5' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3239 [1/1] (0.00ns)   --->   "%tmp_502 = trunc i64 %ireg_V_2_5 to i52" [./imgproc.h:64]   --->   Operation 3239 'trunc' 'tmp_502' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3240 [1/1] (1.33ns)   --->   "%tmp_485_2_5 = icmp eq i63 %tmp_500, 0" [./imgproc.h:64]   --->   Operation 3240 'icmp' 'tmp_485_2_5' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3241 [1/1] (1.26ns)   --->   "%F2_2_5 = sub i12 1075, %tmp_483_2_5" [./imgproc.h:64]   --->   Operation 3241 'sub' 'F2_2_5' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3242 [1/1] (1.11ns)   --->   "%tmp_487_2_5 = icmp sgt i12 %F2_2_5, 22" [./imgproc.h:64]   --->   Operation 3242 'icmp' 'tmp_487_2_5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3243 [1/1] (1.26ns)   --->   "%tmp_488_2_5 = add i12 -22, %F2_2_5" [./imgproc.h:64]   --->   Operation 3243 'add' 'tmp_488_2_5' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3244 [1/1] (1.26ns)   --->   "%tmp_489_2_5 = sub i12 22, %F2_2_5" [./imgproc.h:64]   --->   Operation 3244 'sub' 'tmp_489_2_5' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3245 [1/1] (0.55ns)   --->   "%sh_amt_2_5 = select i1 %tmp_487_2_5, i12 %tmp_488_2_5, i12 %tmp_489_2_5" [./imgproc.h:64]   --->   Operation 3245 'select' 'sh_amt_2_5' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 3246 [1/1] (0.00ns)   --->   "%tmp_504 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_2_5, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 3246 'partselect' 'tmp_504' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3247 [1/1] (0.94ns)   --->   "%icmp21 = icmp eq i7 %tmp_504, 0" [./imgproc.h:64]   --->   Operation 3247 'icmp' 'icmp21' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3248 [1/1] (1.11ns)   --->   "%tmp_499_2_5 = icmp sgt i12 %tmp_488_2_5, 54" [./imgproc.h:64]   --->   Operation 3248 'icmp' 'tmp_499_2_5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3249 [1/1] (0.00ns)   --->   "%tmp_507 = trunc i12 %F2_2_5 to i6" [./imgproc.h:64]   --->   Operation 3249 'trunc' 'tmp_507' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3250 [1/1] (2.65ns)   --->   "%d_assign_2_6 = fpext float %v_assign_2_6 to double" [./imgproc.h:64]   --->   Operation 3250 'fpext' 'd_assign_2_6' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 3251 [1/1] (0.00ns)   --->   "%ireg_V_2_6 = bitcast double %d_assign_2_6 to i64" [./imgproc.h:64]   --->   Operation 3251 'bitcast' 'ireg_V_2_6' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3252 [1/1] (0.00ns)   --->   "%tmp_512 = trunc i64 %ireg_V_2_6 to i63" [./imgproc.h:64]   --->   Operation 3252 'trunc' 'tmp_512' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3253 [1/1] (0.00ns)   --->   "%tmp_513 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_2_6, i32 63)" [./imgproc.h:64]   --->   Operation 3253 'bitselect' 'tmp_513' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3254 [1/1] (0.00ns)   --->   "%p_Result_274_2_6 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_2_6, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 3254 'partselect' 'p_Result_274_2_6' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3255 [1/1] (0.00ns)   --->   "%tmp_483_2_6 = zext i11 %p_Result_274_2_6 to i12" [./imgproc.h:64]   --->   Operation 3255 'zext' 'tmp_483_2_6' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3256 [1/1] (0.00ns)   --->   "%tmp_514 = trunc i64 %ireg_V_2_6 to i52" [./imgproc.h:64]   --->   Operation 3256 'trunc' 'tmp_514' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3257 [1/1] (1.33ns)   --->   "%tmp_485_2_6 = icmp eq i63 %tmp_512, 0" [./imgproc.h:64]   --->   Operation 3257 'icmp' 'tmp_485_2_6' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3258 [1/1] (1.26ns)   --->   "%F2_2_6 = sub i12 1075, %tmp_483_2_6" [./imgproc.h:64]   --->   Operation 3258 'sub' 'F2_2_6' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3259 [1/1] (1.11ns)   --->   "%tmp_487_2_6 = icmp sgt i12 %F2_2_6, 22" [./imgproc.h:64]   --->   Operation 3259 'icmp' 'tmp_487_2_6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3260 [1/1] (1.26ns)   --->   "%tmp_488_2_6 = add i12 -22, %F2_2_6" [./imgproc.h:64]   --->   Operation 3260 'add' 'tmp_488_2_6' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3261 [1/1] (1.26ns)   --->   "%tmp_489_2_6 = sub i12 22, %F2_2_6" [./imgproc.h:64]   --->   Operation 3261 'sub' 'tmp_489_2_6' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3262 [1/1] (0.55ns)   --->   "%sh_amt_2_6 = select i1 %tmp_487_2_6, i12 %tmp_488_2_6, i12 %tmp_489_2_6" [./imgproc.h:64]   --->   Operation 3262 'select' 'sh_amt_2_6' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 3263 [1/1] (0.00ns)   --->   "%tmp_516 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_2_6, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 3263 'partselect' 'tmp_516' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3264 [1/1] (0.94ns)   --->   "%icmp22 = icmp eq i7 %tmp_516, 0" [./imgproc.h:64]   --->   Operation 3264 'icmp' 'icmp22' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3265 [1/1] (1.11ns)   --->   "%tmp_499_2_6 = icmp sgt i12 %tmp_488_2_6, 54" [./imgproc.h:64]   --->   Operation 3265 'icmp' 'tmp_499_2_6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3266 [1/1] (0.00ns)   --->   "%tmp_519 = trunc i12 %F2_2_6 to i6" [./imgproc.h:64]   --->   Operation 3266 'trunc' 'tmp_519' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3267 [1/1] (2.65ns)   --->   "%d_assign_2_7 = fpext float %v_assign_2_7 to double" [./imgproc.h:64]   --->   Operation 3267 'fpext' 'd_assign_2_7' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 3268 [1/1] (0.00ns)   --->   "%ireg_V_2_7 = bitcast double %d_assign_2_7 to i64" [./imgproc.h:64]   --->   Operation 3268 'bitcast' 'ireg_V_2_7' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3269 [1/1] (0.00ns)   --->   "%tmp_524 = trunc i64 %ireg_V_2_7 to i63" [./imgproc.h:64]   --->   Operation 3269 'trunc' 'tmp_524' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3270 [1/1] (0.00ns)   --->   "%tmp_525 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_2_7, i32 63)" [./imgproc.h:64]   --->   Operation 3270 'bitselect' 'tmp_525' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3271 [1/1] (0.00ns)   --->   "%p_Result_274_2_7 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_2_7, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 3271 'partselect' 'p_Result_274_2_7' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3272 [1/1] (0.00ns)   --->   "%tmp_483_2_7 = zext i11 %p_Result_274_2_7 to i12" [./imgproc.h:64]   --->   Operation 3272 'zext' 'tmp_483_2_7' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3273 [1/1] (0.00ns)   --->   "%tmp_526 = trunc i64 %ireg_V_2_7 to i52" [./imgproc.h:64]   --->   Operation 3273 'trunc' 'tmp_526' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3274 [1/1] (1.33ns)   --->   "%tmp_485_2_7 = icmp eq i63 %tmp_524, 0" [./imgproc.h:64]   --->   Operation 3274 'icmp' 'tmp_485_2_7' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3275 [1/1] (1.26ns)   --->   "%F2_2_7 = sub i12 1075, %tmp_483_2_7" [./imgproc.h:64]   --->   Operation 3275 'sub' 'F2_2_7' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3276 [1/1] (1.11ns)   --->   "%tmp_487_2_7 = icmp sgt i12 %F2_2_7, 22" [./imgproc.h:64]   --->   Operation 3276 'icmp' 'tmp_487_2_7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3277 [1/1] (1.26ns)   --->   "%tmp_488_2_7 = add i12 -22, %F2_2_7" [./imgproc.h:64]   --->   Operation 3277 'add' 'tmp_488_2_7' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3278 [1/1] (1.26ns)   --->   "%tmp_489_2_7 = sub i12 22, %F2_2_7" [./imgproc.h:64]   --->   Operation 3278 'sub' 'tmp_489_2_7' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3279 [1/1] (0.55ns)   --->   "%sh_amt_2_7 = select i1 %tmp_487_2_7, i12 %tmp_488_2_7, i12 %tmp_489_2_7" [./imgproc.h:64]   --->   Operation 3279 'select' 'sh_amt_2_7' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 3280 [1/1] (0.00ns)   --->   "%tmp_528 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_2_7, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 3280 'partselect' 'tmp_528' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3281 [1/1] (0.94ns)   --->   "%icmp23 = icmp eq i7 %tmp_528, 0" [./imgproc.h:64]   --->   Operation 3281 'icmp' 'icmp23' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3282 [1/1] (1.11ns)   --->   "%tmp_499_2_7 = icmp sgt i12 %tmp_488_2_7, 54" [./imgproc.h:64]   --->   Operation 3282 'icmp' 'tmp_499_2_7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3283 [1/1] (0.00ns)   --->   "%tmp_531 = trunc i12 %F2_2_7 to i6" [./imgproc.h:64]   --->   Operation 3283 'trunc' 'tmp_531' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3284 [1/1] (2.65ns)   --->   "%d_assign_3 = fpext float %v_assign_3 to double" [./imgproc.h:64]   --->   Operation 3284 'fpext' 'd_assign_3' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 3285 [1/1] (0.00ns)   --->   "%ireg_V_3 = bitcast double %d_assign_3 to i64" [./imgproc.h:64]   --->   Operation 3285 'bitcast' 'ireg_V_3' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3286 [1/1] (0.00ns)   --->   "%tmp_536 = trunc i64 %ireg_V_3 to i63" [./imgproc.h:64]   --->   Operation 3286 'trunc' 'tmp_536' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3287 [1/1] (0.00ns)   --->   "%tmp_537 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_3, i32 63)" [./imgproc.h:64]   --->   Operation 3287 'bitselect' 'tmp_537' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3288 [1/1] (0.00ns)   --->   "%p_Result_274_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_3, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 3288 'partselect' 'p_Result_274_3' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3289 [1/1] (0.00ns)   --->   "%tmp_483_3 = zext i11 %p_Result_274_3 to i12" [./imgproc.h:64]   --->   Operation 3289 'zext' 'tmp_483_3' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3290 [1/1] (0.00ns)   --->   "%tmp_538 = trunc i64 %ireg_V_3 to i52" [./imgproc.h:64]   --->   Operation 3290 'trunc' 'tmp_538' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3291 [1/1] (1.33ns)   --->   "%tmp_485_3 = icmp eq i63 %tmp_536, 0" [./imgproc.h:64]   --->   Operation 3291 'icmp' 'tmp_485_3' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3292 [1/1] (1.26ns)   --->   "%F2_3 = sub i12 1075, %tmp_483_3" [./imgproc.h:64]   --->   Operation 3292 'sub' 'F2_3' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3293 [1/1] (1.11ns)   --->   "%tmp_487_3 = icmp sgt i12 %F2_3, 22" [./imgproc.h:64]   --->   Operation 3293 'icmp' 'tmp_487_3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3294 [1/1] (1.26ns)   --->   "%tmp_488_3 = add i12 -22, %F2_3" [./imgproc.h:64]   --->   Operation 3294 'add' 'tmp_488_3' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3295 [1/1] (1.26ns)   --->   "%tmp_489_3 = sub i12 22, %F2_3" [./imgproc.h:64]   --->   Operation 3295 'sub' 'tmp_489_3' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3296 [1/1] (0.55ns)   --->   "%sh_amt_3 = select i1 %tmp_487_3, i12 %tmp_488_3, i12 %tmp_489_3" [./imgproc.h:64]   --->   Operation 3296 'select' 'sh_amt_3' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 3297 [1/1] (0.00ns)   --->   "%tmp_540 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_3, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 3297 'partselect' 'tmp_540' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3298 [1/1] (0.94ns)   --->   "%icmp24 = icmp eq i7 %tmp_540, 0" [./imgproc.h:64]   --->   Operation 3298 'icmp' 'icmp24' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3299 [1/1] (1.11ns)   --->   "%tmp_499_3 = icmp sgt i12 %tmp_488_3, 54" [./imgproc.h:64]   --->   Operation 3299 'icmp' 'tmp_499_3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3300 [1/1] (0.00ns)   --->   "%tmp_543 = trunc i12 %F2_3 to i6" [./imgproc.h:64]   --->   Operation 3300 'trunc' 'tmp_543' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3301 [1/1] (2.65ns)   --->   "%d_assign_3_1 = fpext float %v_assign_3_1 to double" [./imgproc.h:64]   --->   Operation 3301 'fpext' 'd_assign_3_1' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 3302 [1/1] (0.00ns)   --->   "%ireg_V_3_1 = bitcast double %d_assign_3_1 to i64" [./imgproc.h:64]   --->   Operation 3302 'bitcast' 'ireg_V_3_1' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3303 [1/1] (0.00ns)   --->   "%tmp_548 = trunc i64 %ireg_V_3_1 to i63" [./imgproc.h:64]   --->   Operation 3303 'trunc' 'tmp_548' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3304 [1/1] (0.00ns)   --->   "%tmp_549 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_3_1, i32 63)" [./imgproc.h:64]   --->   Operation 3304 'bitselect' 'tmp_549' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3305 [1/1] (0.00ns)   --->   "%p_Result_274_3_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_3_1, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 3305 'partselect' 'p_Result_274_3_1' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3306 [1/1] (0.00ns)   --->   "%tmp_483_3_1 = zext i11 %p_Result_274_3_1 to i12" [./imgproc.h:64]   --->   Operation 3306 'zext' 'tmp_483_3_1' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3307 [1/1] (0.00ns)   --->   "%tmp_550 = trunc i64 %ireg_V_3_1 to i52" [./imgproc.h:64]   --->   Operation 3307 'trunc' 'tmp_550' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3308 [1/1] (1.33ns)   --->   "%tmp_485_3_1 = icmp eq i63 %tmp_548, 0" [./imgproc.h:64]   --->   Operation 3308 'icmp' 'tmp_485_3_1' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3309 [1/1] (1.26ns)   --->   "%F2_3_1 = sub i12 1075, %tmp_483_3_1" [./imgproc.h:64]   --->   Operation 3309 'sub' 'F2_3_1' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3310 [1/1] (1.11ns)   --->   "%tmp_487_3_1 = icmp sgt i12 %F2_3_1, 22" [./imgproc.h:64]   --->   Operation 3310 'icmp' 'tmp_487_3_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3311 [1/1] (1.26ns)   --->   "%tmp_488_3_1 = add i12 -22, %F2_3_1" [./imgproc.h:64]   --->   Operation 3311 'add' 'tmp_488_3_1' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3312 [1/1] (1.26ns)   --->   "%tmp_489_3_1 = sub i12 22, %F2_3_1" [./imgproc.h:64]   --->   Operation 3312 'sub' 'tmp_489_3_1' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3313 [1/1] (0.55ns)   --->   "%sh_amt_3_1 = select i1 %tmp_487_3_1, i12 %tmp_488_3_1, i12 %tmp_489_3_1" [./imgproc.h:64]   --->   Operation 3313 'select' 'sh_amt_3_1' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 3314 [1/1] (0.00ns)   --->   "%tmp_552 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_3_1, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 3314 'partselect' 'tmp_552' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3315 [1/1] (0.94ns)   --->   "%icmp25 = icmp eq i7 %tmp_552, 0" [./imgproc.h:64]   --->   Operation 3315 'icmp' 'icmp25' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3316 [1/1] (1.11ns)   --->   "%tmp_499_3_1 = icmp sgt i12 %tmp_488_3_1, 54" [./imgproc.h:64]   --->   Operation 3316 'icmp' 'tmp_499_3_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3317 [1/1] (0.00ns)   --->   "%tmp_555 = trunc i12 %F2_3_1 to i6" [./imgproc.h:64]   --->   Operation 3317 'trunc' 'tmp_555' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3318 [1/1] (2.65ns)   --->   "%d_assign_3_2 = fpext float %v_assign_3_2 to double" [./imgproc.h:64]   --->   Operation 3318 'fpext' 'd_assign_3_2' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 3319 [1/1] (0.00ns)   --->   "%ireg_V_3_2 = bitcast double %d_assign_3_2 to i64" [./imgproc.h:64]   --->   Operation 3319 'bitcast' 'ireg_V_3_2' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3320 [1/1] (0.00ns)   --->   "%tmp_560 = trunc i64 %ireg_V_3_2 to i63" [./imgproc.h:64]   --->   Operation 3320 'trunc' 'tmp_560' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3321 [1/1] (0.00ns)   --->   "%tmp_561 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_3_2, i32 63)" [./imgproc.h:64]   --->   Operation 3321 'bitselect' 'tmp_561' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3322 [1/1] (0.00ns)   --->   "%p_Result_274_3_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_3_2, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 3322 'partselect' 'p_Result_274_3_2' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3323 [1/1] (0.00ns)   --->   "%tmp_483_3_2 = zext i11 %p_Result_274_3_2 to i12" [./imgproc.h:64]   --->   Operation 3323 'zext' 'tmp_483_3_2' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3324 [1/1] (0.00ns)   --->   "%tmp_562 = trunc i64 %ireg_V_3_2 to i52" [./imgproc.h:64]   --->   Operation 3324 'trunc' 'tmp_562' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3325 [1/1] (1.33ns)   --->   "%tmp_485_3_2 = icmp eq i63 %tmp_560, 0" [./imgproc.h:64]   --->   Operation 3325 'icmp' 'tmp_485_3_2' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3326 [1/1] (1.26ns)   --->   "%F2_3_2 = sub i12 1075, %tmp_483_3_2" [./imgproc.h:64]   --->   Operation 3326 'sub' 'F2_3_2' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3327 [1/1] (1.11ns)   --->   "%tmp_487_3_2 = icmp sgt i12 %F2_3_2, 22" [./imgproc.h:64]   --->   Operation 3327 'icmp' 'tmp_487_3_2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3328 [1/1] (1.26ns)   --->   "%tmp_488_3_2 = add i12 -22, %F2_3_2" [./imgproc.h:64]   --->   Operation 3328 'add' 'tmp_488_3_2' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3329 [1/1] (1.26ns)   --->   "%tmp_489_3_2 = sub i12 22, %F2_3_2" [./imgproc.h:64]   --->   Operation 3329 'sub' 'tmp_489_3_2' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3330 [1/1] (0.55ns)   --->   "%sh_amt_3_2 = select i1 %tmp_487_3_2, i12 %tmp_488_3_2, i12 %tmp_489_3_2" [./imgproc.h:64]   --->   Operation 3330 'select' 'sh_amt_3_2' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 3331 [1/1] (0.00ns)   --->   "%tmp_564 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_3_2, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 3331 'partselect' 'tmp_564' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3332 [1/1] (0.94ns)   --->   "%icmp26 = icmp eq i7 %tmp_564, 0" [./imgproc.h:64]   --->   Operation 3332 'icmp' 'icmp26' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3333 [1/1] (1.11ns)   --->   "%tmp_499_3_2 = icmp sgt i12 %tmp_488_3_2, 54" [./imgproc.h:64]   --->   Operation 3333 'icmp' 'tmp_499_3_2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3334 [1/1] (0.00ns)   --->   "%tmp_567 = trunc i12 %F2_3_2 to i6" [./imgproc.h:64]   --->   Operation 3334 'trunc' 'tmp_567' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3335 [1/1] (2.65ns)   --->   "%d_assign_3_3 = fpext float %v_assign_3_3 to double" [./imgproc.h:64]   --->   Operation 3335 'fpext' 'd_assign_3_3' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 3336 [1/1] (0.00ns)   --->   "%ireg_V_3_3 = bitcast double %d_assign_3_3 to i64" [./imgproc.h:64]   --->   Operation 3336 'bitcast' 'ireg_V_3_3' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3337 [1/1] (0.00ns)   --->   "%tmp_572 = trunc i64 %ireg_V_3_3 to i63" [./imgproc.h:64]   --->   Operation 3337 'trunc' 'tmp_572' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3338 [1/1] (0.00ns)   --->   "%tmp_573 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_3_3, i32 63)" [./imgproc.h:64]   --->   Operation 3338 'bitselect' 'tmp_573' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3339 [1/1] (0.00ns)   --->   "%p_Result_274_3_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_3_3, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 3339 'partselect' 'p_Result_274_3_3' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3340 [1/1] (0.00ns)   --->   "%tmp_483_3_3 = zext i11 %p_Result_274_3_3 to i12" [./imgproc.h:64]   --->   Operation 3340 'zext' 'tmp_483_3_3' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3341 [1/1] (0.00ns)   --->   "%tmp_574 = trunc i64 %ireg_V_3_3 to i52" [./imgproc.h:64]   --->   Operation 3341 'trunc' 'tmp_574' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3342 [1/1] (1.33ns)   --->   "%tmp_485_3_3 = icmp eq i63 %tmp_572, 0" [./imgproc.h:64]   --->   Operation 3342 'icmp' 'tmp_485_3_3' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3343 [1/1] (1.26ns)   --->   "%F2_3_3 = sub i12 1075, %tmp_483_3_3" [./imgproc.h:64]   --->   Operation 3343 'sub' 'F2_3_3' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3344 [1/1] (1.11ns)   --->   "%tmp_487_3_3 = icmp sgt i12 %F2_3_3, 22" [./imgproc.h:64]   --->   Operation 3344 'icmp' 'tmp_487_3_3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3345 [1/1] (1.26ns)   --->   "%tmp_488_3_3 = add i12 -22, %F2_3_3" [./imgproc.h:64]   --->   Operation 3345 'add' 'tmp_488_3_3' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3346 [1/1] (1.26ns)   --->   "%tmp_489_3_3 = sub i12 22, %F2_3_3" [./imgproc.h:64]   --->   Operation 3346 'sub' 'tmp_489_3_3' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3347 [1/1] (0.55ns)   --->   "%sh_amt_3_3 = select i1 %tmp_487_3_3, i12 %tmp_488_3_3, i12 %tmp_489_3_3" [./imgproc.h:64]   --->   Operation 3347 'select' 'sh_amt_3_3' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 3348 [1/1] (0.00ns)   --->   "%tmp_576 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_3_3, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 3348 'partselect' 'tmp_576' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3349 [1/1] (0.94ns)   --->   "%icmp27 = icmp eq i7 %tmp_576, 0" [./imgproc.h:64]   --->   Operation 3349 'icmp' 'icmp27' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3350 [1/1] (1.11ns)   --->   "%tmp_499_3_3 = icmp sgt i12 %tmp_488_3_3, 54" [./imgproc.h:64]   --->   Operation 3350 'icmp' 'tmp_499_3_3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3351 [1/1] (0.00ns)   --->   "%tmp_579 = trunc i12 %F2_3_3 to i6" [./imgproc.h:64]   --->   Operation 3351 'trunc' 'tmp_579' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3352 [1/1] (2.65ns)   --->   "%d_assign_3_4 = fpext float %v_assign_3_4 to double" [./imgproc.h:64]   --->   Operation 3352 'fpext' 'd_assign_3_4' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 3353 [1/1] (0.00ns)   --->   "%ireg_V_3_4 = bitcast double %d_assign_3_4 to i64" [./imgproc.h:64]   --->   Operation 3353 'bitcast' 'ireg_V_3_4' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3354 [1/1] (0.00ns)   --->   "%tmp_584 = trunc i64 %ireg_V_3_4 to i63" [./imgproc.h:64]   --->   Operation 3354 'trunc' 'tmp_584' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3355 [1/1] (0.00ns)   --->   "%tmp_585 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_3_4, i32 63)" [./imgproc.h:64]   --->   Operation 3355 'bitselect' 'tmp_585' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3356 [1/1] (0.00ns)   --->   "%p_Result_274_3_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_3_4, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 3356 'partselect' 'p_Result_274_3_4' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3357 [1/1] (0.00ns)   --->   "%tmp_483_3_4 = zext i11 %p_Result_274_3_4 to i12" [./imgproc.h:64]   --->   Operation 3357 'zext' 'tmp_483_3_4' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3358 [1/1] (0.00ns)   --->   "%tmp_586 = trunc i64 %ireg_V_3_4 to i52" [./imgproc.h:64]   --->   Operation 3358 'trunc' 'tmp_586' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3359 [1/1] (1.33ns)   --->   "%tmp_485_3_4 = icmp eq i63 %tmp_584, 0" [./imgproc.h:64]   --->   Operation 3359 'icmp' 'tmp_485_3_4' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3360 [1/1] (1.26ns)   --->   "%F2_3_4 = sub i12 1075, %tmp_483_3_4" [./imgproc.h:64]   --->   Operation 3360 'sub' 'F2_3_4' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3361 [1/1] (1.11ns)   --->   "%tmp_487_3_4 = icmp sgt i12 %F2_3_4, 22" [./imgproc.h:64]   --->   Operation 3361 'icmp' 'tmp_487_3_4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3362 [1/1] (1.26ns)   --->   "%tmp_488_3_4 = add i12 -22, %F2_3_4" [./imgproc.h:64]   --->   Operation 3362 'add' 'tmp_488_3_4' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3363 [1/1] (1.26ns)   --->   "%tmp_489_3_4 = sub i12 22, %F2_3_4" [./imgproc.h:64]   --->   Operation 3363 'sub' 'tmp_489_3_4' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3364 [1/1] (0.55ns)   --->   "%sh_amt_3_4 = select i1 %tmp_487_3_4, i12 %tmp_488_3_4, i12 %tmp_489_3_4" [./imgproc.h:64]   --->   Operation 3364 'select' 'sh_amt_3_4' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 3365 [1/1] (0.00ns)   --->   "%tmp_588 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_3_4, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 3365 'partselect' 'tmp_588' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3366 [1/1] (0.94ns)   --->   "%icmp28 = icmp eq i7 %tmp_588, 0" [./imgproc.h:64]   --->   Operation 3366 'icmp' 'icmp28' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3367 [1/1] (1.11ns)   --->   "%tmp_499_3_4 = icmp sgt i12 %tmp_488_3_4, 54" [./imgproc.h:64]   --->   Operation 3367 'icmp' 'tmp_499_3_4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3368 [1/1] (0.00ns)   --->   "%tmp_591 = trunc i12 %F2_3_4 to i6" [./imgproc.h:64]   --->   Operation 3368 'trunc' 'tmp_591' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3369 [1/1] (2.65ns)   --->   "%d_assign_3_5 = fpext float %v_assign_3_5 to double" [./imgproc.h:64]   --->   Operation 3369 'fpext' 'd_assign_3_5' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 3370 [1/1] (0.00ns)   --->   "%ireg_V_3_5 = bitcast double %d_assign_3_5 to i64" [./imgproc.h:64]   --->   Operation 3370 'bitcast' 'ireg_V_3_5' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3371 [1/1] (0.00ns)   --->   "%tmp_596 = trunc i64 %ireg_V_3_5 to i63" [./imgproc.h:64]   --->   Operation 3371 'trunc' 'tmp_596' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3372 [1/1] (0.00ns)   --->   "%tmp_597 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_3_5, i32 63)" [./imgproc.h:64]   --->   Operation 3372 'bitselect' 'tmp_597' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3373 [1/1] (0.00ns)   --->   "%p_Result_274_3_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_3_5, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 3373 'partselect' 'p_Result_274_3_5' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3374 [1/1] (0.00ns)   --->   "%tmp_483_3_5 = zext i11 %p_Result_274_3_5 to i12" [./imgproc.h:64]   --->   Operation 3374 'zext' 'tmp_483_3_5' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3375 [1/1] (0.00ns)   --->   "%tmp_598 = trunc i64 %ireg_V_3_5 to i52" [./imgproc.h:64]   --->   Operation 3375 'trunc' 'tmp_598' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3376 [1/1] (1.33ns)   --->   "%tmp_485_3_5 = icmp eq i63 %tmp_596, 0" [./imgproc.h:64]   --->   Operation 3376 'icmp' 'tmp_485_3_5' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3377 [1/1] (1.26ns)   --->   "%F2_3_5 = sub i12 1075, %tmp_483_3_5" [./imgproc.h:64]   --->   Operation 3377 'sub' 'F2_3_5' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3378 [1/1] (1.11ns)   --->   "%tmp_487_3_5 = icmp sgt i12 %F2_3_5, 22" [./imgproc.h:64]   --->   Operation 3378 'icmp' 'tmp_487_3_5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3379 [1/1] (1.26ns)   --->   "%tmp_488_3_5 = add i12 -22, %F2_3_5" [./imgproc.h:64]   --->   Operation 3379 'add' 'tmp_488_3_5' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3380 [1/1] (1.26ns)   --->   "%tmp_489_3_5 = sub i12 22, %F2_3_5" [./imgproc.h:64]   --->   Operation 3380 'sub' 'tmp_489_3_5' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3381 [1/1] (0.55ns)   --->   "%sh_amt_3_5 = select i1 %tmp_487_3_5, i12 %tmp_488_3_5, i12 %tmp_489_3_5" [./imgproc.h:64]   --->   Operation 3381 'select' 'sh_amt_3_5' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 3382 [1/1] (0.00ns)   --->   "%tmp_600 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_3_5, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 3382 'partselect' 'tmp_600' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3383 [1/1] (0.94ns)   --->   "%icmp29 = icmp eq i7 %tmp_600, 0" [./imgproc.h:64]   --->   Operation 3383 'icmp' 'icmp29' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3384 [1/1] (1.11ns)   --->   "%tmp_499_3_5 = icmp sgt i12 %tmp_488_3_5, 54" [./imgproc.h:64]   --->   Operation 3384 'icmp' 'tmp_499_3_5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3385 [1/1] (0.00ns)   --->   "%tmp_603 = trunc i12 %F2_3_5 to i6" [./imgproc.h:64]   --->   Operation 3385 'trunc' 'tmp_603' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3386 [1/1] (2.65ns)   --->   "%d_assign_3_6 = fpext float %v_assign_3_6 to double" [./imgproc.h:64]   --->   Operation 3386 'fpext' 'd_assign_3_6' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 3387 [1/1] (0.00ns)   --->   "%ireg_V_3_6 = bitcast double %d_assign_3_6 to i64" [./imgproc.h:64]   --->   Operation 3387 'bitcast' 'ireg_V_3_6' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3388 [1/1] (0.00ns)   --->   "%tmp_608 = trunc i64 %ireg_V_3_6 to i63" [./imgproc.h:64]   --->   Operation 3388 'trunc' 'tmp_608' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3389 [1/1] (0.00ns)   --->   "%tmp_609 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_3_6, i32 63)" [./imgproc.h:64]   --->   Operation 3389 'bitselect' 'tmp_609' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3390 [1/1] (0.00ns)   --->   "%p_Result_274_3_6 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_3_6, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 3390 'partselect' 'p_Result_274_3_6' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3391 [1/1] (0.00ns)   --->   "%tmp_483_3_6 = zext i11 %p_Result_274_3_6 to i12" [./imgproc.h:64]   --->   Operation 3391 'zext' 'tmp_483_3_6' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3392 [1/1] (0.00ns)   --->   "%tmp_610 = trunc i64 %ireg_V_3_6 to i52" [./imgproc.h:64]   --->   Operation 3392 'trunc' 'tmp_610' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3393 [1/1] (1.33ns)   --->   "%tmp_485_3_6 = icmp eq i63 %tmp_608, 0" [./imgproc.h:64]   --->   Operation 3393 'icmp' 'tmp_485_3_6' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3394 [1/1] (1.26ns)   --->   "%F2_3_6 = sub i12 1075, %tmp_483_3_6" [./imgproc.h:64]   --->   Operation 3394 'sub' 'F2_3_6' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3395 [1/1] (1.11ns)   --->   "%tmp_487_3_6 = icmp sgt i12 %F2_3_6, 22" [./imgproc.h:64]   --->   Operation 3395 'icmp' 'tmp_487_3_6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3396 [1/1] (1.26ns)   --->   "%tmp_488_3_6 = add i12 -22, %F2_3_6" [./imgproc.h:64]   --->   Operation 3396 'add' 'tmp_488_3_6' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3397 [1/1] (1.26ns)   --->   "%tmp_489_3_6 = sub i12 22, %F2_3_6" [./imgproc.h:64]   --->   Operation 3397 'sub' 'tmp_489_3_6' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3398 [1/1] (0.55ns)   --->   "%sh_amt_3_6 = select i1 %tmp_487_3_6, i12 %tmp_488_3_6, i12 %tmp_489_3_6" [./imgproc.h:64]   --->   Operation 3398 'select' 'sh_amt_3_6' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 3399 [1/1] (0.00ns)   --->   "%tmp_612 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_3_6, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 3399 'partselect' 'tmp_612' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3400 [1/1] (0.94ns)   --->   "%icmp30 = icmp eq i7 %tmp_612, 0" [./imgproc.h:64]   --->   Operation 3400 'icmp' 'icmp30' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3401 [1/1] (1.11ns)   --->   "%tmp_499_3_6 = icmp sgt i12 %tmp_488_3_6, 54" [./imgproc.h:64]   --->   Operation 3401 'icmp' 'tmp_499_3_6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3402 [1/1] (0.00ns)   --->   "%tmp_615 = trunc i12 %F2_3_6 to i6" [./imgproc.h:64]   --->   Operation 3402 'trunc' 'tmp_615' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3403 [1/1] (2.65ns)   --->   "%d_assign_3_7 = fpext float %v_assign_3_7 to double" [./imgproc.h:64]   --->   Operation 3403 'fpext' 'd_assign_3_7' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 3404 [1/1] (0.00ns)   --->   "%ireg_V_3_7 = bitcast double %d_assign_3_7 to i64" [./imgproc.h:64]   --->   Operation 3404 'bitcast' 'ireg_V_3_7' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3405 [1/1] (0.00ns)   --->   "%tmp_620 = trunc i64 %ireg_V_3_7 to i63" [./imgproc.h:64]   --->   Operation 3405 'trunc' 'tmp_620' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3406 [1/1] (0.00ns)   --->   "%tmp_621 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_3_7, i32 63)" [./imgproc.h:64]   --->   Operation 3406 'bitselect' 'tmp_621' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3407 [1/1] (0.00ns)   --->   "%p_Result_274_3_7 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_3_7, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 3407 'partselect' 'p_Result_274_3_7' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3408 [1/1] (0.00ns)   --->   "%tmp_483_3_7 = zext i11 %p_Result_274_3_7 to i12" [./imgproc.h:64]   --->   Operation 3408 'zext' 'tmp_483_3_7' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3409 [1/1] (0.00ns)   --->   "%tmp_622 = trunc i64 %ireg_V_3_7 to i52" [./imgproc.h:64]   --->   Operation 3409 'trunc' 'tmp_622' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3410 [1/1] (1.33ns)   --->   "%tmp_485_3_7 = icmp eq i63 %tmp_620, 0" [./imgproc.h:64]   --->   Operation 3410 'icmp' 'tmp_485_3_7' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3411 [1/1] (1.26ns)   --->   "%F2_3_7 = sub i12 1075, %tmp_483_3_7" [./imgproc.h:64]   --->   Operation 3411 'sub' 'F2_3_7' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3412 [1/1] (1.11ns)   --->   "%tmp_487_3_7 = icmp sgt i12 %F2_3_7, 22" [./imgproc.h:64]   --->   Operation 3412 'icmp' 'tmp_487_3_7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3413 [1/1] (1.26ns)   --->   "%tmp_488_3_7 = add i12 -22, %F2_3_7" [./imgproc.h:64]   --->   Operation 3413 'add' 'tmp_488_3_7' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3414 [1/1] (1.26ns)   --->   "%tmp_489_3_7 = sub i12 22, %F2_3_7" [./imgproc.h:64]   --->   Operation 3414 'sub' 'tmp_489_3_7' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3415 [1/1] (0.55ns)   --->   "%sh_amt_3_7 = select i1 %tmp_487_3_7, i12 %tmp_488_3_7, i12 %tmp_489_3_7" [./imgproc.h:64]   --->   Operation 3415 'select' 'sh_amt_3_7' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 3416 [1/1] (0.00ns)   --->   "%tmp_624 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_3_7, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 3416 'partselect' 'tmp_624' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3417 [1/1] (0.94ns)   --->   "%icmp31 = icmp eq i7 %tmp_624, 0" [./imgproc.h:64]   --->   Operation 3417 'icmp' 'icmp31' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3418 [1/1] (1.11ns)   --->   "%tmp_499_3_7 = icmp sgt i12 %tmp_488_3_7, 54" [./imgproc.h:64]   --->   Operation 3418 'icmp' 'tmp_499_3_7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3419 [1/1] (0.00ns)   --->   "%tmp_627 = trunc i12 %F2_3_7 to i6" [./imgproc.h:64]   --->   Operation 3419 'trunc' 'tmp_627' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3420 [1/1] (2.65ns)   --->   "%d_assign_4 = fpext float %v_assign_4 to double" [./imgproc.h:64]   --->   Operation 3420 'fpext' 'd_assign_4' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 3421 [1/1] (0.00ns)   --->   "%ireg_V_4 = bitcast double %d_assign_4 to i64" [./imgproc.h:64]   --->   Operation 3421 'bitcast' 'ireg_V_4' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3422 [1/1] (0.00ns)   --->   "%tmp_632 = trunc i64 %ireg_V_4 to i63" [./imgproc.h:64]   --->   Operation 3422 'trunc' 'tmp_632' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3423 [1/1] (0.00ns)   --->   "%tmp_633 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_4, i32 63)" [./imgproc.h:64]   --->   Operation 3423 'bitselect' 'tmp_633' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3424 [1/1] (0.00ns)   --->   "%p_Result_274_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_4, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 3424 'partselect' 'p_Result_274_4' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3425 [1/1] (0.00ns)   --->   "%tmp_483_4 = zext i11 %p_Result_274_4 to i12" [./imgproc.h:64]   --->   Operation 3425 'zext' 'tmp_483_4' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3426 [1/1] (0.00ns)   --->   "%tmp_634 = trunc i64 %ireg_V_4 to i52" [./imgproc.h:64]   --->   Operation 3426 'trunc' 'tmp_634' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3427 [1/1] (1.33ns)   --->   "%tmp_485_4 = icmp eq i63 %tmp_632, 0" [./imgproc.h:64]   --->   Operation 3427 'icmp' 'tmp_485_4' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3428 [1/1] (1.26ns)   --->   "%F2_4 = sub i12 1075, %tmp_483_4" [./imgproc.h:64]   --->   Operation 3428 'sub' 'F2_4' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3429 [1/1] (1.11ns)   --->   "%tmp_487_4 = icmp sgt i12 %F2_4, 22" [./imgproc.h:64]   --->   Operation 3429 'icmp' 'tmp_487_4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3430 [1/1] (1.26ns)   --->   "%tmp_488_4 = add i12 -22, %F2_4" [./imgproc.h:64]   --->   Operation 3430 'add' 'tmp_488_4' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3431 [1/1] (1.26ns)   --->   "%tmp_489_4 = sub i12 22, %F2_4" [./imgproc.h:64]   --->   Operation 3431 'sub' 'tmp_489_4' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3432 [1/1] (0.55ns)   --->   "%sh_amt_4 = select i1 %tmp_487_4, i12 %tmp_488_4, i12 %tmp_489_4" [./imgproc.h:64]   --->   Operation 3432 'select' 'sh_amt_4' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 3433 [1/1] (0.00ns)   --->   "%tmp_636 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_4, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 3433 'partselect' 'tmp_636' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3434 [1/1] (0.94ns)   --->   "%icmp32 = icmp eq i7 %tmp_636, 0" [./imgproc.h:64]   --->   Operation 3434 'icmp' 'icmp32' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3435 [1/1] (1.11ns)   --->   "%tmp_499_4 = icmp sgt i12 %tmp_488_4, 54" [./imgproc.h:64]   --->   Operation 3435 'icmp' 'tmp_499_4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3436 [1/1] (0.00ns)   --->   "%tmp_639 = trunc i12 %F2_4 to i6" [./imgproc.h:64]   --->   Operation 3436 'trunc' 'tmp_639' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3437 [1/1] (2.65ns)   --->   "%d_assign_4_1 = fpext float %v_assign_4_1 to double" [./imgproc.h:64]   --->   Operation 3437 'fpext' 'd_assign_4_1' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 3438 [1/1] (0.00ns)   --->   "%ireg_V_4_1 = bitcast double %d_assign_4_1 to i64" [./imgproc.h:64]   --->   Operation 3438 'bitcast' 'ireg_V_4_1' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3439 [1/1] (0.00ns)   --->   "%tmp_644 = trunc i64 %ireg_V_4_1 to i63" [./imgproc.h:64]   --->   Operation 3439 'trunc' 'tmp_644' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3440 [1/1] (0.00ns)   --->   "%tmp_645 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_4_1, i32 63)" [./imgproc.h:64]   --->   Operation 3440 'bitselect' 'tmp_645' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3441 [1/1] (0.00ns)   --->   "%p_Result_274_4_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_4_1, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 3441 'partselect' 'p_Result_274_4_1' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3442 [1/1] (0.00ns)   --->   "%tmp_483_4_1 = zext i11 %p_Result_274_4_1 to i12" [./imgproc.h:64]   --->   Operation 3442 'zext' 'tmp_483_4_1' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3443 [1/1] (0.00ns)   --->   "%tmp_646 = trunc i64 %ireg_V_4_1 to i52" [./imgproc.h:64]   --->   Operation 3443 'trunc' 'tmp_646' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3444 [1/1] (1.33ns)   --->   "%tmp_485_4_1 = icmp eq i63 %tmp_644, 0" [./imgproc.h:64]   --->   Operation 3444 'icmp' 'tmp_485_4_1' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3445 [1/1] (1.26ns)   --->   "%F2_4_1 = sub i12 1075, %tmp_483_4_1" [./imgproc.h:64]   --->   Operation 3445 'sub' 'F2_4_1' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3446 [1/1] (1.11ns)   --->   "%tmp_487_4_1 = icmp sgt i12 %F2_4_1, 22" [./imgproc.h:64]   --->   Operation 3446 'icmp' 'tmp_487_4_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3447 [1/1] (1.26ns)   --->   "%tmp_488_4_1 = add i12 -22, %F2_4_1" [./imgproc.h:64]   --->   Operation 3447 'add' 'tmp_488_4_1' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3448 [1/1] (1.26ns)   --->   "%tmp_489_4_1 = sub i12 22, %F2_4_1" [./imgproc.h:64]   --->   Operation 3448 'sub' 'tmp_489_4_1' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3449 [1/1] (0.55ns)   --->   "%sh_amt_4_1 = select i1 %tmp_487_4_1, i12 %tmp_488_4_1, i12 %tmp_489_4_1" [./imgproc.h:64]   --->   Operation 3449 'select' 'sh_amt_4_1' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 3450 [1/1] (0.00ns)   --->   "%tmp_648 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_4_1, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 3450 'partselect' 'tmp_648' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3451 [1/1] (0.94ns)   --->   "%icmp33 = icmp eq i7 %tmp_648, 0" [./imgproc.h:64]   --->   Operation 3451 'icmp' 'icmp33' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3452 [1/1] (1.11ns)   --->   "%tmp_499_4_1 = icmp sgt i12 %tmp_488_4_1, 54" [./imgproc.h:64]   --->   Operation 3452 'icmp' 'tmp_499_4_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3453 [1/1] (0.00ns)   --->   "%tmp_651 = trunc i12 %F2_4_1 to i6" [./imgproc.h:64]   --->   Operation 3453 'trunc' 'tmp_651' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3454 [1/1] (2.65ns)   --->   "%d_assign_4_2 = fpext float %v_assign_4_2 to double" [./imgproc.h:64]   --->   Operation 3454 'fpext' 'd_assign_4_2' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 3455 [1/1] (0.00ns)   --->   "%ireg_V_4_2 = bitcast double %d_assign_4_2 to i64" [./imgproc.h:64]   --->   Operation 3455 'bitcast' 'ireg_V_4_2' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3456 [1/1] (0.00ns)   --->   "%tmp_656 = trunc i64 %ireg_V_4_2 to i63" [./imgproc.h:64]   --->   Operation 3456 'trunc' 'tmp_656' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3457 [1/1] (0.00ns)   --->   "%tmp_657 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_4_2, i32 63)" [./imgproc.h:64]   --->   Operation 3457 'bitselect' 'tmp_657' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3458 [1/1] (0.00ns)   --->   "%p_Result_274_4_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_4_2, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 3458 'partselect' 'p_Result_274_4_2' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3459 [1/1] (0.00ns)   --->   "%tmp_483_4_2 = zext i11 %p_Result_274_4_2 to i12" [./imgproc.h:64]   --->   Operation 3459 'zext' 'tmp_483_4_2' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3460 [1/1] (0.00ns)   --->   "%tmp_658 = trunc i64 %ireg_V_4_2 to i52" [./imgproc.h:64]   --->   Operation 3460 'trunc' 'tmp_658' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3461 [1/1] (1.33ns)   --->   "%tmp_485_4_2 = icmp eq i63 %tmp_656, 0" [./imgproc.h:64]   --->   Operation 3461 'icmp' 'tmp_485_4_2' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3462 [1/1] (1.26ns)   --->   "%F2_4_2 = sub i12 1075, %tmp_483_4_2" [./imgproc.h:64]   --->   Operation 3462 'sub' 'F2_4_2' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3463 [1/1] (1.11ns)   --->   "%tmp_487_4_2 = icmp sgt i12 %F2_4_2, 22" [./imgproc.h:64]   --->   Operation 3463 'icmp' 'tmp_487_4_2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3464 [1/1] (1.26ns)   --->   "%tmp_488_4_2 = add i12 -22, %F2_4_2" [./imgproc.h:64]   --->   Operation 3464 'add' 'tmp_488_4_2' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3465 [1/1] (1.26ns)   --->   "%tmp_489_4_2 = sub i12 22, %F2_4_2" [./imgproc.h:64]   --->   Operation 3465 'sub' 'tmp_489_4_2' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3466 [1/1] (0.55ns)   --->   "%sh_amt_4_2 = select i1 %tmp_487_4_2, i12 %tmp_488_4_2, i12 %tmp_489_4_2" [./imgproc.h:64]   --->   Operation 3466 'select' 'sh_amt_4_2' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 3467 [1/1] (0.00ns)   --->   "%tmp_660 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_4_2, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 3467 'partselect' 'tmp_660' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3468 [1/1] (0.94ns)   --->   "%icmp34 = icmp eq i7 %tmp_660, 0" [./imgproc.h:64]   --->   Operation 3468 'icmp' 'icmp34' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3469 [1/1] (1.11ns)   --->   "%tmp_499_4_2 = icmp sgt i12 %tmp_488_4_2, 54" [./imgproc.h:64]   --->   Operation 3469 'icmp' 'tmp_499_4_2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3470 [1/1] (0.00ns)   --->   "%tmp_663 = trunc i12 %F2_4_2 to i6" [./imgproc.h:64]   --->   Operation 3470 'trunc' 'tmp_663' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3471 [1/1] (2.65ns)   --->   "%d_assign_4_3 = fpext float %v_assign_4_3 to double" [./imgproc.h:64]   --->   Operation 3471 'fpext' 'd_assign_4_3' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 3472 [1/1] (0.00ns)   --->   "%ireg_V_4_3 = bitcast double %d_assign_4_3 to i64" [./imgproc.h:64]   --->   Operation 3472 'bitcast' 'ireg_V_4_3' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3473 [1/1] (0.00ns)   --->   "%tmp_668 = trunc i64 %ireg_V_4_3 to i63" [./imgproc.h:64]   --->   Operation 3473 'trunc' 'tmp_668' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3474 [1/1] (0.00ns)   --->   "%tmp_669 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_4_3, i32 63)" [./imgproc.h:64]   --->   Operation 3474 'bitselect' 'tmp_669' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3475 [1/1] (0.00ns)   --->   "%p_Result_274_4_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_4_3, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 3475 'partselect' 'p_Result_274_4_3' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3476 [1/1] (0.00ns)   --->   "%tmp_483_4_3 = zext i11 %p_Result_274_4_3 to i12" [./imgproc.h:64]   --->   Operation 3476 'zext' 'tmp_483_4_3' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3477 [1/1] (0.00ns)   --->   "%tmp_670 = trunc i64 %ireg_V_4_3 to i52" [./imgproc.h:64]   --->   Operation 3477 'trunc' 'tmp_670' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3478 [1/1] (1.33ns)   --->   "%tmp_485_4_3 = icmp eq i63 %tmp_668, 0" [./imgproc.h:64]   --->   Operation 3478 'icmp' 'tmp_485_4_3' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3479 [1/1] (1.26ns)   --->   "%F2_4_3 = sub i12 1075, %tmp_483_4_3" [./imgproc.h:64]   --->   Operation 3479 'sub' 'F2_4_3' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3480 [1/1] (1.11ns)   --->   "%tmp_487_4_3 = icmp sgt i12 %F2_4_3, 22" [./imgproc.h:64]   --->   Operation 3480 'icmp' 'tmp_487_4_3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3481 [1/1] (1.26ns)   --->   "%tmp_488_4_3 = add i12 -22, %F2_4_3" [./imgproc.h:64]   --->   Operation 3481 'add' 'tmp_488_4_3' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3482 [1/1] (1.26ns)   --->   "%tmp_489_4_3 = sub i12 22, %F2_4_3" [./imgproc.h:64]   --->   Operation 3482 'sub' 'tmp_489_4_3' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3483 [1/1] (0.55ns)   --->   "%sh_amt_4_3 = select i1 %tmp_487_4_3, i12 %tmp_488_4_3, i12 %tmp_489_4_3" [./imgproc.h:64]   --->   Operation 3483 'select' 'sh_amt_4_3' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 3484 [1/1] (0.00ns)   --->   "%tmp_672 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_4_3, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 3484 'partselect' 'tmp_672' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3485 [1/1] (0.94ns)   --->   "%icmp35 = icmp eq i7 %tmp_672, 0" [./imgproc.h:64]   --->   Operation 3485 'icmp' 'icmp35' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3486 [1/1] (1.11ns)   --->   "%tmp_499_4_3 = icmp sgt i12 %tmp_488_4_3, 54" [./imgproc.h:64]   --->   Operation 3486 'icmp' 'tmp_499_4_3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3487 [1/1] (0.00ns)   --->   "%tmp_675 = trunc i12 %F2_4_3 to i6" [./imgproc.h:64]   --->   Operation 3487 'trunc' 'tmp_675' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3488 [1/1] (2.65ns)   --->   "%d_assign_4_4 = fpext float %v_assign_4_4 to double" [./imgproc.h:64]   --->   Operation 3488 'fpext' 'd_assign_4_4' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 3489 [1/1] (0.00ns)   --->   "%ireg_V_4_4 = bitcast double %d_assign_4_4 to i64" [./imgproc.h:64]   --->   Operation 3489 'bitcast' 'ireg_V_4_4' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3490 [1/1] (0.00ns)   --->   "%tmp_680 = trunc i64 %ireg_V_4_4 to i63" [./imgproc.h:64]   --->   Operation 3490 'trunc' 'tmp_680' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3491 [1/1] (0.00ns)   --->   "%tmp_681 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_4_4, i32 63)" [./imgproc.h:64]   --->   Operation 3491 'bitselect' 'tmp_681' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3492 [1/1] (0.00ns)   --->   "%p_Result_274_4_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_4_4, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 3492 'partselect' 'p_Result_274_4_4' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3493 [1/1] (0.00ns)   --->   "%tmp_483_4_4 = zext i11 %p_Result_274_4_4 to i12" [./imgproc.h:64]   --->   Operation 3493 'zext' 'tmp_483_4_4' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3494 [1/1] (0.00ns)   --->   "%tmp_682 = trunc i64 %ireg_V_4_4 to i52" [./imgproc.h:64]   --->   Operation 3494 'trunc' 'tmp_682' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3495 [1/1] (1.33ns)   --->   "%tmp_485_4_4 = icmp eq i63 %tmp_680, 0" [./imgproc.h:64]   --->   Operation 3495 'icmp' 'tmp_485_4_4' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3496 [1/1] (1.26ns)   --->   "%F2_4_4 = sub i12 1075, %tmp_483_4_4" [./imgproc.h:64]   --->   Operation 3496 'sub' 'F2_4_4' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3497 [1/1] (1.11ns)   --->   "%tmp_487_4_4 = icmp sgt i12 %F2_4_4, 22" [./imgproc.h:64]   --->   Operation 3497 'icmp' 'tmp_487_4_4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3498 [1/1] (1.26ns)   --->   "%tmp_488_4_4 = add i12 -22, %F2_4_4" [./imgproc.h:64]   --->   Operation 3498 'add' 'tmp_488_4_4' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3499 [1/1] (1.26ns)   --->   "%tmp_489_4_4 = sub i12 22, %F2_4_4" [./imgproc.h:64]   --->   Operation 3499 'sub' 'tmp_489_4_4' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3500 [1/1] (0.55ns)   --->   "%sh_amt_4_4 = select i1 %tmp_487_4_4, i12 %tmp_488_4_4, i12 %tmp_489_4_4" [./imgproc.h:64]   --->   Operation 3500 'select' 'sh_amt_4_4' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 3501 [1/1] (0.00ns)   --->   "%tmp_684 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_4_4, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 3501 'partselect' 'tmp_684' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3502 [1/1] (0.94ns)   --->   "%icmp36 = icmp eq i7 %tmp_684, 0" [./imgproc.h:64]   --->   Operation 3502 'icmp' 'icmp36' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3503 [1/1] (1.11ns)   --->   "%tmp_499_4_4 = icmp sgt i12 %tmp_488_4_4, 54" [./imgproc.h:64]   --->   Operation 3503 'icmp' 'tmp_499_4_4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3504 [1/1] (0.00ns)   --->   "%tmp_687 = trunc i12 %F2_4_4 to i6" [./imgproc.h:64]   --->   Operation 3504 'trunc' 'tmp_687' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3505 [1/1] (2.65ns)   --->   "%d_assign_4_5 = fpext float %v_assign_4_5 to double" [./imgproc.h:64]   --->   Operation 3505 'fpext' 'd_assign_4_5' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 3506 [1/1] (0.00ns)   --->   "%ireg_V_4_5 = bitcast double %d_assign_4_5 to i64" [./imgproc.h:64]   --->   Operation 3506 'bitcast' 'ireg_V_4_5' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3507 [1/1] (0.00ns)   --->   "%tmp_692 = trunc i64 %ireg_V_4_5 to i63" [./imgproc.h:64]   --->   Operation 3507 'trunc' 'tmp_692' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3508 [1/1] (0.00ns)   --->   "%tmp_693 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_4_5, i32 63)" [./imgproc.h:64]   --->   Operation 3508 'bitselect' 'tmp_693' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3509 [1/1] (0.00ns)   --->   "%p_Result_274_4_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_4_5, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 3509 'partselect' 'p_Result_274_4_5' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3510 [1/1] (0.00ns)   --->   "%tmp_483_4_5 = zext i11 %p_Result_274_4_5 to i12" [./imgproc.h:64]   --->   Operation 3510 'zext' 'tmp_483_4_5' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3511 [1/1] (0.00ns)   --->   "%tmp_694 = trunc i64 %ireg_V_4_5 to i52" [./imgproc.h:64]   --->   Operation 3511 'trunc' 'tmp_694' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3512 [1/1] (1.33ns)   --->   "%tmp_485_4_5 = icmp eq i63 %tmp_692, 0" [./imgproc.h:64]   --->   Operation 3512 'icmp' 'tmp_485_4_5' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3513 [1/1] (1.26ns)   --->   "%F2_4_5 = sub i12 1075, %tmp_483_4_5" [./imgproc.h:64]   --->   Operation 3513 'sub' 'F2_4_5' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3514 [1/1] (1.11ns)   --->   "%tmp_487_4_5 = icmp sgt i12 %F2_4_5, 22" [./imgproc.h:64]   --->   Operation 3514 'icmp' 'tmp_487_4_5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3515 [1/1] (1.26ns)   --->   "%tmp_488_4_5 = add i12 -22, %F2_4_5" [./imgproc.h:64]   --->   Operation 3515 'add' 'tmp_488_4_5' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3516 [1/1] (1.26ns)   --->   "%tmp_489_4_5 = sub i12 22, %F2_4_5" [./imgproc.h:64]   --->   Operation 3516 'sub' 'tmp_489_4_5' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3517 [1/1] (0.55ns)   --->   "%sh_amt_4_5 = select i1 %tmp_487_4_5, i12 %tmp_488_4_5, i12 %tmp_489_4_5" [./imgproc.h:64]   --->   Operation 3517 'select' 'sh_amt_4_5' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 3518 [1/1] (0.00ns)   --->   "%tmp_696 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_4_5, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 3518 'partselect' 'tmp_696' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3519 [1/1] (0.94ns)   --->   "%icmp37 = icmp eq i7 %tmp_696, 0" [./imgproc.h:64]   --->   Operation 3519 'icmp' 'icmp37' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3520 [1/1] (1.11ns)   --->   "%tmp_499_4_5 = icmp sgt i12 %tmp_488_4_5, 54" [./imgproc.h:64]   --->   Operation 3520 'icmp' 'tmp_499_4_5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3521 [1/1] (0.00ns)   --->   "%tmp_699 = trunc i12 %F2_4_5 to i6" [./imgproc.h:64]   --->   Operation 3521 'trunc' 'tmp_699' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3522 [1/1] (2.65ns)   --->   "%d_assign_4_6 = fpext float %v_assign_4_6 to double" [./imgproc.h:64]   --->   Operation 3522 'fpext' 'd_assign_4_6' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 3523 [1/1] (0.00ns)   --->   "%ireg_V_4_6 = bitcast double %d_assign_4_6 to i64" [./imgproc.h:64]   --->   Operation 3523 'bitcast' 'ireg_V_4_6' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3524 [1/1] (0.00ns)   --->   "%tmp_704 = trunc i64 %ireg_V_4_6 to i63" [./imgproc.h:64]   --->   Operation 3524 'trunc' 'tmp_704' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3525 [1/1] (0.00ns)   --->   "%tmp_705 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_4_6, i32 63)" [./imgproc.h:64]   --->   Operation 3525 'bitselect' 'tmp_705' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3526 [1/1] (0.00ns)   --->   "%p_Result_274_4_6 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_4_6, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 3526 'partselect' 'p_Result_274_4_6' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3527 [1/1] (0.00ns)   --->   "%tmp_483_4_6 = zext i11 %p_Result_274_4_6 to i12" [./imgproc.h:64]   --->   Operation 3527 'zext' 'tmp_483_4_6' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3528 [1/1] (0.00ns)   --->   "%tmp_706 = trunc i64 %ireg_V_4_6 to i52" [./imgproc.h:64]   --->   Operation 3528 'trunc' 'tmp_706' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3529 [1/1] (1.33ns)   --->   "%tmp_485_4_6 = icmp eq i63 %tmp_704, 0" [./imgproc.h:64]   --->   Operation 3529 'icmp' 'tmp_485_4_6' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3530 [1/1] (1.26ns)   --->   "%F2_4_6 = sub i12 1075, %tmp_483_4_6" [./imgproc.h:64]   --->   Operation 3530 'sub' 'F2_4_6' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3531 [1/1] (1.11ns)   --->   "%tmp_487_4_6 = icmp sgt i12 %F2_4_6, 22" [./imgproc.h:64]   --->   Operation 3531 'icmp' 'tmp_487_4_6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3532 [1/1] (1.26ns)   --->   "%tmp_488_4_6 = add i12 -22, %F2_4_6" [./imgproc.h:64]   --->   Operation 3532 'add' 'tmp_488_4_6' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3533 [1/1] (1.26ns)   --->   "%tmp_489_4_6 = sub i12 22, %F2_4_6" [./imgproc.h:64]   --->   Operation 3533 'sub' 'tmp_489_4_6' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3534 [1/1] (0.55ns)   --->   "%sh_amt_4_6 = select i1 %tmp_487_4_6, i12 %tmp_488_4_6, i12 %tmp_489_4_6" [./imgproc.h:64]   --->   Operation 3534 'select' 'sh_amt_4_6' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 3535 [1/1] (0.00ns)   --->   "%tmp_708 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_4_6, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 3535 'partselect' 'tmp_708' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3536 [1/1] (0.94ns)   --->   "%icmp38 = icmp eq i7 %tmp_708, 0" [./imgproc.h:64]   --->   Operation 3536 'icmp' 'icmp38' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3537 [1/1] (1.11ns)   --->   "%tmp_499_4_6 = icmp sgt i12 %tmp_488_4_6, 54" [./imgproc.h:64]   --->   Operation 3537 'icmp' 'tmp_499_4_6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3538 [1/1] (0.00ns)   --->   "%tmp_711 = trunc i12 %F2_4_6 to i6" [./imgproc.h:64]   --->   Operation 3538 'trunc' 'tmp_711' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3539 [1/1] (2.65ns)   --->   "%d_assign_4_7 = fpext float %v_assign_4_7 to double" [./imgproc.h:64]   --->   Operation 3539 'fpext' 'd_assign_4_7' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 3540 [1/1] (0.00ns)   --->   "%ireg_V_4_7 = bitcast double %d_assign_4_7 to i64" [./imgproc.h:64]   --->   Operation 3540 'bitcast' 'ireg_V_4_7' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3541 [1/1] (0.00ns)   --->   "%tmp_716 = trunc i64 %ireg_V_4_7 to i63" [./imgproc.h:64]   --->   Operation 3541 'trunc' 'tmp_716' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3542 [1/1] (0.00ns)   --->   "%tmp_717 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_4_7, i32 63)" [./imgproc.h:64]   --->   Operation 3542 'bitselect' 'tmp_717' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3543 [1/1] (0.00ns)   --->   "%p_Result_274_4_7 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_4_7, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 3543 'partselect' 'p_Result_274_4_7' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3544 [1/1] (0.00ns)   --->   "%tmp_483_4_7 = zext i11 %p_Result_274_4_7 to i12" [./imgproc.h:64]   --->   Operation 3544 'zext' 'tmp_483_4_7' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3545 [1/1] (0.00ns)   --->   "%tmp_718 = trunc i64 %ireg_V_4_7 to i52" [./imgproc.h:64]   --->   Operation 3545 'trunc' 'tmp_718' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3546 [1/1] (1.33ns)   --->   "%tmp_485_4_7 = icmp eq i63 %tmp_716, 0" [./imgproc.h:64]   --->   Operation 3546 'icmp' 'tmp_485_4_7' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3547 [1/1] (1.26ns)   --->   "%F2_4_7 = sub i12 1075, %tmp_483_4_7" [./imgproc.h:64]   --->   Operation 3547 'sub' 'F2_4_7' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3548 [1/1] (1.11ns)   --->   "%tmp_487_4_7 = icmp sgt i12 %F2_4_7, 22" [./imgproc.h:64]   --->   Operation 3548 'icmp' 'tmp_487_4_7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3549 [1/1] (1.26ns)   --->   "%tmp_488_4_7 = add i12 -22, %F2_4_7" [./imgproc.h:64]   --->   Operation 3549 'add' 'tmp_488_4_7' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3550 [1/1] (1.26ns)   --->   "%tmp_489_4_7 = sub i12 22, %F2_4_7" [./imgproc.h:64]   --->   Operation 3550 'sub' 'tmp_489_4_7' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3551 [1/1] (0.55ns)   --->   "%sh_amt_4_7 = select i1 %tmp_487_4_7, i12 %tmp_488_4_7, i12 %tmp_489_4_7" [./imgproc.h:64]   --->   Operation 3551 'select' 'sh_amt_4_7' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 3552 [1/1] (0.00ns)   --->   "%tmp_720 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_4_7, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 3552 'partselect' 'tmp_720' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3553 [1/1] (0.94ns)   --->   "%icmp39 = icmp eq i7 %tmp_720, 0" [./imgproc.h:64]   --->   Operation 3553 'icmp' 'icmp39' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3554 [1/1] (1.11ns)   --->   "%tmp_499_4_7 = icmp sgt i12 %tmp_488_4_7, 54" [./imgproc.h:64]   --->   Operation 3554 'icmp' 'tmp_499_4_7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3555 [1/1] (0.00ns)   --->   "%tmp_723 = trunc i12 %F2_4_7 to i6" [./imgproc.h:64]   --->   Operation 3555 'trunc' 'tmp_723' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3556 [1/1] (2.65ns)   --->   "%d_assign_5 = fpext float %v_assign_5 to double" [./imgproc.h:64]   --->   Operation 3556 'fpext' 'd_assign_5' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 3557 [1/1] (0.00ns)   --->   "%ireg_V_5 = bitcast double %d_assign_5 to i64" [./imgproc.h:64]   --->   Operation 3557 'bitcast' 'ireg_V_5' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3558 [1/1] (0.00ns)   --->   "%tmp_728 = trunc i64 %ireg_V_5 to i63" [./imgproc.h:64]   --->   Operation 3558 'trunc' 'tmp_728' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3559 [1/1] (0.00ns)   --->   "%tmp_729 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_5, i32 63)" [./imgproc.h:64]   --->   Operation 3559 'bitselect' 'tmp_729' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3560 [1/1] (0.00ns)   --->   "%p_Result_274_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_5, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 3560 'partselect' 'p_Result_274_5' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3561 [1/1] (0.00ns)   --->   "%tmp_483_5 = zext i11 %p_Result_274_5 to i12" [./imgproc.h:64]   --->   Operation 3561 'zext' 'tmp_483_5' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3562 [1/1] (0.00ns)   --->   "%tmp_730 = trunc i64 %ireg_V_5 to i52" [./imgproc.h:64]   --->   Operation 3562 'trunc' 'tmp_730' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3563 [1/1] (1.33ns)   --->   "%tmp_485_5 = icmp eq i63 %tmp_728, 0" [./imgproc.h:64]   --->   Operation 3563 'icmp' 'tmp_485_5' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3564 [1/1] (1.26ns)   --->   "%F2_5 = sub i12 1075, %tmp_483_5" [./imgproc.h:64]   --->   Operation 3564 'sub' 'F2_5' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3565 [1/1] (1.11ns)   --->   "%tmp_487_5 = icmp sgt i12 %F2_5, 22" [./imgproc.h:64]   --->   Operation 3565 'icmp' 'tmp_487_5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3566 [1/1] (1.26ns)   --->   "%tmp_488_5 = add i12 -22, %F2_5" [./imgproc.h:64]   --->   Operation 3566 'add' 'tmp_488_5' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3567 [1/1] (1.26ns)   --->   "%tmp_489_5 = sub i12 22, %F2_5" [./imgproc.h:64]   --->   Operation 3567 'sub' 'tmp_489_5' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3568 [1/1] (0.55ns)   --->   "%sh_amt_5 = select i1 %tmp_487_5, i12 %tmp_488_5, i12 %tmp_489_5" [./imgproc.h:64]   --->   Operation 3568 'select' 'sh_amt_5' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 3569 [1/1] (0.00ns)   --->   "%tmp_732 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_5, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 3569 'partselect' 'tmp_732' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3570 [1/1] (0.94ns)   --->   "%icmp40 = icmp eq i7 %tmp_732, 0" [./imgproc.h:64]   --->   Operation 3570 'icmp' 'icmp40' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3571 [1/1] (1.11ns)   --->   "%tmp_499_5 = icmp sgt i12 %tmp_488_5, 54" [./imgproc.h:64]   --->   Operation 3571 'icmp' 'tmp_499_5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3572 [1/1] (0.00ns)   --->   "%tmp_735 = trunc i12 %F2_5 to i6" [./imgproc.h:64]   --->   Operation 3572 'trunc' 'tmp_735' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3573 [1/1] (2.65ns)   --->   "%d_assign_5_1 = fpext float %v_assign_5_1 to double" [./imgproc.h:64]   --->   Operation 3573 'fpext' 'd_assign_5_1' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 3574 [1/1] (0.00ns)   --->   "%ireg_V_5_1 = bitcast double %d_assign_5_1 to i64" [./imgproc.h:64]   --->   Operation 3574 'bitcast' 'ireg_V_5_1' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3575 [1/1] (0.00ns)   --->   "%tmp_740 = trunc i64 %ireg_V_5_1 to i63" [./imgproc.h:64]   --->   Operation 3575 'trunc' 'tmp_740' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3576 [1/1] (0.00ns)   --->   "%tmp_741 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_5_1, i32 63)" [./imgproc.h:64]   --->   Operation 3576 'bitselect' 'tmp_741' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3577 [1/1] (0.00ns)   --->   "%p_Result_274_5_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_5_1, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 3577 'partselect' 'p_Result_274_5_1' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3578 [1/1] (0.00ns)   --->   "%tmp_483_5_1 = zext i11 %p_Result_274_5_1 to i12" [./imgproc.h:64]   --->   Operation 3578 'zext' 'tmp_483_5_1' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3579 [1/1] (0.00ns)   --->   "%tmp_742 = trunc i64 %ireg_V_5_1 to i52" [./imgproc.h:64]   --->   Operation 3579 'trunc' 'tmp_742' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3580 [1/1] (1.33ns)   --->   "%tmp_485_5_1 = icmp eq i63 %tmp_740, 0" [./imgproc.h:64]   --->   Operation 3580 'icmp' 'tmp_485_5_1' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3581 [1/1] (1.26ns)   --->   "%F2_5_1 = sub i12 1075, %tmp_483_5_1" [./imgproc.h:64]   --->   Operation 3581 'sub' 'F2_5_1' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3582 [1/1] (1.11ns)   --->   "%tmp_487_5_1 = icmp sgt i12 %F2_5_1, 22" [./imgproc.h:64]   --->   Operation 3582 'icmp' 'tmp_487_5_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3583 [1/1] (1.26ns)   --->   "%tmp_488_5_1 = add i12 -22, %F2_5_1" [./imgproc.h:64]   --->   Operation 3583 'add' 'tmp_488_5_1' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3584 [1/1] (1.26ns)   --->   "%tmp_489_5_1 = sub i12 22, %F2_5_1" [./imgproc.h:64]   --->   Operation 3584 'sub' 'tmp_489_5_1' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3585 [1/1] (0.55ns)   --->   "%sh_amt_5_1 = select i1 %tmp_487_5_1, i12 %tmp_488_5_1, i12 %tmp_489_5_1" [./imgproc.h:64]   --->   Operation 3585 'select' 'sh_amt_5_1' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 3586 [1/1] (0.00ns)   --->   "%tmp_744 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_5_1, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 3586 'partselect' 'tmp_744' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3587 [1/1] (0.94ns)   --->   "%icmp41 = icmp eq i7 %tmp_744, 0" [./imgproc.h:64]   --->   Operation 3587 'icmp' 'icmp41' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3588 [1/1] (1.11ns)   --->   "%tmp_499_5_1 = icmp sgt i12 %tmp_488_5_1, 54" [./imgproc.h:64]   --->   Operation 3588 'icmp' 'tmp_499_5_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3589 [1/1] (0.00ns)   --->   "%tmp_747 = trunc i12 %F2_5_1 to i6" [./imgproc.h:64]   --->   Operation 3589 'trunc' 'tmp_747' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3590 [1/1] (2.65ns)   --->   "%d_assign_5_2 = fpext float %v_assign_5_2 to double" [./imgproc.h:64]   --->   Operation 3590 'fpext' 'd_assign_5_2' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 3591 [1/1] (0.00ns)   --->   "%ireg_V_5_2 = bitcast double %d_assign_5_2 to i64" [./imgproc.h:64]   --->   Operation 3591 'bitcast' 'ireg_V_5_2' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3592 [1/1] (0.00ns)   --->   "%tmp_752 = trunc i64 %ireg_V_5_2 to i63" [./imgproc.h:64]   --->   Operation 3592 'trunc' 'tmp_752' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3593 [1/1] (0.00ns)   --->   "%tmp_753 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_5_2, i32 63)" [./imgproc.h:64]   --->   Operation 3593 'bitselect' 'tmp_753' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3594 [1/1] (0.00ns)   --->   "%p_Result_274_5_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_5_2, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 3594 'partselect' 'p_Result_274_5_2' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3595 [1/1] (0.00ns)   --->   "%tmp_483_5_2 = zext i11 %p_Result_274_5_2 to i12" [./imgproc.h:64]   --->   Operation 3595 'zext' 'tmp_483_5_2' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3596 [1/1] (0.00ns)   --->   "%tmp_754 = trunc i64 %ireg_V_5_2 to i52" [./imgproc.h:64]   --->   Operation 3596 'trunc' 'tmp_754' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3597 [1/1] (1.33ns)   --->   "%tmp_485_5_2 = icmp eq i63 %tmp_752, 0" [./imgproc.h:64]   --->   Operation 3597 'icmp' 'tmp_485_5_2' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3598 [1/1] (1.26ns)   --->   "%F2_5_2 = sub i12 1075, %tmp_483_5_2" [./imgproc.h:64]   --->   Operation 3598 'sub' 'F2_5_2' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3599 [1/1] (1.11ns)   --->   "%tmp_487_5_2 = icmp sgt i12 %F2_5_2, 22" [./imgproc.h:64]   --->   Operation 3599 'icmp' 'tmp_487_5_2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3600 [1/1] (1.26ns)   --->   "%tmp_488_5_2 = add i12 -22, %F2_5_2" [./imgproc.h:64]   --->   Operation 3600 'add' 'tmp_488_5_2' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3601 [1/1] (1.26ns)   --->   "%tmp_489_5_2 = sub i12 22, %F2_5_2" [./imgproc.h:64]   --->   Operation 3601 'sub' 'tmp_489_5_2' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3602 [1/1] (0.55ns)   --->   "%sh_amt_5_2 = select i1 %tmp_487_5_2, i12 %tmp_488_5_2, i12 %tmp_489_5_2" [./imgproc.h:64]   --->   Operation 3602 'select' 'sh_amt_5_2' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 3603 [1/1] (0.00ns)   --->   "%tmp_756 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_5_2, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 3603 'partselect' 'tmp_756' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3604 [1/1] (0.94ns)   --->   "%icmp42 = icmp eq i7 %tmp_756, 0" [./imgproc.h:64]   --->   Operation 3604 'icmp' 'icmp42' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3605 [1/1] (1.11ns)   --->   "%tmp_499_5_2 = icmp sgt i12 %tmp_488_5_2, 54" [./imgproc.h:64]   --->   Operation 3605 'icmp' 'tmp_499_5_2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3606 [1/1] (0.00ns)   --->   "%tmp_759 = trunc i12 %F2_5_2 to i6" [./imgproc.h:64]   --->   Operation 3606 'trunc' 'tmp_759' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3607 [1/1] (2.65ns)   --->   "%d_assign_5_3 = fpext float %v_assign_5_3 to double" [./imgproc.h:64]   --->   Operation 3607 'fpext' 'd_assign_5_3' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 3608 [1/1] (0.00ns)   --->   "%ireg_V_5_3 = bitcast double %d_assign_5_3 to i64" [./imgproc.h:64]   --->   Operation 3608 'bitcast' 'ireg_V_5_3' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3609 [1/1] (0.00ns)   --->   "%tmp_764 = trunc i64 %ireg_V_5_3 to i63" [./imgproc.h:64]   --->   Operation 3609 'trunc' 'tmp_764' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3610 [1/1] (0.00ns)   --->   "%tmp_765 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_5_3, i32 63)" [./imgproc.h:64]   --->   Operation 3610 'bitselect' 'tmp_765' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3611 [1/1] (0.00ns)   --->   "%p_Result_274_5_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_5_3, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 3611 'partselect' 'p_Result_274_5_3' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3612 [1/1] (0.00ns)   --->   "%tmp_483_5_3 = zext i11 %p_Result_274_5_3 to i12" [./imgproc.h:64]   --->   Operation 3612 'zext' 'tmp_483_5_3' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3613 [1/1] (0.00ns)   --->   "%tmp_766 = trunc i64 %ireg_V_5_3 to i52" [./imgproc.h:64]   --->   Operation 3613 'trunc' 'tmp_766' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3614 [1/1] (1.33ns)   --->   "%tmp_485_5_3 = icmp eq i63 %tmp_764, 0" [./imgproc.h:64]   --->   Operation 3614 'icmp' 'tmp_485_5_3' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3615 [1/1] (1.26ns)   --->   "%F2_5_3 = sub i12 1075, %tmp_483_5_3" [./imgproc.h:64]   --->   Operation 3615 'sub' 'F2_5_3' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3616 [1/1] (1.11ns)   --->   "%tmp_487_5_3 = icmp sgt i12 %F2_5_3, 22" [./imgproc.h:64]   --->   Operation 3616 'icmp' 'tmp_487_5_3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3617 [1/1] (1.26ns)   --->   "%tmp_488_5_3 = add i12 -22, %F2_5_3" [./imgproc.h:64]   --->   Operation 3617 'add' 'tmp_488_5_3' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3618 [1/1] (1.26ns)   --->   "%tmp_489_5_3 = sub i12 22, %F2_5_3" [./imgproc.h:64]   --->   Operation 3618 'sub' 'tmp_489_5_3' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3619 [1/1] (0.55ns)   --->   "%sh_amt_5_3 = select i1 %tmp_487_5_3, i12 %tmp_488_5_3, i12 %tmp_489_5_3" [./imgproc.h:64]   --->   Operation 3619 'select' 'sh_amt_5_3' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 3620 [1/1] (0.00ns)   --->   "%tmp_768 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_5_3, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 3620 'partselect' 'tmp_768' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3621 [1/1] (0.94ns)   --->   "%icmp43 = icmp eq i7 %tmp_768, 0" [./imgproc.h:64]   --->   Operation 3621 'icmp' 'icmp43' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3622 [1/1] (1.11ns)   --->   "%tmp_499_5_3 = icmp sgt i12 %tmp_488_5_3, 54" [./imgproc.h:64]   --->   Operation 3622 'icmp' 'tmp_499_5_3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3623 [1/1] (0.00ns)   --->   "%tmp_771 = trunc i12 %F2_5_3 to i6" [./imgproc.h:64]   --->   Operation 3623 'trunc' 'tmp_771' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3624 [1/1] (2.65ns)   --->   "%d_assign_5_4 = fpext float %v_assign_5_4 to double" [./imgproc.h:64]   --->   Operation 3624 'fpext' 'd_assign_5_4' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 3625 [1/1] (0.00ns)   --->   "%ireg_V_5_4 = bitcast double %d_assign_5_4 to i64" [./imgproc.h:64]   --->   Operation 3625 'bitcast' 'ireg_V_5_4' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3626 [1/1] (0.00ns)   --->   "%tmp_776 = trunc i64 %ireg_V_5_4 to i63" [./imgproc.h:64]   --->   Operation 3626 'trunc' 'tmp_776' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3627 [1/1] (0.00ns)   --->   "%tmp_777 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_5_4, i32 63)" [./imgproc.h:64]   --->   Operation 3627 'bitselect' 'tmp_777' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3628 [1/1] (0.00ns)   --->   "%p_Result_274_5_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_5_4, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 3628 'partselect' 'p_Result_274_5_4' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3629 [1/1] (0.00ns)   --->   "%tmp_483_5_4 = zext i11 %p_Result_274_5_4 to i12" [./imgproc.h:64]   --->   Operation 3629 'zext' 'tmp_483_5_4' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3630 [1/1] (0.00ns)   --->   "%tmp_778 = trunc i64 %ireg_V_5_4 to i52" [./imgproc.h:64]   --->   Operation 3630 'trunc' 'tmp_778' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3631 [1/1] (1.33ns)   --->   "%tmp_485_5_4 = icmp eq i63 %tmp_776, 0" [./imgproc.h:64]   --->   Operation 3631 'icmp' 'tmp_485_5_4' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3632 [1/1] (1.26ns)   --->   "%F2_5_4 = sub i12 1075, %tmp_483_5_4" [./imgproc.h:64]   --->   Operation 3632 'sub' 'F2_5_4' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3633 [1/1] (1.11ns)   --->   "%tmp_487_5_4 = icmp sgt i12 %F2_5_4, 22" [./imgproc.h:64]   --->   Operation 3633 'icmp' 'tmp_487_5_4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3634 [1/1] (1.26ns)   --->   "%tmp_488_5_4 = add i12 -22, %F2_5_4" [./imgproc.h:64]   --->   Operation 3634 'add' 'tmp_488_5_4' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3635 [1/1] (1.26ns)   --->   "%tmp_489_5_4 = sub i12 22, %F2_5_4" [./imgproc.h:64]   --->   Operation 3635 'sub' 'tmp_489_5_4' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3636 [1/1] (0.55ns)   --->   "%sh_amt_5_4 = select i1 %tmp_487_5_4, i12 %tmp_488_5_4, i12 %tmp_489_5_4" [./imgproc.h:64]   --->   Operation 3636 'select' 'sh_amt_5_4' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 3637 [1/1] (0.00ns)   --->   "%tmp_780 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_5_4, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 3637 'partselect' 'tmp_780' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3638 [1/1] (0.94ns)   --->   "%icmp44 = icmp eq i7 %tmp_780, 0" [./imgproc.h:64]   --->   Operation 3638 'icmp' 'icmp44' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3639 [1/1] (1.11ns)   --->   "%tmp_499_5_4 = icmp sgt i12 %tmp_488_5_4, 54" [./imgproc.h:64]   --->   Operation 3639 'icmp' 'tmp_499_5_4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3640 [1/1] (0.00ns)   --->   "%tmp_783 = trunc i12 %F2_5_4 to i6" [./imgproc.h:64]   --->   Operation 3640 'trunc' 'tmp_783' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3641 [1/1] (2.65ns)   --->   "%d_assign_5_5 = fpext float %v_assign_5_5 to double" [./imgproc.h:64]   --->   Operation 3641 'fpext' 'd_assign_5_5' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 3642 [1/1] (0.00ns)   --->   "%ireg_V_5_5 = bitcast double %d_assign_5_5 to i64" [./imgproc.h:64]   --->   Operation 3642 'bitcast' 'ireg_V_5_5' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3643 [1/1] (0.00ns)   --->   "%tmp_788 = trunc i64 %ireg_V_5_5 to i63" [./imgproc.h:64]   --->   Operation 3643 'trunc' 'tmp_788' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3644 [1/1] (0.00ns)   --->   "%tmp_789 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_5_5, i32 63)" [./imgproc.h:64]   --->   Operation 3644 'bitselect' 'tmp_789' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3645 [1/1] (0.00ns)   --->   "%p_Result_274_5_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_5_5, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 3645 'partselect' 'p_Result_274_5_5' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3646 [1/1] (0.00ns)   --->   "%tmp_483_5_5 = zext i11 %p_Result_274_5_5 to i12" [./imgproc.h:64]   --->   Operation 3646 'zext' 'tmp_483_5_5' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3647 [1/1] (0.00ns)   --->   "%tmp_790 = trunc i64 %ireg_V_5_5 to i52" [./imgproc.h:64]   --->   Operation 3647 'trunc' 'tmp_790' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3648 [1/1] (1.33ns)   --->   "%tmp_485_5_5 = icmp eq i63 %tmp_788, 0" [./imgproc.h:64]   --->   Operation 3648 'icmp' 'tmp_485_5_5' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3649 [1/1] (1.26ns)   --->   "%F2_5_5 = sub i12 1075, %tmp_483_5_5" [./imgproc.h:64]   --->   Operation 3649 'sub' 'F2_5_5' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3650 [1/1] (1.11ns)   --->   "%tmp_487_5_5 = icmp sgt i12 %F2_5_5, 22" [./imgproc.h:64]   --->   Operation 3650 'icmp' 'tmp_487_5_5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3651 [1/1] (1.26ns)   --->   "%tmp_488_5_5 = add i12 -22, %F2_5_5" [./imgproc.h:64]   --->   Operation 3651 'add' 'tmp_488_5_5' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3652 [1/1] (1.26ns)   --->   "%tmp_489_5_5 = sub i12 22, %F2_5_5" [./imgproc.h:64]   --->   Operation 3652 'sub' 'tmp_489_5_5' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3653 [1/1] (0.55ns)   --->   "%sh_amt_5_5 = select i1 %tmp_487_5_5, i12 %tmp_488_5_5, i12 %tmp_489_5_5" [./imgproc.h:64]   --->   Operation 3653 'select' 'sh_amt_5_5' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 3654 [1/1] (0.00ns)   --->   "%tmp_792 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_5_5, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 3654 'partselect' 'tmp_792' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3655 [1/1] (0.94ns)   --->   "%icmp45 = icmp eq i7 %tmp_792, 0" [./imgproc.h:64]   --->   Operation 3655 'icmp' 'icmp45' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3656 [1/1] (1.11ns)   --->   "%tmp_499_5_5 = icmp sgt i12 %tmp_488_5_5, 54" [./imgproc.h:64]   --->   Operation 3656 'icmp' 'tmp_499_5_5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3657 [1/1] (0.00ns)   --->   "%tmp_795 = trunc i12 %F2_5_5 to i6" [./imgproc.h:64]   --->   Operation 3657 'trunc' 'tmp_795' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3658 [1/1] (2.65ns)   --->   "%d_assign_5_6 = fpext float %v_assign_5_6 to double" [./imgproc.h:64]   --->   Operation 3658 'fpext' 'd_assign_5_6' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 3659 [1/1] (0.00ns)   --->   "%ireg_V_5_6 = bitcast double %d_assign_5_6 to i64" [./imgproc.h:64]   --->   Operation 3659 'bitcast' 'ireg_V_5_6' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3660 [1/1] (0.00ns)   --->   "%tmp_800 = trunc i64 %ireg_V_5_6 to i63" [./imgproc.h:64]   --->   Operation 3660 'trunc' 'tmp_800' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3661 [1/1] (0.00ns)   --->   "%tmp_801 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_5_6, i32 63)" [./imgproc.h:64]   --->   Operation 3661 'bitselect' 'tmp_801' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3662 [1/1] (0.00ns)   --->   "%p_Result_274_5_6 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_5_6, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 3662 'partselect' 'p_Result_274_5_6' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3663 [1/1] (0.00ns)   --->   "%tmp_483_5_6 = zext i11 %p_Result_274_5_6 to i12" [./imgproc.h:64]   --->   Operation 3663 'zext' 'tmp_483_5_6' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3664 [1/1] (0.00ns)   --->   "%tmp_802 = trunc i64 %ireg_V_5_6 to i52" [./imgproc.h:64]   --->   Operation 3664 'trunc' 'tmp_802' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3665 [1/1] (1.33ns)   --->   "%tmp_485_5_6 = icmp eq i63 %tmp_800, 0" [./imgproc.h:64]   --->   Operation 3665 'icmp' 'tmp_485_5_6' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3666 [1/1] (1.26ns)   --->   "%F2_5_6 = sub i12 1075, %tmp_483_5_6" [./imgproc.h:64]   --->   Operation 3666 'sub' 'F2_5_6' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3667 [1/1] (1.11ns)   --->   "%tmp_487_5_6 = icmp sgt i12 %F2_5_6, 22" [./imgproc.h:64]   --->   Operation 3667 'icmp' 'tmp_487_5_6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3668 [1/1] (1.26ns)   --->   "%tmp_488_5_6 = add i12 -22, %F2_5_6" [./imgproc.h:64]   --->   Operation 3668 'add' 'tmp_488_5_6' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3669 [1/1] (1.26ns)   --->   "%tmp_489_5_6 = sub i12 22, %F2_5_6" [./imgproc.h:64]   --->   Operation 3669 'sub' 'tmp_489_5_6' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3670 [1/1] (0.55ns)   --->   "%sh_amt_5_6 = select i1 %tmp_487_5_6, i12 %tmp_488_5_6, i12 %tmp_489_5_6" [./imgproc.h:64]   --->   Operation 3670 'select' 'sh_amt_5_6' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 3671 [1/1] (0.00ns)   --->   "%tmp_804 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_5_6, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 3671 'partselect' 'tmp_804' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3672 [1/1] (0.94ns)   --->   "%icmp46 = icmp eq i7 %tmp_804, 0" [./imgproc.h:64]   --->   Operation 3672 'icmp' 'icmp46' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3673 [1/1] (1.11ns)   --->   "%tmp_499_5_6 = icmp sgt i12 %tmp_488_5_6, 54" [./imgproc.h:64]   --->   Operation 3673 'icmp' 'tmp_499_5_6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3674 [1/1] (0.00ns)   --->   "%tmp_807 = trunc i12 %F2_5_6 to i6" [./imgproc.h:64]   --->   Operation 3674 'trunc' 'tmp_807' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3675 [1/1] (2.65ns)   --->   "%d_assign_5_7 = fpext float %v_assign_5_7 to double" [./imgproc.h:64]   --->   Operation 3675 'fpext' 'd_assign_5_7' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 3676 [1/1] (0.00ns)   --->   "%ireg_V_5_7 = bitcast double %d_assign_5_7 to i64" [./imgproc.h:64]   --->   Operation 3676 'bitcast' 'ireg_V_5_7' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3677 [1/1] (0.00ns)   --->   "%tmp_812 = trunc i64 %ireg_V_5_7 to i63" [./imgproc.h:64]   --->   Operation 3677 'trunc' 'tmp_812' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3678 [1/1] (0.00ns)   --->   "%tmp_813 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_5_7, i32 63)" [./imgproc.h:64]   --->   Operation 3678 'bitselect' 'tmp_813' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3679 [1/1] (0.00ns)   --->   "%p_Result_274_5_7 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_5_7, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 3679 'partselect' 'p_Result_274_5_7' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3680 [1/1] (0.00ns)   --->   "%tmp_483_5_7 = zext i11 %p_Result_274_5_7 to i12" [./imgproc.h:64]   --->   Operation 3680 'zext' 'tmp_483_5_7' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3681 [1/1] (0.00ns)   --->   "%tmp_814 = trunc i64 %ireg_V_5_7 to i52" [./imgproc.h:64]   --->   Operation 3681 'trunc' 'tmp_814' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3682 [1/1] (1.33ns)   --->   "%tmp_485_5_7 = icmp eq i63 %tmp_812, 0" [./imgproc.h:64]   --->   Operation 3682 'icmp' 'tmp_485_5_7' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3683 [1/1] (1.26ns)   --->   "%F2_5_7 = sub i12 1075, %tmp_483_5_7" [./imgproc.h:64]   --->   Operation 3683 'sub' 'F2_5_7' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3684 [1/1] (1.11ns)   --->   "%tmp_487_5_7 = icmp sgt i12 %F2_5_7, 22" [./imgproc.h:64]   --->   Operation 3684 'icmp' 'tmp_487_5_7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3685 [1/1] (1.26ns)   --->   "%tmp_488_5_7 = add i12 -22, %F2_5_7" [./imgproc.h:64]   --->   Operation 3685 'add' 'tmp_488_5_7' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3686 [1/1] (1.26ns)   --->   "%tmp_489_5_7 = sub i12 22, %F2_5_7" [./imgproc.h:64]   --->   Operation 3686 'sub' 'tmp_489_5_7' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3687 [1/1] (0.55ns)   --->   "%sh_amt_5_7 = select i1 %tmp_487_5_7, i12 %tmp_488_5_7, i12 %tmp_489_5_7" [./imgproc.h:64]   --->   Operation 3687 'select' 'sh_amt_5_7' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 3688 [1/1] (0.00ns)   --->   "%tmp_816 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_5_7, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 3688 'partselect' 'tmp_816' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3689 [1/1] (0.94ns)   --->   "%icmp47 = icmp eq i7 %tmp_816, 0" [./imgproc.h:64]   --->   Operation 3689 'icmp' 'icmp47' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3690 [1/1] (1.11ns)   --->   "%tmp_499_5_7 = icmp sgt i12 %tmp_488_5_7, 54" [./imgproc.h:64]   --->   Operation 3690 'icmp' 'tmp_499_5_7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3691 [1/1] (0.00ns)   --->   "%tmp_819 = trunc i12 %F2_5_7 to i6" [./imgproc.h:64]   --->   Operation 3691 'trunc' 'tmp_819' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3692 [1/1] (2.65ns)   --->   "%d_assign_6 = fpext float %v_assign_6 to double" [./imgproc.h:64]   --->   Operation 3692 'fpext' 'd_assign_6' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 3693 [1/1] (0.00ns)   --->   "%ireg_V_6 = bitcast double %d_assign_6 to i64" [./imgproc.h:64]   --->   Operation 3693 'bitcast' 'ireg_V_6' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3694 [1/1] (0.00ns)   --->   "%tmp_824 = trunc i64 %ireg_V_6 to i63" [./imgproc.h:64]   --->   Operation 3694 'trunc' 'tmp_824' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3695 [1/1] (0.00ns)   --->   "%tmp_825 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_6, i32 63)" [./imgproc.h:64]   --->   Operation 3695 'bitselect' 'tmp_825' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3696 [1/1] (0.00ns)   --->   "%p_Result_274_6 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_6, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 3696 'partselect' 'p_Result_274_6' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3697 [1/1] (0.00ns)   --->   "%tmp_483_6 = zext i11 %p_Result_274_6 to i12" [./imgproc.h:64]   --->   Operation 3697 'zext' 'tmp_483_6' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3698 [1/1] (0.00ns)   --->   "%tmp_826 = trunc i64 %ireg_V_6 to i52" [./imgproc.h:64]   --->   Operation 3698 'trunc' 'tmp_826' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3699 [1/1] (1.33ns)   --->   "%tmp_485_6 = icmp eq i63 %tmp_824, 0" [./imgproc.h:64]   --->   Operation 3699 'icmp' 'tmp_485_6' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3700 [1/1] (1.26ns)   --->   "%F2_6 = sub i12 1075, %tmp_483_6" [./imgproc.h:64]   --->   Operation 3700 'sub' 'F2_6' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3701 [1/1] (1.11ns)   --->   "%tmp_487_6 = icmp sgt i12 %F2_6, 22" [./imgproc.h:64]   --->   Operation 3701 'icmp' 'tmp_487_6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3702 [1/1] (1.26ns)   --->   "%tmp_488_6 = add i12 -22, %F2_6" [./imgproc.h:64]   --->   Operation 3702 'add' 'tmp_488_6' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3703 [1/1] (1.26ns)   --->   "%tmp_489_6 = sub i12 22, %F2_6" [./imgproc.h:64]   --->   Operation 3703 'sub' 'tmp_489_6' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3704 [1/1] (0.55ns)   --->   "%sh_amt_6 = select i1 %tmp_487_6, i12 %tmp_488_6, i12 %tmp_489_6" [./imgproc.h:64]   --->   Operation 3704 'select' 'sh_amt_6' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 3705 [1/1] (0.00ns)   --->   "%tmp_828 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_6, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 3705 'partselect' 'tmp_828' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3706 [1/1] (0.94ns)   --->   "%icmp48 = icmp eq i7 %tmp_828, 0" [./imgproc.h:64]   --->   Operation 3706 'icmp' 'icmp48' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3707 [1/1] (1.11ns)   --->   "%tmp_499_6 = icmp sgt i12 %tmp_488_6, 54" [./imgproc.h:64]   --->   Operation 3707 'icmp' 'tmp_499_6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3708 [1/1] (0.00ns)   --->   "%tmp_831 = trunc i12 %F2_6 to i6" [./imgproc.h:64]   --->   Operation 3708 'trunc' 'tmp_831' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3709 [1/1] (2.65ns)   --->   "%d_assign_6_1 = fpext float %v_assign_6_1 to double" [./imgproc.h:64]   --->   Operation 3709 'fpext' 'd_assign_6_1' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 3710 [1/1] (0.00ns)   --->   "%ireg_V_6_1 = bitcast double %d_assign_6_1 to i64" [./imgproc.h:64]   --->   Operation 3710 'bitcast' 'ireg_V_6_1' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3711 [1/1] (0.00ns)   --->   "%tmp_836 = trunc i64 %ireg_V_6_1 to i63" [./imgproc.h:64]   --->   Operation 3711 'trunc' 'tmp_836' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3712 [1/1] (0.00ns)   --->   "%tmp_837 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_6_1, i32 63)" [./imgproc.h:64]   --->   Operation 3712 'bitselect' 'tmp_837' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3713 [1/1] (0.00ns)   --->   "%p_Result_274_6_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_6_1, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 3713 'partselect' 'p_Result_274_6_1' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3714 [1/1] (0.00ns)   --->   "%tmp_483_6_1 = zext i11 %p_Result_274_6_1 to i12" [./imgproc.h:64]   --->   Operation 3714 'zext' 'tmp_483_6_1' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3715 [1/1] (0.00ns)   --->   "%tmp_838 = trunc i64 %ireg_V_6_1 to i52" [./imgproc.h:64]   --->   Operation 3715 'trunc' 'tmp_838' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3716 [1/1] (1.33ns)   --->   "%tmp_485_6_1 = icmp eq i63 %tmp_836, 0" [./imgproc.h:64]   --->   Operation 3716 'icmp' 'tmp_485_6_1' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3717 [1/1] (1.26ns)   --->   "%F2_6_1 = sub i12 1075, %tmp_483_6_1" [./imgproc.h:64]   --->   Operation 3717 'sub' 'F2_6_1' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3718 [1/1] (1.11ns)   --->   "%tmp_487_6_1 = icmp sgt i12 %F2_6_1, 22" [./imgproc.h:64]   --->   Operation 3718 'icmp' 'tmp_487_6_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3719 [1/1] (1.26ns)   --->   "%tmp_488_6_1 = add i12 -22, %F2_6_1" [./imgproc.h:64]   --->   Operation 3719 'add' 'tmp_488_6_1' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3720 [1/1] (1.26ns)   --->   "%tmp_489_6_1 = sub i12 22, %F2_6_1" [./imgproc.h:64]   --->   Operation 3720 'sub' 'tmp_489_6_1' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3721 [1/1] (0.55ns)   --->   "%sh_amt_6_1 = select i1 %tmp_487_6_1, i12 %tmp_488_6_1, i12 %tmp_489_6_1" [./imgproc.h:64]   --->   Operation 3721 'select' 'sh_amt_6_1' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 3722 [1/1] (0.00ns)   --->   "%tmp_840 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_6_1, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 3722 'partselect' 'tmp_840' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3723 [1/1] (0.94ns)   --->   "%icmp49 = icmp eq i7 %tmp_840, 0" [./imgproc.h:64]   --->   Operation 3723 'icmp' 'icmp49' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3724 [1/1] (1.11ns)   --->   "%tmp_499_6_1 = icmp sgt i12 %tmp_488_6_1, 54" [./imgproc.h:64]   --->   Operation 3724 'icmp' 'tmp_499_6_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3725 [1/1] (0.00ns)   --->   "%tmp_843 = trunc i12 %F2_6_1 to i6" [./imgproc.h:64]   --->   Operation 3725 'trunc' 'tmp_843' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3726 [1/1] (2.65ns)   --->   "%d_assign_6_2 = fpext float %v_assign_6_2 to double" [./imgproc.h:64]   --->   Operation 3726 'fpext' 'd_assign_6_2' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 3727 [1/1] (0.00ns)   --->   "%ireg_V_6_2 = bitcast double %d_assign_6_2 to i64" [./imgproc.h:64]   --->   Operation 3727 'bitcast' 'ireg_V_6_2' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3728 [1/1] (0.00ns)   --->   "%tmp_848 = trunc i64 %ireg_V_6_2 to i63" [./imgproc.h:64]   --->   Operation 3728 'trunc' 'tmp_848' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3729 [1/1] (0.00ns)   --->   "%tmp_849 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_6_2, i32 63)" [./imgproc.h:64]   --->   Operation 3729 'bitselect' 'tmp_849' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3730 [1/1] (0.00ns)   --->   "%p_Result_274_6_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_6_2, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 3730 'partselect' 'p_Result_274_6_2' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3731 [1/1] (0.00ns)   --->   "%tmp_483_6_2 = zext i11 %p_Result_274_6_2 to i12" [./imgproc.h:64]   --->   Operation 3731 'zext' 'tmp_483_6_2' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3732 [1/1] (0.00ns)   --->   "%tmp_850 = trunc i64 %ireg_V_6_2 to i52" [./imgproc.h:64]   --->   Operation 3732 'trunc' 'tmp_850' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3733 [1/1] (1.33ns)   --->   "%tmp_485_6_2 = icmp eq i63 %tmp_848, 0" [./imgproc.h:64]   --->   Operation 3733 'icmp' 'tmp_485_6_2' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3734 [1/1] (1.26ns)   --->   "%F2_6_2 = sub i12 1075, %tmp_483_6_2" [./imgproc.h:64]   --->   Operation 3734 'sub' 'F2_6_2' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3735 [1/1] (1.11ns)   --->   "%tmp_487_6_2 = icmp sgt i12 %F2_6_2, 22" [./imgproc.h:64]   --->   Operation 3735 'icmp' 'tmp_487_6_2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3736 [1/1] (1.26ns)   --->   "%tmp_488_6_2 = add i12 -22, %F2_6_2" [./imgproc.h:64]   --->   Operation 3736 'add' 'tmp_488_6_2' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3737 [1/1] (1.26ns)   --->   "%tmp_489_6_2 = sub i12 22, %F2_6_2" [./imgproc.h:64]   --->   Operation 3737 'sub' 'tmp_489_6_2' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3738 [1/1] (0.55ns)   --->   "%sh_amt_6_2 = select i1 %tmp_487_6_2, i12 %tmp_488_6_2, i12 %tmp_489_6_2" [./imgproc.h:64]   --->   Operation 3738 'select' 'sh_amt_6_2' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 3739 [1/1] (0.00ns)   --->   "%tmp_852 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_6_2, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 3739 'partselect' 'tmp_852' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3740 [1/1] (0.94ns)   --->   "%icmp50 = icmp eq i7 %tmp_852, 0" [./imgproc.h:64]   --->   Operation 3740 'icmp' 'icmp50' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3741 [1/1] (1.11ns)   --->   "%tmp_499_6_2 = icmp sgt i12 %tmp_488_6_2, 54" [./imgproc.h:64]   --->   Operation 3741 'icmp' 'tmp_499_6_2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3742 [1/1] (0.00ns)   --->   "%tmp_855 = trunc i12 %F2_6_2 to i6" [./imgproc.h:64]   --->   Operation 3742 'trunc' 'tmp_855' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3743 [1/1] (2.65ns)   --->   "%d_assign_6_3 = fpext float %v_assign_6_3 to double" [./imgproc.h:64]   --->   Operation 3743 'fpext' 'd_assign_6_3' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 3744 [1/1] (0.00ns)   --->   "%ireg_V_6_3 = bitcast double %d_assign_6_3 to i64" [./imgproc.h:64]   --->   Operation 3744 'bitcast' 'ireg_V_6_3' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3745 [1/1] (0.00ns)   --->   "%tmp_860 = trunc i64 %ireg_V_6_3 to i63" [./imgproc.h:64]   --->   Operation 3745 'trunc' 'tmp_860' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3746 [1/1] (0.00ns)   --->   "%tmp_861 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_6_3, i32 63)" [./imgproc.h:64]   --->   Operation 3746 'bitselect' 'tmp_861' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3747 [1/1] (0.00ns)   --->   "%p_Result_274_6_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_6_3, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 3747 'partselect' 'p_Result_274_6_3' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3748 [1/1] (0.00ns)   --->   "%tmp_483_6_3 = zext i11 %p_Result_274_6_3 to i12" [./imgproc.h:64]   --->   Operation 3748 'zext' 'tmp_483_6_3' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3749 [1/1] (0.00ns)   --->   "%tmp_862 = trunc i64 %ireg_V_6_3 to i52" [./imgproc.h:64]   --->   Operation 3749 'trunc' 'tmp_862' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3750 [1/1] (1.33ns)   --->   "%tmp_485_6_3 = icmp eq i63 %tmp_860, 0" [./imgproc.h:64]   --->   Operation 3750 'icmp' 'tmp_485_6_3' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3751 [1/1] (1.26ns)   --->   "%F2_6_3 = sub i12 1075, %tmp_483_6_3" [./imgproc.h:64]   --->   Operation 3751 'sub' 'F2_6_3' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3752 [1/1] (1.11ns)   --->   "%tmp_487_6_3 = icmp sgt i12 %F2_6_3, 22" [./imgproc.h:64]   --->   Operation 3752 'icmp' 'tmp_487_6_3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3753 [1/1] (1.26ns)   --->   "%tmp_488_6_3 = add i12 -22, %F2_6_3" [./imgproc.h:64]   --->   Operation 3753 'add' 'tmp_488_6_3' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3754 [1/1] (1.26ns)   --->   "%tmp_489_6_3 = sub i12 22, %F2_6_3" [./imgproc.h:64]   --->   Operation 3754 'sub' 'tmp_489_6_3' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3755 [1/1] (0.55ns)   --->   "%sh_amt_6_3 = select i1 %tmp_487_6_3, i12 %tmp_488_6_3, i12 %tmp_489_6_3" [./imgproc.h:64]   --->   Operation 3755 'select' 'sh_amt_6_3' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 3756 [1/1] (0.00ns)   --->   "%tmp_864 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_6_3, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 3756 'partselect' 'tmp_864' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3757 [1/1] (0.94ns)   --->   "%icmp51 = icmp eq i7 %tmp_864, 0" [./imgproc.h:64]   --->   Operation 3757 'icmp' 'icmp51' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3758 [1/1] (1.11ns)   --->   "%tmp_499_6_3 = icmp sgt i12 %tmp_488_6_3, 54" [./imgproc.h:64]   --->   Operation 3758 'icmp' 'tmp_499_6_3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3759 [1/1] (0.00ns)   --->   "%tmp_867 = trunc i12 %F2_6_3 to i6" [./imgproc.h:64]   --->   Operation 3759 'trunc' 'tmp_867' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3760 [1/1] (2.65ns)   --->   "%d_assign_6_4 = fpext float %v_assign_6_4 to double" [./imgproc.h:64]   --->   Operation 3760 'fpext' 'd_assign_6_4' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 3761 [1/1] (0.00ns)   --->   "%ireg_V_6_4 = bitcast double %d_assign_6_4 to i64" [./imgproc.h:64]   --->   Operation 3761 'bitcast' 'ireg_V_6_4' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3762 [1/1] (0.00ns)   --->   "%tmp_872 = trunc i64 %ireg_V_6_4 to i63" [./imgproc.h:64]   --->   Operation 3762 'trunc' 'tmp_872' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3763 [1/1] (0.00ns)   --->   "%tmp_873 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_6_4, i32 63)" [./imgproc.h:64]   --->   Operation 3763 'bitselect' 'tmp_873' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3764 [1/1] (0.00ns)   --->   "%p_Result_274_6_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_6_4, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 3764 'partselect' 'p_Result_274_6_4' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3765 [1/1] (0.00ns)   --->   "%tmp_483_6_4 = zext i11 %p_Result_274_6_4 to i12" [./imgproc.h:64]   --->   Operation 3765 'zext' 'tmp_483_6_4' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3766 [1/1] (0.00ns)   --->   "%tmp_874 = trunc i64 %ireg_V_6_4 to i52" [./imgproc.h:64]   --->   Operation 3766 'trunc' 'tmp_874' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3767 [1/1] (1.33ns)   --->   "%tmp_485_6_4 = icmp eq i63 %tmp_872, 0" [./imgproc.h:64]   --->   Operation 3767 'icmp' 'tmp_485_6_4' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3768 [1/1] (1.26ns)   --->   "%F2_6_4 = sub i12 1075, %tmp_483_6_4" [./imgproc.h:64]   --->   Operation 3768 'sub' 'F2_6_4' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3769 [1/1] (1.11ns)   --->   "%tmp_487_6_4 = icmp sgt i12 %F2_6_4, 22" [./imgproc.h:64]   --->   Operation 3769 'icmp' 'tmp_487_6_4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3770 [1/1] (1.26ns)   --->   "%tmp_488_6_4 = add i12 -22, %F2_6_4" [./imgproc.h:64]   --->   Operation 3770 'add' 'tmp_488_6_4' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3771 [1/1] (1.26ns)   --->   "%tmp_489_6_4 = sub i12 22, %F2_6_4" [./imgproc.h:64]   --->   Operation 3771 'sub' 'tmp_489_6_4' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3772 [1/1] (0.55ns)   --->   "%sh_amt_6_4 = select i1 %tmp_487_6_4, i12 %tmp_488_6_4, i12 %tmp_489_6_4" [./imgproc.h:64]   --->   Operation 3772 'select' 'sh_amt_6_4' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 3773 [1/1] (0.00ns)   --->   "%tmp_876 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_6_4, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 3773 'partselect' 'tmp_876' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3774 [1/1] (0.94ns)   --->   "%icmp52 = icmp eq i7 %tmp_876, 0" [./imgproc.h:64]   --->   Operation 3774 'icmp' 'icmp52' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3775 [1/1] (1.11ns)   --->   "%tmp_499_6_4 = icmp sgt i12 %tmp_488_6_4, 54" [./imgproc.h:64]   --->   Operation 3775 'icmp' 'tmp_499_6_4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3776 [1/1] (0.00ns)   --->   "%tmp_879 = trunc i12 %F2_6_4 to i6" [./imgproc.h:64]   --->   Operation 3776 'trunc' 'tmp_879' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3777 [1/1] (2.65ns)   --->   "%d_assign_6_5 = fpext float %v_assign_6_5 to double" [./imgproc.h:64]   --->   Operation 3777 'fpext' 'd_assign_6_5' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 3778 [1/1] (0.00ns)   --->   "%ireg_V_6_5 = bitcast double %d_assign_6_5 to i64" [./imgproc.h:64]   --->   Operation 3778 'bitcast' 'ireg_V_6_5' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3779 [1/1] (0.00ns)   --->   "%tmp_884 = trunc i64 %ireg_V_6_5 to i63" [./imgproc.h:64]   --->   Operation 3779 'trunc' 'tmp_884' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3780 [1/1] (0.00ns)   --->   "%tmp_885 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_6_5, i32 63)" [./imgproc.h:64]   --->   Operation 3780 'bitselect' 'tmp_885' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3781 [1/1] (0.00ns)   --->   "%p_Result_274_6_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_6_5, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 3781 'partselect' 'p_Result_274_6_5' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3782 [1/1] (0.00ns)   --->   "%tmp_483_6_5 = zext i11 %p_Result_274_6_5 to i12" [./imgproc.h:64]   --->   Operation 3782 'zext' 'tmp_483_6_5' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3783 [1/1] (0.00ns)   --->   "%tmp_886 = trunc i64 %ireg_V_6_5 to i52" [./imgproc.h:64]   --->   Operation 3783 'trunc' 'tmp_886' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3784 [1/1] (1.33ns)   --->   "%tmp_485_6_5 = icmp eq i63 %tmp_884, 0" [./imgproc.h:64]   --->   Operation 3784 'icmp' 'tmp_485_6_5' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3785 [1/1] (1.26ns)   --->   "%F2_6_5 = sub i12 1075, %tmp_483_6_5" [./imgproc.h:64]   --->   Operation 3785 'sub' 'F2_6_5' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3786 [1/1] (1.11ns)   --->   "%tmp_487_6_5 = icmp sgt i12 %F2_6_5, 22" [./imgproc.h:64]   --->   Operation 3786 'icmp' 'tmp_487_6_5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3787 [1/1] (1.26ns)   --->   "%tmp_488_6_5 = add i12 -22, %F2_6_5" [./imgproc.h:64]   --->   Operation 3787 'add' 'tmp_488_6_5' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3788 [1/1] (1.26ns)   --->   "%tmp_489_6_5 = sub i12 22, %F2_6_5" [./imgproc.h:64]   --->   Operation 3788 'sub' 'tmp_489_6_5' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3789 [1/1] (0.55ns)   --->   "%sh_amt_6_5 = select i1 %tmp_487_6_5, i12 %tmp_488_6_5, i12 %tmp_489_6_5" [./imgproc.h:64]   --->   Operation 3789 'select' 'sh_amt_6_5' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 3790 [1/1] (0.00ns)   --->   "%tmp_888 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_6_5, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 3790 'partselect' 'tmp_888' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3791 [1/1] (0.94ns)   --->   "%icmp53 = icmp eq i7 %tmp_888, 0" [./imgproc.h:64]   --->   Operation 3791 'icmp' 'icmp53' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3792 [1/1] (1.11ns)   --->   "%tmp_499_6_5 = icmp sgt i12 %tmp_488_6_5, 54" [./imgproc.h:64]   --->   Operation 3792 'icmp' 'tmp_499_6_5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3793 [1/1] (0.00ns)   --->   "%tmp_891 = trunc i12 %F2_6_5 to i6" [./imgproc.h:64]   --->   Operation 3793 'trunc' 'tmp_891' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3794 [1/1] (2.65ns)   --->   "%d_assign_6_6 = fpext float %v_assign_6_6 to double" [./imgproc.h:64]   --->   Operation 3794 'fpext' 'd_assign_6_6' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 3795 [1/1] (0.00ns)   --->   "%ireg_V_6_6 = bitcast double %d_assign_6_6 to i64" [./imgproc.h:64]   --->   Operation 3795 'bitcast' 'ireg_V_6_6' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3796 [1/1] (0.00ns)   --->   "%tmp_896 = trunc i64 %ireg_V_6_6 to i63" [./imgproc.h:64]   --->   Operation 3796 'trunc' 'tmp_896' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3797 [1/1] (0.00ns)   --->   "%tmp_897 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_6_6, i32 63)" [./imgproc.h:64]   --->   Operation 3797 'bitselect' 'tmp_897' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3798 [1/1] (0.00ns)   --->   "%p_Result_274_6_6 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_6_6, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 3798 'partselect' 'p_Result_274_6_6' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3799 [1/1] (0.00ns)   --->   "%tmp_483_6_6 = zext i11 %p_Result_274_6_6 to i12" [./imgproc.h:64]   --->   Operation 3799 'zext' 'tmp_483_6_6' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3800 [1/1] (0.00ns)   --->   "%tmp_898 = trunc i64 %ireg_V_6_6 to i52" [./imgproc.h:64]   --->   Operation 3800 'trunc' 'tmp_898' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3801 [1/1] (1.33ns)   --->   "%tmp_485_6_6 = icmp eq i63 %tmp_896, 0" [./imgproc.h:64]   --->   Operation 3801 'icmp' 'tmp_485_6_6' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3802 [1/1] (1.26ns)   --->   "%F2_6_6 = sub i12 1075, %tmp_483_6_6" [./imgproc.h:64]   --->   Operation 3802 'sub' 'F2_6_6' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3803 [1/1] (1.11ns)   --->   "%tmp_487_6_6 = icmp sgt i12 %F2_6_6, 22" [./imgproc.h:64]   --->   Operation 3803 'icmp' 'tmp_487_6_6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3804 [1/1] (1.26ns)   --->   "%tmp_488_6_6 = add i12 -22, %F2_6_6" [./imgproc.h:64]   --->   Operation 3804 'add' 'tmp_488_6_6' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3805 [1/1] (1.26ns)   --->   "%tmp_489_6_6 = sub i12 22, %F2_6_6" [./imgproc.h:64]   --->   Operation 3805 'sub' 'tmp_489_6_6' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3806 [1/1] (0.55ns)   --->   "%sh_amt_6_6 = select i1 %tmp_487_6_6, i12 %tmp_488_6_6, i12 %tmp_489_6_6" [./imgproc.h:64]   --->   Operation 3806 'select' 'sh_amt_6_6' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 3807 [1/1] (0.00ns)   --->   "%tmp_900 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_6_6, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 3807 'partselect' 'tmp_900' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3808 [1/1] (0.94ns)   --->   "%icmp54 = icmp eq i7 %tmp_900, 0" [./imgproc.h:64]   --->   Operation 3808 'icmp' 'icmp54' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3809 [1/1] (1.11ns)   --->   "%tmp_499_6_6 = icmp sgt i12 %tmp_488_6_6, 54" [./imgproc.h:64]   --->   Operation 3809 'icmp' 'tmp_499_6_6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3810 [1/1] (0.00ns)   --->   "%tmp_903 = trunc i12 %F2_6_6 to i6" [./imgproc.h:64]   --->   Operation 3810 'trunc' 'tmp_903' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3811 [1/1] (2.65ns)   --->   "%d_assign_6_7 = fpext float %v_assign_6_7 to double" [./imgproc.h:64]   --->   Operation 3811 'fpext' 'd_assign_6_7' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 3812 [1/1] (0.00ns)   --->   "%ireg_V_6_7 = bitcast double %d_assign_6_7 to i64" [./imgproc.h:64]   --->   Operation 3812 'bitcast' 'ireg_V_6_7' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3813 [1/1] (0.00ns)   --->   "%tmp_908 = trunc i64 %ireg_V_6_7 to i63" [./imgproc.h:64]   --->   Operation 3813 'trunc' 'tmp_908' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3814 [1/1] (0.00ns)   --->   "%tmp_909 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_6_7, i32 63)" [./imgproc.h:64]   --->   Operation 3814 'bitselect' 'tmp_909' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3815 [1/1] (0.00ns)   --->   "%p_Result_274_6_7 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_6_7, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 3815 'partselect' 'p_Result_274_6_7' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3816 [1/1] (0.00ns)   --->   "%tmp_483_6_7 = zext i11 %p_Result_274_6_7 to i12" [./imgproc.h:64]   --->   Operation 3816 'zext' 'tmp_483_6_7' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3817 [1/1] (0.00ns)   --->   "%tmp_910 = trunc i64 %ireg_V_6_7 to i52" [./imgproc.h:64]   --->   Operation 3817 'trunc' 'tmp_910' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3818 [1/1] (1.33ns)   --->   "%tmp_485_6_7 = icmp eq i63 %tmp_908, 0" [./imgproc.h:64]   --->   Operation 3818 'icmp' 'tmp_485_6_7' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3819 [1/1] (1.26ns)   --->   "%F2_6_7 = sub i12 1075, %tmp_483_6_7" [./imgproc.h:64]   --->   Operation 3819 'sub' 'F2_6_7' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3820 [1/1] (1.11ns)   --->   "%tmp_487_6_7 = icmp sgt i12 %F2_6_7, 22" [./imgproc.h:64]   --->   Operation 3820 'icmp' 'tmp_487_6_7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3821 [1/1] (1.26ns)   --->   "%tmp_488_6_7 = add i12 -22, %F2_6_7" [./imgproc.h:64]   --->   Operation 3821 'add' 'tmp_488_6_7' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3822 [1/1] (1.26ns)   --->   "%tmp_489_6_7 = sub i12 22, %F2_6_7" [./imgproc.h:64]   --->   Operation 3822 'sub' 'tmp_489_6_7' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3823 [1/1] (0.55ns)   --->   "%sh_amt_6_7 = select i1 %tmp_487_6_7, i12 %tmp_488_6_7, i12 %tmp_489_6_7" [./imgproc.h:64]   --->   Operation 3823 'select' 'sh_amt_6_7' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 3824 [1/1] (0.00ns)   --->   "%tmp_912 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_6_7, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 3824 'partselect' 'tmp_912' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3825 [1/1] (0.94ns)   --->   "%icmp55 = icmp eq i7 %tmp_912, 0" [./imgproc.h:64]   --->   Operation 3825 'icmp' 'icmp55' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3826 [1/1] (1.11ns)   --->   "%tmp_499_6_7 = icmp sgt i12 %tmp_488_6_7, 54" [./imgproc.h:64]   --->   Operation 3826 'icmp' 'tmp_499_6_7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3827 [1/1] (0.00ns)   --->   "%tmp_915 = trunc i12 %F2_6_7 to i6" [./imgproc.h:64]   --->   Operation 3827 'trunc' 'tmp_915' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3828 [1/1] (2.65ns)   --->   "%d_assign_7 = fpext float %v_assign_7 to double" [./imgproc.h:64]   --->   Operation 3828 'fpext' 'd_assign_7' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 3829 [1/1] (0.00ns)   --->   "%ireg_V_7 = bitcast double %d_assign_7 to i64" [./imgproc.h:64]   --->   Operation 3829 'bitcast' 'ireg_V_7' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3830 [1/1] (0.00ns)   --->   "%tmp_920 = trunc i64 %ireg_V_7 to i63" [./imgproc.h:64]   --->   Operation 3830 'trunc' 'tmp_920' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3831 [1/1] (0.00ns)   --->   "%tmp_921 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_7, i32 63)" [./imgproc.h:64]   --->   Operation 3831 'bitselect' 'tmp_921' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3832 [1/1] (0.00ns)   --->   "%p_Result_274_7 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_7, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 3832 'partselect' 'p_Result_274_7' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3833 [1/1] (0.00ns)   --->   "%tmp_483_7 = zext i11 %p_Result_274_7 to i12" [./imgproc.h:64]   --->   Operation 3833 'zext' 'tmp_483_7' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3834 [1/1] (0.00ns)   --->   "%tmp_922 = trunc i64 %ireg_V_7 to i52" [./imgproc.h:64]   --->   Operation 3834 'trunc' 'tmp_922' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3835 [1/1] (1.33ns)   --->   "%tmp_485_7 = icmp eq i63 %tmp_920, 0" [./imgproc.h:64]   --->   Operation 3835 'icmp' 'tmp_485_7' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3836 [1/1] (1.26ns)   --->   "%F2_7 = sub i12 1075, %tmp_483_7" [./imgproc.h:64]   --->   Operation 3836 'sub' 'F2_7' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3837 [1/1] (1.11ns)   --->   "%tmp_487_7 = icmp sgt i12 %F2_7, 22" [./imgproc.h:64]   --->   Operation 3837 'icmp' 'tmp_487_7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3838 [1/1] (1.26ns)   --->   "%tmp_488_7 = add i12 -22, %F2_7" [./imgproc.h:64]   --->   Operation 3838 'add' 'tmp_488_7' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3839 [1/1] (1.26ns)   --->   "%tmp_489_7 = sub i12 22, %F2_7" [./imgproc.h:64]   --->   Operation 3839 'sub' 'tmp_489_7' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3840 [1/1] (0.55ns)   --->   "%sh_amt_7 = select i1 %tmp_487_7, i12 %tmp_488_7, i12 %tmp_489_7" [./imgproc.h:64]   --->   Operation 3840 'select' 'sh_amt_7' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 3841 [1/1] (0.00ns)   --->   "%tmp_924 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_7, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 3841 'partselect' 'tmp_924' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3842 [1/1] (0.94ns)   --->   "%icmp56 = icmp eq i7 %tmp_924, 0" [./imgproc.h:64]   --->   Operation 3842 'icmp' 'icmp56' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3843 [1/1] (1.11ns)   --->   "%tmp_499_7 = icmp sgt i12 %tmp_488_7, 54" [./imgproc.h:64]   --->   Operation 3843 'icmp' 'tmp_499_7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3844 [1/1] (0.00ns)   --->   "%tmp_927 = trunc i12 %F2_7 to i6" [./imgproc.h:64]   --->   Operation 3844 'trunc' 'tmp_927' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3845 [1/1] (2.65ns)   --->   "%d_assign_7_1 = fpext float %v_assign_7_1 to double" [./imgproc.h:64]   --->   Operation 3845 'fpext' 'd_assign_7_1' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 3846 [1/1] (0.00ns)   --->   "%ireg_V_7_1 = bitcast double %d_assign_7_1 to i64" [./imgproc.h:64]   --->   Operation 3846 'bitcast' 'ireg_V_7_1' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3847 [1/1] (0.00ns)   --->   "%tmp_932 = trunc i64 %ireg_V_7_1 to i63" [./imgproc.h:64]   --->   Operation 3847 'trunc' 'tmp_932' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3848 [1/1] (0.00ns)   --->   "%tmp_933 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_7_1, i32 63)" [./imgproc.h:64]   --->   Operation 3848 'bitselect' 'tmp_933' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3849 [1/1] (0.00ns)   --->   "%p_Result_274_7_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_7_1, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 3849 'partselect' 'p_Result_274_7_1' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3850 [1/1] (0.00ns)   --->   "%tmp_483_7_1 = zext i11 %p_Result_274_7_1 to i12" [./imgproc.h:64]   --->   Operation 3850 'zext' 'tmp_483_7_1' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3851 [1/1] (0.00ns)   --->   "%tmp_934 = trunc i64 %ireg_V_7_1 to i52" [./imgproc.h:64]   --->   Operation 3851 'trunc' 'tmp_934' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3852 [1/1] (1.33ns)   --->   "%tmp_485_7_1 = icmp eq i63 %tmp_932, 0" [./imgproc.h:64]   --->   Operation 3852 'icmp' 'tmp_485_7_1' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3853 [1/1] (1.26ns)   --->   "%F2_7_1 = sub i12 1075, %tmp_483_7_1" [./imgproc.h:64]   --->   Operation 3853 'sub' 'F2_7_1' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3854 [1/1] (1.11ns)   --->   "%tmp_487_7_1 = icmp sgt i12 %F2_7_1, 22" [./imgproc.h:64]   --->   Operation 3854 'icmp' 'tmp_487_7_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3855 [1/1] (1.26ns)   --->   "%tmp_488_7_1 = add i12 -22, %F2_7_1" [./imgproc.h:64]   --->   Operation 3855 'add' 'tmp_488_7_1' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3856 [1/1] (1.26ns)   --->   "%tmp_489_7_1 = sub i12 22, %F2_7_1" [./imgproc.h:64]   --->   Operation 3856 'sub' 'tmp_489_7_1' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3857 [1/1] (0.55ns)   --->   "%sh_amt_7_1 = select i1 %tmp_487_7_1, i12 %tmp_488_7_1, i12 %tmp_489_7_1" [./imgproc.h:64]   --->   Operation 3857 'select' 'sh_amt_7_1' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 3858 [1/1] (0.00ns)   --->   "%tmp_936 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_7_1, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 3858 'partselect' 'tmp_936' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3859 [1/1] (0.94ns)   --->   "%icmp57 = icmp eq i7 %tmp_936, 0" [./imgproc.h:64]   --->   Operation 3859 'icmp' 'icmp57' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3860 [1/1] (1.11ns)   --->   "%tmp_499_7_1 = icmp sgt i12 %tmp_488_7_1, 54" [./imgproc.h:64]   --->   Operation 3860 'icmp' 'tmp_499_7_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3861 [1/1] (0.00ns)   --->   "%tmp_939 = trunc i12 %F2_7_1 to i6" [./imgproc.h:64]   --->   Operation 3861 'trunc' 'tmp_939' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3862 [1/1] (2.65ns)   --->   "%d_assign_7_2 = fpext float %v_assign_7_2 to double" [./imgproc.h:64]   --->   Operation 3862 'fpext' 'd_assign_7_2' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 3863 [1/1] (0.00ns)   --->   "%ireg_V_7_2 = bitcast double %d_assign_7_2 to i64" [./imgproc.h:64]   --->   Operation 3863 'bitcast' 'ireg_V_7_2' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3864 [1/1] (0.00ns)   --->   "%tmp_944 = trunc i64 %ireg_V_7_2 to i63" [./imgproc.h:64]   --->   Operation 3864 'trunc' 'tmp_944' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3865 [1/1] (0.00ns)   --->   "%tmp_945 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_7_2, i32 63)" [./imgproc.h:64]   --->   Operation 3865 'bitselect' 'tmp_945' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3866 [1/1] (0.00ns)   --->   "%p_Result_274_7_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_7_2, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 3866 'partselect' 'p_Result_274_7_2' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3867 [1/1] (0.00ns)   --->   "%tmp_483_7_2 = zext i11 %p_Result_274_7_2 to i12" [./imgproc.h:64]   --->   Operation 3867 'zext' 'tmp_483_7_2' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3868 [1/1] (0.00ns)   --->   "%tmp_946 = trunc i64 %ireg_V_7_2 to i52" [./imgproc.h:64]   --->   Operation 3868 'trunc' 'tmp_946' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3869 [1/1] (1.33ns)   --->   "%tmp_485_7_2 = icmp eq i63 %tmp_944, 0" [./imgproc.h:64]   --->   Operation 3869 'icmp' 'tmp_485_7_2' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3870 [1/1] (1.26ns)   --->   "%F2_7_2 = sub i12 1075, %tmp_483_7_2" [./imgproc.h:64]   --->   Operation 3870 'sub' 'F2_7_2' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3871 [1/1] (1.11ns)   --->   "%tmp_487_7_2 = icmp sgt i12 %F2_7_2, 22" [./imgproc.h:64]   --->   Operation 3871 'icmp' 'tmp_487_7_2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3872 [1/1] (1.26ns)   --->   "%tmp_488_7_2 = add i12 -22, %F2_7_2" [./imgproc.h:64]   --->   Operation 3872 'add' 'tmp_488_7_2' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3873 [1/1] (1.26ns)   --->   "%tmp_489_7_2 = sub i12 22, %F2_7_2" [./imgproc.h:64]   --->   Operation 3873 'sub' 'tmp_489_7_2' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3874 [1/1] (0.55ns)   --->   "%sh_amt_7_2 = select i1 %tmp_487_7_2, i12 %tmp_488_7_2, i12 %tmp_489_7_2" [./imgproc.h:64]   --->   Operation 3874 'select' 'sh_amt_7_2' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 3875 [1/1] (0.00ns)   --->   "%tmp_948 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_7_2, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 3875 'partselect' 'tmp_948' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3876 [1/1] (0.94ns)   --->   "%icmp58 = icmp eq i7 %tmp_948, 0" [./imgproc.h:64]   --->   Operation 3876 'icmp' 'icmp58' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3877 [1/1] (1.11ns)   --->   "%tmp_499_7_2 = icmp sgt i12 %tmp_488_7_2, 54" [./imgproc.h:64]   --->   Operation 3877 'icmp' 'tmp_499_7_2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3878 [1/1] (0.00ns)   --->   "%tmp_951 = trunc i12 %F2_7_2 to i6" [./imgproc.h:64]   --->   Operation 3878 'trunc' 'tmp_951' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3879 [1/1] (2.65ns)   --->   "%d_assign_7_3 = fpext float %v_assign_7_3 to double" [./imgproc.h:64]   --->   Operation 3879 'fpext' 'd_assign_7_3' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 3880 [1/1] (0.00ns)   --->   "%ireg_V_7_3 = bitcast double %d_assign_7_3 to i64" [./imgproc.h:64]   --->   Operation 3880 'bitcast' 'ireg_V_7_3' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3881 [1/1] (0.00ns)   --->   "%tmp_956 = trunc i64 %ireg_V_7_3 to i63" [./imgproc.h:64]   --->   Operation 3881 'trunc' 'tmp_956' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3882 [1/1] (0.00ns)   --->   "%tmp_957 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_7_3, i32 63)" [./imgproc.h:64]   --->   Operation 3882 'bitselect' 'tmp_957' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3883 [1/1] (0.00ns)   --->   "%p_Result_274_7_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_7_3, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 3883 'partselect' 'p_Result_274_7_3' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3884 [1/1] (0.00ns)   --->   "%tmp_483_7_3 = zext i11 %p_Result_274_7_3 to i12" [./imgproc.h:64]   --->   Operation 3884 'zext' 'tmp_483_7_3' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3885 [1/1] (0.00ns)   --->   "%tmp_958 = trunc i64 %ireg_V_7_3 to i52" [./imgproc.h:64]   --->   Operation 3885 'trunc' 'tmp_958' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3886 [1/1] (1.33ns)   --->   "%tmp_485_7_3 = icmp eq i63 %tmp_956, 0" [./imgproc.h:64]   --->   Operation 3886 'icmp' 'tmp_485_7_3' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3887 [1/1] (1.26ns)   --->   "%F2_7_3 = sub i12 1075, %tmp_483_7_3" [./imgproc.h:64]   --->   Operation 3887 'sub' 'F2_7_3' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3888 [1/1] (1.11ns)   --->   "%tmp_487_7_3 = icmp sgt i12 %F2_7_3, 22" [./imgproc.h:64]   --->   Operation 3888 'icmp' 'tmp_487_7_3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3889 [1/1] (1.26ns)   --->   "%tmp_488_7_3 = add i12 -22, %F2_7_3" [./imgproc.h:64]   --->   Operation 3889 'add' 'tmp_488_7_3' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3890 [1/1] (1.26ns)   --->   "%tmp_489_7_3 = sub i12 22, %F2_7_3" [./imgproc.h:64]   --->   Operation 3890 'sub' 'tmp_489_7_3' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3891 [1/1] (0.55ns)   --->   "%sh_amt_7_3 = select i1 %tmp_487_7_3, i12 %tmp_488_7_3, i12 %tmp_489_7_3" [./imgproc.h:64]   --->   Operation 3891 'select' 'sh_amt_7_3' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 3892 [1/1] (0.00ns)   --->   "%tmp_960 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_7_3, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 3892 'partselect' 'tmp_960' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3893 [1/1] (0.94ns)   --->   "%icmp59 = icmp eq i7 %tmp_960, 0" [./imgproc.h:64]   --->   Operation 3893 'icmp' 'icmp59' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3894 [1/1] (1.11ns)   --->   "%tmp_499_7_3 = icmp sgt i12 %tmp_488_7_3, 54" [./imgproc.h:64]   --->   Operation 3894 'icmp' 'tmp_499_7_3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3895 [1/1] (0.00ns)   --->   "%tmp_963 = trunc i12 %F2_7_3 to i6" [./imgproc.h:64]   --->   Operation 3895 'trunc' 'tmp_963' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3896 [1/1] (2.65ns)   --->   "%d_assign_7_4 = fpext float %v_assign_7_4 to double" [./imgproc.h:64]   --->   Operation 3896 'fpext' 'd_assign_7_4' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 3897 [1/1] (0.00ns)   --->   "%ireg_V_7_4 = bitcast double %d_assign_7_4 to i64" [./imgproc.h:64]   --->   Operation 3897 'bitcast' 'ireg_V_7_4' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3898 [1/1] (0.00ns)   --->   "%tmp_968 = trunc i64 %ireg_V_7_4 to i63" [./imgproc.h:64]   --->   Operation 3898 'trunc' 'tmp_968' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3899 [1/1] (0.00ns)   --->   "%tmp_969 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_7_4, i32 63)" [./imgproc.h:64]   --->   Operation 3899 'bitselect' 'tmp_969' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3900 [1/1] (0.00ns)   --->   "%p_Result_274_7_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_7_4, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 3900 'partselect' 'p_Result_274_7_4' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3901 [1/1] (0.00ns)   --->   "%tmp_483_7_4 = zext i11 %p_Result_274_7_4 to i12" [./imgproc.h:64]   --->   Operation 3901 'zext' 'tmp_483_7_4' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3902 [1/1] (0.00ns)   --->   "%tmp_970 = trunc i64 %ireg_V_7_4 to i52" [./imgproc.h:64]   --->   Operation 3902 'trunc' 'tmp_970' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3903 [1/1] (1.33ns)   --->   "%tmp_485_7_4 = icmp eq i63 %tmp_968, 0" [./imgproc.h:64]   --->   Operation 3903 'icmp' 'tmp_485_7_4' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3904 [1/1] (1.26ns)   --->   "%F2_7_4 = sub i12 1075, %tmp_483_7_4" [./imgproc.h:64]   --->   Operation 3904 'sub' 'F2_7_4' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3905 [1/1] (1.11ns)   --->   "%tmp_487_7_4 = icmp sgt i12 %F2_7_4, 22" [./imgproc.h:64]   --->   Operation 3905 'icmp' 'tmp_487_7_4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3906 [1/1] (1.26ns)   --->   "%tmp_488_7_4 = add i12 -22, %F2_7_4" [./imgproc.h:64]   --->   Operation 3906 'add' 'tmp_488_7_4' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3907 [1/1] (1.26ns)   --->   "%tmp_489_7_4 = sub i12 22, %F2_7_4" [./imgproc.h:64]   --->   Operation 3907 'sub' 'tmp_489_7_4' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3908 [1/1] (0.55ns)   --->   "%sh_amt_7_4 = select i1 %tmp_487_7_4, i12 %tmp_488_7_4, i12 %tmp_489_7_4" [./imgproc.h:64]   --->   Operation 3908 'select' 'sh_amt_7_4' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 3909 [1/1] (0.00ns)   --->   "%tmp_972 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_7_4, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 3909 'partselect' 'tmp_972' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3910 [1/1] (0.94ns)   --->   "%icmp60 = icmp eq i7 %tmp_972, 0" [./imgproc.h:64]   --->   Operation 3910 'icmp' 'icmp60' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3911 [1/1] (1.11ns)   --->   "%tmp_499_7_4 = icmp sgt i12 %tmp_488_7_4, 54" [./imgproc.h:64]   --->   Operation 3911 'icmp' 'tmp_499_7_4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3912 [1/1] (0.00ns)   --->   "%tmp_975 = trunc i12 %F2_7_4 to i6" [./imgproc.h:64]   --->   Operation 3912 'trunc' 'tmp_975' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3913 [1/1] (2.65ns)   --->   "%d_assign_7_5 = fpext float %v_assign_7_5 to double" [./imgproc.h:64]   --->   Operation 3913 'fpext' 'd_assign_7_5' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 3914 [1/1] (0.00ns)   --->   "%ireg_V_7_5 = bitcast double %d_assign_7_5 to i64" [./imgproc.h:64]   --->   Operation 3914 'bitcast' 'ireg_V_7_5' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3915 [1/1] (0.00ns)   --->   "%tmp_980 = trunc i64 %ireg_V_7_5 to i63" [./imgproc.h:64]   --->   Operation 3915 'trunc' 'tmp_980' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3916 [1/1] (0.00ns)   --->   "%tmp_981 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_7_5, i32 63)" [./imgproc.h:64]   --->   Operation 3916 'bitselect' 'tmp_981' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3917 [1/1] (0.00ns)   --->   "%p_Result_274_7_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_7_5, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 3917 'partselect' 'p_Result_274_7_5' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3918 [1/1] (0.00ns)   --->   "%tmp_483_7_5 = zext i11 %p_Result_274_7_5 to i12" [./imgproc.h:64]   --->   Operation 3918 'zext' 'tmp_483_7_5' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3919 [1/1] (0.00ns)   --->   "%tmp_982 = trunc i64 %ireg_V_7_5 to i52" [./imgproc.h:64]   --->   Operation 3919 'trunc' 'tmp_982' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3920 [1/1] (1.33ns)   --->   "%tmp_485_7_5 = icmp eq i63 %tmp_980, 0" [./imgproc.h:64]   --->   Operation 3920 'icmp' 'tmp_485_7_5' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3921 [1/1] (1.26ns)   --->   "%F2_7_5 = sub i12 1075, %tmp_483_7_5" [./imgproc.h:64]   --->   Operation 3921 'sub' 'F2_7_5' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3922 [1/1] (1.11ns)   --->   "%tmp_487_7_5 = icmp sgt i12 %F2_7_5, 22" [./imgproc.h:64]   --->   Operation 3922 'icmp' 'tmp_487_7_5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3923 [1/1] (1.26ns)   --->   "%tmp_488_7_5 = add i12 -22, %F2_7_5" [./imgproc.h:64]   --->   Operation 3923 'add' 'tmp_488_7_5' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3924 [1/1] (1.26ns)   --->   "%tmp_489_7_5 = sub i12 22, %F2_7_5" [./imgproc.h:64]   --->   Operation 3924 'sub' 'tmp_489_7_5' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3925 [1/1] (0.55ns)   --->   "%sh_amt_7_5 = select i1 %tmp_487_7_5, i12 %tmp_488_7_5, i12 %tmp_489_7_5" [./imgproc.h:64]   --->   Operation 3925 'select' 'sh_amt_7_5' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 3926 [1/1] (0.00ns)   --->   "%tmp_984 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_7_5, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 3926 'partselect' 'tmp_984' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3927 [1/1] (0.94ns)   --->   "%icmp61 = icmp eq i7 %tmp_984, 0" [./imgproc.h:64]   --->   Operation 3927 'icmp' 'icmp61' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3928 [1/1] (1.11ns)   --->   "%tmp_499_7_5 = icmp sgt i12 %tmp_488_7_5, 54" [./imgproc.h:64]   --->   Operation 3928 'icmp' 'tmp_499_7_5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3929 [1/1] (0.00ns)   --->   "%tmp_987 = trunc i12 %F2_7_5 to i6" [./imgproc.h:64]   --->   Operation 3929 'trunc' 'tmp_987' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3930 [1/1] (2.65ns)   --->   "%d_assign_7_6 = fpext float %v_assign_7_6 to double" [./imgproc.h:64]   --->   Operation 3930 'fpext' 'd_assign_7_6' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 3931 [1/1] (0.00ns)   --->   "%ireg_V_7_6 = bitcast double %d_assign_7_6 to i64" [./imgproc.h:64]   --->   Operation 3931 'bitcast' 'ireg_V_7_6' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3932 [1/1] (0.00ns)   --->   "%tmp_992 = trunc i64 %ireg_V_7_6 to i63" [./imgproc.h:64]   --->   Operation 3932 'trunc' 'tmp_992' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3933 [1/1] (0.00ns)   --->   "%tmp_993 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_7_6, i32 63)" [./imgproc.h:64]   --->   Operation 3933 'bitselect' 'tmp_993' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3934 [1/1] (0.00ns)   --->   "%p_Result_274_7_6 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_7_6, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 3934 'partselect' 'p_Result_274_7_6' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3935 [1/1] (0.00ns)   --->   "%tmp_483_7_6 = zext i11 %p_Result_274_7_6 to i12" [./imgproc.h:64]   --->   Operation 3935 'zext' 'tmp_483_7_6' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3936 [1/1] (0.00ns)   --->   "%tmp_994 = trunc i64 %ireg_V_7_6 to i52" [./imgproc.h:64]   --->   Operation 3936 'trunc' 'tmp_994' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3937 [1/1] (1.33ns)   --->   "%tmp_485_7_6 = icmp eq i63 %tmp_992, 0" [./imgproc.h:64]   --->   Operation 3937 'icmp' 'tmp_485_7_6' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3938 [1/1] (1.26ns)   --->   "%F2_7_6 = sub i12 1075, %tmp_483_7_6" [./imgproc.h:64]   --->   Operation 3938 'sub' 'F2_7_6' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3939 [1/1] (1.11ns)   --->   "%tmp_487_7_6 = icmp sgt i12 %F2_7_6, 22" [./imgproc.h:64]   --->   Operation 3939 'icmp' 'tmp_487_7_6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3940 [1/1] (1.26ns)   --->   "%tmp_488_7_6 = add i12 -22, %F2_7_6" [./imgproc.h:64]   --->   Operation 3940 'add' 'tmp_488_7_6' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3941 [1/1] (1.26ns)   --->   "%tmp_489_7_6 = sub i12 22, %F2_7_6" [./imgproc.h:64]   --->   Operation 3941 'sub' 'tmp_489_7_6' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3942 [1/1] (0.55ns)   --->   "%sh_amt_7_6 = select i1 %tmp_487_7_6, i12 %tmp_488_7_6, i12 %tmp_489_7_6" [./imgproc.h:64]   --->   Operation 3942 'select' 'sh_amt_7_6' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_931 : Operation 3943 [1/1] (0.00ns)   --->   "%tmp_996 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_7_6, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 3943 'partselect' 'tmp_996' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3944 [1/1] (0.94ns)   --->   "%icmp62 = icmp eq i7 %tmp_996, 0" [./imgproc.h:64]   --->   Operation 3944 'icmp' 'icmp62' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3945 [1/1] (1.11ns)   --->   "%tmp_499_7_6 = icmp sgt i12 %tmp_488_7_6, 54" [./imgproc.h:64]   --->   Operation 3945 'icmp' 'tmp_499_7_6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3946 [1/1] (0.00ns)   --->   "%tmp_999 = trunc i12 %F2_7_6 to i6" [./imgproc.h:64]   --->   Operation 3946 'trunc' 'tmp_999' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3947 [1/1] (2.65ns)   --->   "%d_assign_7_7 = fpext float %v_assign_7_7 to double" [./imgproc.h:64]   --->   Operation 3947 'fpext' 'd_assign_7_7' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_931 : Operation 3948 [1/1] (0.00ns)   --->   "%ireg_V_7_7 = bitcast double %d_assign_7_7 to i64" [./imgproc.h:64]   --->   Operation 3948 'bitcast' 'ireg_V_7_7' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3949 [1/1] (0.00ns)   --->   "%tmp_1004 = trunc i64 %ireg_V_7_7 to i63" [./imgproc.h:64]   --->   Operation 3949 'trunc' 'tmp_1004' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3950 [1/1] (0.00ns)   --->   "%tmp_1005 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_7_7, i32 63)" [./imgproc.h:64]   --->   Operation 3950 'bitselect' 'tmp_1005' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3951 [1/1] (0.00ns)   --->   "%p_Result_274_7_7 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_7_7, i32 52, i32 62)" [./imgproc.h:64]   --->   Operation 3951 'partselect' 'p_Result_274_7_7' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3952 [1/1] (0.00ns)   --->   "%tmp_483_7_7 = zext i11 %p_Result_274_7_7 to i12" [./imgproc.h:64]   --->   Operation 3952 'zext' 'tmp_483_7_7' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3953 [1/1] (0.00ns)   --->   "%tmp_1006 = trunc i64 %ireg_V_7_7 to i52" [./imgproc.h:64]   --->   Operation 3953 'trunc' 'tmp_1006' <Predicate = true> <Delay = 0.00>
ST_931 : Operation 3954 [1/1] (1.33ns)   --->   "%tmp_485_7_7 = icmp eq i63 %tmp_1004, 0" [./imgproc.h:64]   --->   Operation 3954 'icmp' 'tmp_485_7_7' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3955 [1/1] (1.26ns)   --->   "%F2_7_7 = sub i12 1075, %tmp_483_7_7" [./imgproc.h:64]   --->   Operation 3955 'sub' 'F2_7_7' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 3956 [1/1] (0.00ns)   --->   "%tmp_1011 = trunc i12 %F2_7_7 to i6" [./imgproc.h:64]   --->   Operation 3956 'trunc' 'tmp_1011' <Predicate = true> <Delay = 0.00>

State 932 <SV = 931> <Delay = 8.48>
ST_932 : Operation 3957 [1/1] (0.00ns)   --->   "%tmp_152 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_248)" [./imgproc.h:64]   --->   Operation 3957 'bitconcatenate' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 3958 [1/1] (0.00ns)   --->   "%p_Result_1 = zext i53 %tmp_152 to i54" [./imgproc.h:64]   --->   Operation 3958 'zext' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 3959 [1/1] (1.67ns)   --->   "%man_V_4 = sub i54 0, %p_Result_1" [./imgproc.h:64]   --->   Operation 3959 'sub' 'man_V_4' <Predicate = (tmp_245)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 3960 [1/1] (0.53ns)   --->   "%man_V_7 = select i1 %tmp_245, i54 %man_V_4, i54 %p_Result_1" [./imgproc.h:64]   --->   Operation 3960 'select' 'man_V_7' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 3961 [1/1] (0.00ns)   --->   "%sh_amt_0_cast = sext i12 %sh_amt to i32" [./imgproc.h:64]   --->   Operation 3961 'sext' 'sh_amt_0_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 3962 [1/1] (1.11ns)   --->   "%tmp_157 = icmp eq i12 %F2, 22" [./imgproc.h:64]   --->   Operation 3962 'icmp' 'tmp_157' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 3963 [1/1] (0.00ns)   --->   "%tmp_251 = trunc i54 %man_V_7 to i32" [./imgproc.h:64]   --->   Operation 3963 'trunc' 'tmp_251' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 3964 [1/1] (1.11ns)   --->   "%tmp_158 = icmp ult i12 %sh_amt, 54" [./imgproc.h:64]   --->   Operation 3964 'icmp' 'tmp_158' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 3965 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%tmp_159 = zext i32 %sh_amt_0_cast to i54" [./imgproc.h:64]   --->   Operation 3965 'zext' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 3966 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%tmp_160 = ashr i54 %man_V_7, %tmp_159" [./imgproc.h:64]   --->   Operation 3966 'ashr' 'tmp_160' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 3967 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%tmp_253 = trunc i54 %tmp_160 to i32" [./imgproc.h:64]   --->   Operation 3967 'trunc' 'tmp_253' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 3968 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%storemerge = select i1 %tmp_245, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 3968 'select' 'storemerge' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 3969 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_0_V_0_w)   --->   "%tmp_161 = shl i32 %tmp_251, %sh_amt_0_cast" [./imgproc.h:64]   --->   Operation 3969 'shl' 'tmp_161' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 3970 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_s = select i1 %tmp_158, i32 %tmp_253, i32 %storemerge" [./imgproc.h:64]   --->   Operation 3970 'select' 'p_Val2_s' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 3971 [1/1] (1.26ns)   --->   "%tmp_163 = add i12 -23, %F2" [./imgproc.h:64]   --->   Operation 3971 'add' 'tmp_163' <Predicate = (!tmp_162)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 3972 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_40)   --->   "%tmp_500_0_cast = zext i12 %tmp_163 to i32" [./imgproc.h:64]   --->   Operation 3972 'zext' 'tmp_500_0_cast' <Predicate = (!tmp_162)> <Delay = 0.00>
ST_932 : Operation 3973 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_40)   --->   "%tmp_254 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7, i32 %tmp_500_0_cast)" [./imgproc.h:64]   --->   Operation 3973 'bitselect' 'tmp_254' <Predicate = (!tmp_162)> <Delay = 0.00>
ST_932 : Operation 3974 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_40)   --->   "%qb = select i1 %tmp_162, i1 %tmp_245, i1 %tmp_254" [./imgproc.h:64]   --->   Operation 3974 'select' 'qb' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 3975 [1/1] (1.11ns)   --->   "%tmp_164 = icmp sgt i12 %F2, 23" [./imgproc.h:64]   --->   Operation 3975 'icmp' 'tmp_164' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 3976 [1/1] (1.26ns)   --->   "%tmp_165 = add i12 -24, %F2" [./imgproc.h:64]   --->   Operation 3976 'add' 'tmp_165' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 3977 [1/1] (1.11ns)   --->   "%tmp_166 = icmp sgt i12 %tmp_165, 53" [./imgproc.h:64]   --->   Operation 3977 'icmp' 'tmp_166' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 3978 [1/1] (1.18ns)   --->   "%tmp_504_0_cast_op = sub i6 13, %tmp_255" [./imgproc.h:64]   --->   Operation 3978 'sub' 'tmp_504_0_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 3979 [1/1] (0.00ns) (grouped into LUT with out node tmp_167)   --->   "%tmp_256 = select i1 %tmp_166, i6 0, i6 %tmp_504_0_cast_op" [./imgproc.h:64]   --->   Operation 3979 'select' 'tmp_256' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 3980 [1/1] (0.00ns) (grouped into LUT with out node tmp_167)   --->   "%tmp_257 = zext i6 %tmp_256 to i54" [./imgproc.h:64]   --->   Operation 3980 'zext' 'tmp_257' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 3981 [1/1] (0.00ns) (grouped into LUT with out node tmp_167)   --->   "%tmp_258 = lshr i54 -1, %tmp_257" [./imgproc.h:64]   --->   Operation 3981 'lshr' 'tmp_258' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 3982 [1/1] (0.00ns) (grouped into LUT with out node tmp_167)   --->   "%tmp_259 = and i54 %man_V_7, %tmp_258" [./imgproc.h:64]   --->   Operation 3982 'and' 'tmp_259' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 3983 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_167 = icmp ne i54 %tmp_259, 0" [./imgproc.h:64]   --->   Operation 3983 'icmp' 'tmp_167' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 3984 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i)   --->   "%r = and i1 %tmp_164, %tmp_167" [./imgproc.h:64]   --->   Operation 3984 'and' 'r' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 3985 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i = or i1 %tmp_245, %r" [./imgproc.h:64]   --->   Operation 3985 'or' 'p_r_i_i_i' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 3986 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_40)   --->   "%qb_assign_1 = and i1 %p_r_i_i_i, %qb" [./imgproc.h:64]   --->   Operation 3986 'and' 'qb_assign_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 3987 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_40)   --->   "%tmp_168 = zext i1 %qb_assign_1 to i32" [./imgproc.h:64]   --->   Operation 3987 'zext' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 3988 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_40 = add nsw i32 %tmp_168, %p_Val2_s" [./imgproc.h:64]   --->   Operation 3988 'add' 'p_Val2_40' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 3989 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%sel_tmp1 = xor i1 %tmp_153, true" [./imgproc.h:64]   --->   Operation 3989 'xor' 'sel_tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 3990 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%sel_tmp2 = and i1 %tmp_157, %sel_tmp1" [./imgproc.h:64]   --->   Operation 3990 'and' 'sel_tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 3991 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%sel_tmp3 = select i1 %sel_tmp2, i32 %tmp_251, i32 0" [./imgproc.h:28]   --->   Operation 3991 'select' 'sel_tmp3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 3992 [1/1] (0.46ns)   --->   "%sel_tmp6_demorgan = or i1 %tmp_153, %tmp_157" [./imgproc.h:64]   --->   Operation 3992 'or' 'sel_tmp6_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 3993 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%sel_tmp6 = xor i1 %sel_tmp6_demorgan, true" [./imgproc.h:64]   --->   Operation 3993 'xor' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 3994 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%sel_tmp7 = and i1 %tmp_154, %sel_tmp6" [./imgproc.h:64]   --->   Operation 3994 'and' 'sel_tmp7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 3995 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp8 = select i1 %sel_tmp7, i32 %p_Val2_40, i32 %sel_tmp3" [./imgproc.h:28]   --->   Operation 3995 'select' 'sel_tmp8' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 3996 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_0_V_0_w)   --->   "%sel_tmp13_demorgan = or i1 %sel_tmp6_demorgan, %tmp_154" [./imgproc.h:64]   --->   Operation 3996 'or' 'sel_tmp13_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 3997 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_0_V_0_w)   --->   "%sel_tmp13 = xor i1 %sel_tmp13_demorgan, true" [./imgproc.h:64]   --->   Operation 3997 'xor' 'sel_tmp13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 3998 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_0_V_0_w)   --->   "%sel_tmp14 = and i1 %icmp, %sel_tmp13" [./imgproc.h:64]   --->   Operation 3998 'and' 'sel_tmp14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 3999 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_0_V_0_w = select i1 %sel_tmp14, i32 %tmp_161, i32 %sel_tmp8" [./imgproc.h:28]   --->   Operation 3999 'select' 'kernel_val_0_V_0_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4000 [1/1] (0.00ns)   --->   "%tmp_169 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_262)" [./imgproc.h:64]   --->   Operation 4000 'bitconcatenate' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4001 [1/1] (0.00ns)   --->   "%p_Result_280_0_1 = zext i53 %tmp_169 to i54" [./imgproc.h:64]   --->   Operation 4001 'zext' 'p_Result_280_0_1' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4002 [1/1] (1.67ns)   --->   "%man_V_4_0_1 = sub i54 0, %p_Result_280_0_1" [./imgproc.h:64]   --->   Operation 4002 'sub' 'man_V_4_0_1' <Predicate = (tmp_261)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4003 [1/1] (0.53ns)   --->   "%man_V_7_0_1 = select i1 %tmp_261, i54 %man_V_4_0_1, i54 %p_Result_280_0_1" [./imgproc.h:64]   --->   Operation 4003 'select' 'man_V_7_0_1' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4004 [1/1] (0.00ns)   --->   "%sh_amt_0_1_cast = sext i12 %sh_amt_0_1 to i32" [./imgproc.h:64]   --->   Operation 4004 'sext' 'sh_amt_0_1_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4005 [1/1] (1.11ns)   --->   "%tmp_490_0_1 = icmp eq i12 %F2_0_1, 22" [./imgproc.h:64]   --->   Operation 4005 'icmp' 'tmp_490_0_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4006 [1/1] (0.00ns)   --->   "%tmp_263 = trunc i54 %man_V_7_0_1 to i32" [./imgproc.h:64]   --->   Operation 4006 'trunc' 'tmp_263' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4007 [1/1] (1.11ns)   --->   "%tmp_492_0_1 = icmp ult i12 %sh_amt_0_1, 54" [./imgproc.h:64]   --->   Operation 4007 'icmp' 'tmp_492_0_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4008 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_0_1)   --->   "%tmp_495_0_1 = zext i32 %sh_amt_0_1_cast to i54" [./imgproc.h:64]   --->   Operation 4008 'zext' 'tmp_495_0_1' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4009 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_0_1)   --->   "%tmp_496_0_1 = ashr i54 %man_V_7_0_1, %tmp_495_0_1" [./imgproc.h:64]   --->   Operation 4009 'ashr' 'tmp_496_0_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4010 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_0_1)   --->   "%tmp_265 = trunc i54 %tmp_496_0_1 to i32" [./imgproc.h:64]   --->   Operation 4010 'trunc' 'tmp_265' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4011 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_0_1)   --->   "%storemerge_0_1 = select i1 %tmp_261, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 4011 'select' 'storemerge_0_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4012 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_0_V_1_w)   --->   "%tmp_498_0_1 = shl i32 %tmp_263, %sh_amt_0_1_cast" [./imgproc.h:64]   --->   Operation 4012 'shl' 'tmp_498_0_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4013 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_0_1 = select i1 %tmp_492_0_1, i32 %tmp_265, i32 %storemerge_0_1" [./imgproc.h:64]   --->   Operation 4013 'select' 'p_Val2_234_0_1' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4014 [1/1] (1.26ns)   --->   "%tmp_500_0_1 = add i12 -23, %F2_0_1" [./imgproc.h:64]   --->   Operation 4014 'add' 'tmp_500_0_1' <Predicate = (!tmp_499_0_1)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4015 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_0_1)   --->   "%tmp_500_0_1_cast = zext i12 %tmp_500_0_1 to i32" [./imgproc.h:64]   --->   Operation 4015 'zext' 'tmp_500_0_1_cast' <Predicate = (!tmp_499_0_1)> <Delay = 0.00>
ST_932 : Operation 4016 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_0_1)   --->   "%tmp_266 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_0_1, i32 %tmp_500_0_1_cast)" [./imgproc.h:64]   --->   Operation 4016 'bitselect' 'tmp_266' <Predicate = (!tmp_499_0_1)> <Delay = 0.00>
ST_932 : Operation 4017 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_0_1)   --->   "%qb_0_1 = select i1 %tmp_499_0_1, i1 %tmp_261, i1 %tmp_266" [./imgproc.h:64]   --->   Operation 4017 'select' 'qb_0_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4018 [1/1] (1.11ns)   --->   "%tmp_503_0_1 = icmp sgt i12 %F2_0_1, 23" [./imgproc.h:64]   --->   Operation 4018 'icmp' 'tmp_503_0_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4019 [1/1] (1.26ns)   --->   "%tmp_504_0_1 = add i12 -24, %F2_0_1" [./imgproc.h:64]   --->   Operation 4019 'add' 'tmp_504_0_1' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4020 [1/1] (1.11ns)   --->   "%tmp_505_0_1 = icmp sgt i12 %tmp_504_0_1, 53" [./imgproc.h:64]   --->   Operation 4020 'icmp' 'tmp_505_0_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4021 [1/1] (1.18ns)   --->   "%tmp_504_0_1_cast_op = sub i6 13, %tmp_267" [./imgproc.h:64]   --->   Operation 4021 'sub' 'tmp_504_0_1_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4022 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_0_1)   --->   "%tmp_268 = select i1 %tmp_505_0_1, i6 0, i6 %tmp_504_0_1_cast_op" [./imgproc.h:64]   --->   Operation 4022 'select' 'tmp_268' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4023 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_0_1)   --->   "%tmp_269 = zext i6 %tmp_268 to i54" [./imgproc.h:64]   --->   Operation 4023 'zext' 'tmp_269' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4024 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_0_1)   --->   "%tmp_270 = lshr i54 -1, %tmp_269" [./imgproc.h:64]   --->   Operation 4024 'lshr' 'tmp_270' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4025 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_0_1)   --->   "%tmp_271 = and i54 %man_V_7_0_1, %tmp_270" [./imgproc.h:64]   --->   Operation 4025 'and' 'tmp_271' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4026 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_0_1 = icmp ne i54 %tmp_271, 0" [./imgproc.h:64]   --->   Operation 4026 'icmp' 'tmp_507_0_1' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4027 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_0_1)   --->   "%r_0_1 = and i1 %tmp_503_0_1, %tmp_507_0_1" [./imgproc.h:64]   --->   Operation 4027 'and' 'r_0_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4028 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_0_1 = or i1 %tmp_261, %r_0_1" [./imgproc.h:64]   --->   Operation 4028 'or' 'p_r_i_i_i_0_1' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4029 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_0_1)   --->   "%qb_assign_1_0_1 = and i1 %p_r_i_i_i_0_1, %qb_0_1" [./imgproc.h:64]   --->   Operation 4029 'and' 'qb_assign_1_0_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4030 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_0_1)   --->   "%tmp_509_0_1 = zext i1 %qb_assign_1_0_1 to i32" [./imgproc.h:64]   --->   Operation 4030 'zext' 'tmp_509_0_1' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4031 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_0_1 = add nsw i32 %tmp_509_0_1, %p_Val2_234_0_1" [./imgproc.h:64]   --->   Operation 4031 'add' 'p_Val2_235_0_1' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4032 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp27)   --->   "%sel_tmp20 = xor i1 %tmp_485_0_1, true" [./imgproc.h:64]   --->   Operation 4032 'xor' 'sel_tmp20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4033 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp27)   --->   "%sel_tmp21 = and i1 %tmp_490_0_1, %sel_tmp20" [./imgproc.h:64]   --->   Operation 4033 'and' 'sel_tmp21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4034 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp27)   --->   "%sel_tmp22 = select i1 %sel_tmp21, i32 %tmp_263, i32 0" [./imgproc.h:28]   --->   Operation 4034 'select' 'sel_tmp22' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4035 [1/1] (0.46ns)   --->   "%sel_tmp25_demorgan = or i1 %tmp_485_0_1, %tmp_490_0_1" [./imgproc.h:64]   --->   Operation 4035 'or' 'sel_tmp25_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4036 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp27)   --->   "%sel_tmp25 = xor i1 %sel_tmp25_demorgan, true" [./imgproc.h:64]   --->   Operation 4036 'xor' 'sel_tmp25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4037 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp27)   --->   "%sel_tmp26 = and i1 %tmp_487_0_1, %sel_tmp25" [./imgproc.h:64]   --->   Operation 4037 'and' 'sel_tmp26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4038 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp27 = select i1 %sel_tmp26, i32 %p_Val2_235_0_1, i32 %sel_tmp22" [./imgproc.h:28]   --->   Operation 4038 'select' 'sel_tmp27' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4039 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_0_V_1_w)   --->   "%sel_tmp32_demorgan = or i1 %sel_tmp25_demorgan, %tmp_487_0_1" [./imgproc.h:64]   --->   Operation 4039 'or' 'sel_tmp32_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4040 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_0_V_1_w)   --->   "%sel_tmp32 = xor i1 %sel_tmp32_demorgan, true" [./imgproc.h:64]   --->   Operation 4040 'xor' 'sel_tmp32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4041 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_0_V_1_w)   --->   "%sel_tmp33 = and i1 %icmp5, %sel_tmp32" [./imgproc.h:64]   --->   Operation 4041 'and' 'sel_tmp33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4042 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_0_V_1_w = select i1 %sel_tmp33, i32 %tmp_498_0_1, i32 %sel_tmp27" [./imgproc.h:28]   --->   Operation 4042 'select' 'kernel_val_0_V_1_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4043 [1/1] (0.00ns)   --->   "%tmp_170 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_274)" [./imgproc.h:64]   --->   Operation 4043 'bitconcatenate' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4044 [1/1] (0.00ns)   --->   "%p_Result_280_0_2 = zext i53 %tmp_170 to i54" [./imgproc.h:64]   --->   Operation 4044 'zext' 'p_Result_280_0_2' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4045 [1/1] (1.67ns)   --->   "%man_V_4_0_2 = sub i54 0, %p_Result_280_0_2" [./imgproc.h:64]   --->   Operation 4045 'sub' 'man_V_4_0_2' <Predicate = (tmp_273)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4046 [1/1] (0.53ns)   --->   "%man_V_7_0_2 = select i1 %tmp_273, i54 %man_V_4_0_2, i54 %p_Result_280_0_2" [./imgproc.h:64]   --->   Operation 4046 'select' 'man_V_7_0_2' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4047 [1/1] (0.00ns)   --->   "%sh_amt_0_2_cast = sext i12 %sh_amt_0_2 to i32" [./imgproc.h:64]   --->   Operation 4047 'sext' 'sh_amt_0_2_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4048 [1/1] (1.11ns)   --->   "%tmp_490_0_2 = icmp eq i12 %F2_0_2, 22" [./imgproc.h:64]   --->   Operation 4048 'icmp' 'tmp_490_0_2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4049 [1/1] (0.00ns)   --->   "%tmp_275 = trunc i54 %man_V_7_0_2 to i32" [./imgproc.h:64]   --->   Operation 4049 'trunc' 'tmp_275' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4050 [1/1] (1.11ns)   --->   "%tmp_492_0_2 = icmp ult i12 %sh_amt_0_2, 54" [./imgproc.h:64]   --->   Operation 4050 'icmp' 'tmp_492_0_2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4051 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_0_2)   --->   "%tmp_495_0_2 = zext i32 %sh_amt_0_2_cast to i54" [./imgproc.h:64]   --->   Operation 4051 'zext' 'tmp_495_0_2' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4052 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_0_2)   --->   "%tmp_496_0_2 = ashr i54 %man_V_7_0_2, %tmp_495_0_2" [./imgproc.h:64]   --->   Operation 4052 'ashr' 'tmp_496_0_2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4053 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_0_2)   --->   "%tmp_277 = trunc i54 %tmp_496_0_2 to i32" [./imgproc.h:64]   --->   Operation 4053 'trunc' 'tmp_277' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4054 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_0_2)   --->   "%storemerge_0_2 = select i1 %tmp_273, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 4054 'select' 'storemerge_0_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4055 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_0_V_2_w)   --->   "%tmp_498_0_2 = shl i32 %tmp_275, %sh_amt_0_2_cast" [./imgproc.h:64]   --->   Operation 4055 'shl' 'tmp_498_0_2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4056 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_0_2 = select i1 %tmp_492_0_2, i32 %tmp_277, i32 %storemerge_0_2" [./imgproc.h:64]   --->   Operation 4056 'select' 'p_Val2_234_0_2' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4057 [1/1] (1.26ns)   --->   "%tmp_500_0_2 = add i12 -23, %F2_0_2" [./imgproc.h:64]   --->   Operation 4057 'add' 'tmp_500_0_2' <Predicate = (!tmp_499_0_2)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4058 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_0_2)   --->   "%tmp_500_0_2_cast = zext i12 %tmp_500_0_2 to i32" [./imgproc.h:64]   --->   Operation 4058 'zext' 'tmp_500_0_2_cast' <Predicate = (!tmp_499_0_2)> <Delay = 0.00>
ST_932 : Operation 4059 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_0_2)   --->   "%tmp_278 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_0_2, i32 %tmp_500_0_2_cast)" [./imgproc.h:64]   --->   Operation 4059 'bitselect' 'tmp_278' <Predicate = (!tmp_499_0_2)> <Delay = 0.00>
ST_932 : Operation 4060 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_0_2)   --->   "%qb_0_2 = select i1 %tmp_499_0_2, i1 %tmp_273, i1 %tmp_278" [./imgproc.h:64]   --->   Operation 4060 'select' 'qb_0_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4061 [1/1] (1.11ns)   --->   "%tmp_503_0_2 = icmp sgt i12 %F2_0_2, 23" [./imgproc.h:64]   --->   Operation 4061 'icmp' 'tmp_503_0_2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4062 [1/1] (1.26ns)   --->   "%tmp_504_0_2 = add i12 -24, %F2_0_2" [./imgproc.h:64]   --->   Operation 4062 'add' 'tmp_504_0_2' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4063 [1/1] (1.11ns)   --->   "%tmp_505_0_2 = icmp sgt i12 %tmp_504_0_2, 53" [./imgproc.h:64]   --->   Operation 4063 'icmp' 'tmp_505_0_2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4064 [1/1] (1.18ns)   --->   "%tmp_504_0_2_cast_op = sub i6 13, %tmp_279" [./imgproc.h:64]   --->   Operation 4064 'sub' 'tmp_504_0_2_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4065 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_0_2)   --->   "%tmp_280 = select i1 %tmp_505_0_2, i6 0, i6 %tmp_504_0_2_cast_op" [./imgproc.h:64]   --->   Operation 4065 'select' 'tmp_280' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4066 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_0_2)   --->   "%tmp_281 = zext i6 %tmp_280 to i54" [./imgproc.h:64]   --->   Operation 4066 'zext' 'tmp_281' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4067 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_0_2)   --->   "%tmp_282 = lshr i54 -1, %tmp_281" [./imgproc.h:64]   --->   Operation 4067 'lshr' 'tmp_282' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4068 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_0_2)   --->   "%tmp_283 = and i54 %man_V_7_0_2, %tmp_282" [./imgproc.h:64]   --->   Operation 4068 'and' 'tmp_283' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4069 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_0_2 = icmp ne i54 %tmp_283, 0" [./imgproc.h:64]   --->   Operation 4069 'icmp' 'tmp_507_0_2' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4070 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_0_2)   --->   "%r_0_2 = and i1 %tmp_503_0_2, %tmp_507_0_2" [./imgproc.h:64]   --->   Operation 4070 'and' 'r_0_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4071 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_0_2 = or i1 %tmp_273, %r_0_2" [./imgproc.h:64]   --->   Operation 4071 'or' 'p_r_i_i_i_0_2' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4072 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_0_2)   --->   "%qb_assign_1_0_2 = and i1 %p_r_i_i_i_0_2, %qb_0_2" [./imgproc.h:64]   --->   Operation 4072 'and' 'qb_assign_1_0_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4073 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_0_2)   --->   "%tmp_509_0_2 = zext i1 %qb_assign_1_0_2 to i32" [./imgproc.h:64]   --->   Operation 4073 'zext' 'tmp_509_0_2' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4074 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_0_2 = add nsw i32 %tmp_509_0_2, %p_Val2_234_0_2" [./imgproc.h:64]   --->   Operation 4074 'add' 'p_Val2_235_0_2' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4075 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp46)   --->   "%sel_tmp39 = xor i1 %tmp_485_0_2, true" [./imgproc.h:64]   --->   Operation 4075 'xor' 'sel_tmp39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4076 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp46)   --->   "%sel_tmp40 = and i1 %tmp_490_0_2, %sel_tmp39" [./imgproc.h:64]   --->   Operation 4076 'and' 'sel_tmp40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4077 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp46)   --->   "%sel_tmp41 = select i1 %sel_tmp40, i32 %tmp_275, i32 0" [./imgproc.h:28]   --->   Operation 4077 'select' 'sel_tmp41' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4078 [1/1] (0.46ns)   --->   "%sel_tmp44_demorgan = or i1 %tmp_485_0_2, %tmp_490_0_2" [./imgproc.h:64]   --->   Operation 4078 'or' 'sel_tmp44_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4079 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp46)   --->   "%sel_tmp44 = xor i1 %sel_tmp44_demorgan, true" [./imgproc.h:64]   --->   Operation 4079 'xor' 'sel_tmp44' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4080 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp46)   --->   "%sel_tmp45 = and i1 %tmp_487_0_2, %sel_tmp44" [./imgproc.h:64]   --->   Operation 4080 'and' 'sel_tmp45' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4081 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp46 = select i1 %sel_tmp45, i32 %p_Val2_235_0_2, i32 %sel_tmp41" [./imgproc.h:28]   --->   Operation 4081 'select' 'sel_tmp46' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4082 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_0_V_2_w)   --->   "%sel_tmp51_demorgan = or i1 %sel_tmp44_demorgan, %tmp_487_0_2" [./imgproc.h:64]   --->   Operation 4082 'or' 'sel_tmp51_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4083 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_0_V_2_w)   --->   "%sel_tmp51 = xor i1 %sel_tmp51_demorgan, true" [./imgproc.h:64]   --->   Operation 4083 'xor' 'sel_tmp51' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4084 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_0_V_2_w)   --->   "%sel_tmp52 = and i1 %icmp8, %sel_tmp51" [./imgproc.h:64]   --->   Operation 4084 'and' 'sel_tmp52' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4085 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_0_V_2_w = select i1 %sel_tmp52, i32 %tmp_498_0_2, i32 %sel_tmp46" [./imgproc.h:28]   --->   Operation 4085 'select' 'kernel_val_0_V_2_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4086 [1/1] (0.00ns)   --->   "%tmp_171 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_286)" [./imgproc.h:64]   --->   Operation 4086 'bitconcatenate' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4087 [1/1] (0.00ns)   --->   "%p_Result_280_0_3 = zext i53 %tmp_171 to i54" [./imgproc.h:64]   --->   Operation 4087 'zext' 'p_Result_280_0_3' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4088 [1/1] (1.67ns)   --->   "%man_V_4_0_3 = sub i54 0, %p_Result_280_0_3" [./imgproc.h:64]   --->   Operation 4088 'sub' 'man_V_4_0_3' <Predicate = (tmp_285)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4089 [1/1] (0.53ns)   --->   "%man_V_7_0_3 = select i1 %tmp_285, i54 %man_V_4_0_3, i54 %p_Result_280_0_3" [./imgproc.h:64]   --->   Operation 4089 'select' 'man_V_7_0_3' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4090 [1/1] (0.00ns)   --->   "%sh_amt_0_3_cast = sext i12 %sh_amt_0_3 to i32" [./imgproc.h:64]   --->   Operation 4090 'sext' 'sh_amt_0_3_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4091 [1/1] (1.11ns)   --->   "%tmp_490_0_3 = icmp eq i12 %F2_0_3, 22" [./imgproc.h:64]   --->   Operation 4091 'icmp' 'tmp_490_0_3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4092 [1/1] (0.00ns)   --->   "%tmp_287 = trunc i54 %man_V_7_0_3 to i32" [./imgproc.h:64]   --->   Operation 4092 'trunc' 'tmp_287' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4093 [1/1] (1.11ns)   --->   "%tmp_492_0_3 = icmp ult i12 %sh_amt_0_3, 54" [./imgproc.h:64]   --->   Operation 4093 'icmp' 'tmp_492_0_3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4094 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_0_3)   --->   "%tmp_495_0_3 = zext i32 %sh_amt_0_3_cast to i54" [./imgproc.h:64]   --->   Operation 4094 'zext' 'tmp_495_0_3' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4095 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_0_3)   --->   "%tmp_496_0_3 = ashr i54 %man_V_7_0_3, %tmp_495_0_3" [./imgproc.h:64]   --->   Operation 4095 'ashr' 'tmp_496_0_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4096 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_0_3)   --->   "%tmp_289 = trunc i54 %tmp_496_0_3 to i32" [./imgproc.h:64]   --->   Operation 4096 'trunc' 'tmp_289' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4097 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_0_3)   --->   "%storemerge_0_3 = select i1 %tmp_285, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 4097 'select' 'storemerge_0_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4098 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_0_V_3_w)   --->   "%tmp_498_0_3 = shl i32 %tmp_287, %sh_amt_0_3_cast" [./imgproc.h:64]   --->   Operation 4098 'shl' 'tmp_498_0_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4099 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_0_3 = select i1 %tmp_492_0_3, i32 %tmp_289, i32 %storemerge_0_3" [./imgproc.h:64]   --->   Operation 4099 'select' 'p_Val2_234_0_3' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4100 [1/1] (1.26ns)   --->   "%tmp_500_0_3 = add i12 -23, %F2_0_3" [./imgproc.h:64]   --->   Operation 4100 'add' 'tmp_500_0_3' <Predicate = (!tmp_499_0_3)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4101 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_0_3)   --->   "%tmp_500_0_3_cast = zext i12 %tmp_500_0_3 to i32" [./imgproc.h:64]   --->   Operation 4101 'zext' 'tmp_500_0_3_cast' <Predicate = (!tmp_499_0_3)> <Delay = 0.00>
ST_932 : Operation 4102 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_0_3)   --->   "%tmp_290 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_0_3, i32 %tmp_500_0_3_cast)" [./imgproc.h:64]   --->   Operation 4102 'bitselect' 'tmp_290' <Predicate = (!tmp_499_0_3)> <Delay = 0.00>
ST_932 : Operation 4103 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_0_3)   --->   "%qb_0_3 = select i1 %tmp_499_0_3, i1 %tmp_285, i1 %tmp_290" [./imgproc.h:64]   --->   Operation 4103 'select' 'qb_0_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4104 [1/1] (1.11ns)   --->   "%tmp_503_0_3 = icmp sgt i12 %F2_0_3, 23" [./imgproc.h:64]   --->   Operation 4104 'icmp' 'tmp_503_0_3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4105 [1/1] (1.26ns)   --->   "%tmp_504_0_3 = add i12 -24, %F2_0_3" [./imgproc.h:64]   --->   Operation 4105 'add' 'tmp_504_0_3' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4106 [1/1] (1.11ns)   --->   "%tmp_505_0_3 = icmp sgt i12 %tmp_504_0_3, 53" [./imgproc.h:64]   --->   Operation 4106 'icmp' 'tmp_505_0_3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4107 [1/1] (1.18ns)   --->   "%tmp_504_0_3_cast_op = sub i6 13, %tmp_291" [./imgproc.h:64]   --->   Operation 4107 'sub' 'tmp_504_0_3_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4108 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_0_3)   --->   "%tmp_292 = select i1 %tmp_505_0_3, i6 0, i6 %tmp_504_0_3_cast_op" [./imgproc.h:64]   --->   Operation 4108 'select' 'tmp_292' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4109 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_0_3)   --->   "%tmp_293 = zext i6 %tmp_292 to i54" [./imgproc.h:64]   --->   Operation 4109 'zext' 'tmp_293' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4110 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_0_3)   --->   "%tmp_294 = lshr i54 -1, %tmp_293" [./imgproc.h:64]   --->   Operation 4110 'lshr' 'tmp_294' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4111 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_0_3)   --->   "%tmp_295 = and i54 %man_V_7_0_3, %tmp_294" [./imgproc.h:64]   --->   Operation 4111 'and' 'tmp_295' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4112 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_0_3 = icmp ne i54 %tmp_295, 0" [./imgproc.h:64]   --->   Operation 4112 'icmp' 'tmp_507_0_3' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4113 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_0_3)   --->   "%r_0_3 = and i1 %tmp_503_0_3, %tmp_507_0_3" [./imgproc.h:64]   --->   Operation 4113 'and' 'r_0_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4114 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_0_3 = or i1 %tmp_285, %r_0_3" [./imgproc.h:64]   --->   Operation 4114 'or' 'p_r_i_i_i_0_3' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4115 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_0_3)   --->   "%qb_assign_1_0_3 = and i1 %p_r_i_i_i_0_3, %qb_0_3" [./imgproc.h:64]   --->   Operation 4115 'and' 'qb_assign_1_0_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4116 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_0_3)   --->   "%tmp_509_0_3 = zext i1 %qb_assign_1_0_3 to i32" [./imgproc.h:64]   --->   Operation 4116 'zext' 'tmp_509_0_3' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4117 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_0_3 = add nsw i32 %tmp_509_0_3, %p_Val2_234_0_3" [./imgproc.h:64]   --->   Operation 4117 'add' 'p_Val2_235_0_3' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4118 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp65)   --->   "%sel_tmp58 = xor i1 %tmp_485_0_3, true" [./imgproc.h:64]   --->   Operation 4118 'xor' 'sel_tmp58' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4119 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp65)   --->   "%sel_tmp59 = and i1 %tmp_490_0_3, %sel_tmp58" [./imgproc.h:64]   --->   Operation 4119 'and' 'sel_tmp59' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4120 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp65)   --->   "%sel_tmp60 = select i1 %sel_tmp59, i32 %tmp_287, i32 0" [./imgproc.h:28]   --->   Operation 4120 'select' 'sel_tmp60' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4121 [1/1] (0.46ns)   --->   "%sel_tmp63_demorgan = or i1 %tmp_485_0_3, %tmp_490_0_3" [./imgproc.h:64]   --->   Operation 4121 'or' 'sel_tmp63_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4122 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp65)   --->   "%sel_tmp63 = xor i1 %sel_tmp63_demorgan, true" [./imgproc.h:64]   --->   Operation 4122 'xor' 'sel_tmp63' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4123 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp65)   --->   "%sel_tmp64 = and i1 %tmp_487_0_3, %sel_tmp63" [./imgproc.h:64]   --->   Operation 4123 'and' 'sel_tmp64' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4124 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp65 = select i1 %sel_tmp64, i32 %p_Val2_235_0_3, i32 %sel_tmp60" [./imgproc.h:28]   --->   Operation 4124 'select' 'sel_tmp65' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4125 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_0_V_3_w)   --->   "%sel_tmp70_demorgan = or i1 %sel_tmp63_demorgan, %tmp_487_0_3" [./imgproc.h:64]   --->   Operation 4125 'or' 'sel_tmp70_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4126 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_0_V_3_w)   --->   "%sel_tmp70 = xor i1 %sel_tmp70_demorgan, true" [./imgproc.h:64]   --->   Operation 4126 'xor' 'sel_tmp70' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4127 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_0_V_3_w)   --->   "%sel_tmp71 = and i1 %icmp1, %sel_tmp70" [./imgproc.h:64]   --->   Operation 4127 'and' 'sel_tmp71' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4128 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_0_V_3_w = select i1 %sel_tmp71, i32 %tmp_498_0_3, i32 %sel_tmp65" [./imgproc.h:28]   --->   Operation 4128 'select' 'kernel_val_0_V_3_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4129 [1/1] (0.00ns)   --->   "%tmp_173 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_298)" [./imgproc.h:64]   --->   Operation 4129 'bitconcatenate' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4130 [1/1] (0.00ns)   --->   "%p_Result_280_0_4 = zext i53 %tmp_173 to i54" [./imgproc.h:64]   --->   Operation 4130 'zext' 'p_Result_280_0_4' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4131 [1/1] (1.67ns)   --->   "%man_V_4_0_4 = sub i54 0, %p_Result_280_0_4" [./imgproc.h:64]   --->   Operation 4131 'sub' 'man_V_4_0_4' <Predicate = (tmp_297)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4132 [1/1] (0.53ns)   --->   "%man_V_7_0_4 = select i1 %tmp_297, i54 %man_V_4_0_4, i54 %p_Result_280_0_4" [./imgproc.h:64]   --->   Operation 4132 'select' 'man_V_7_0_4' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4133 [1/1] (0.00ns)   --->   "%sh_amt_0_4_cast = sext i12 %sh_amt_0_4 to i32" [./imgproc.h:64]   --->   Operation 4133 'sext' 'sh_amt_0_4_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4134 [1/1] (1.11ns)   --->   "%tmp_490_0_4 = icmp eq i12 %F2_0_4, 22" [./imgproc.h:64]   --->   Operation 4134 'icmp' 'tmp_490_0_4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4135 [1/1] (0.00ns)   --->   "%tmp_299 = trunc i54 %man_V_7_0_4 to i32" [./imgproc.h:64]   --->   Operation 4135 'trunc' 'tmp_299' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4136 [1/1] (1.11ns)   --->   "%tmp_492_0_4 = icmp ult i12 %sh_amt_0_4, 54" [./imgproc.h:64]   --->   Operation 4136 'icmp' 'tmp_492_0_4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4137 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_0_4)   --->   "%tmp_495_0_4 = zext i32 %sh_amt_0_4_cast to i54" [./imgproc.h:64]   --->   Operation 4137 'zext' 'tmp_495_0_4' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4138 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_0_4)   --->   "%tmp_496_0_4 = ashr i54 %man_V_7_0_4, %tmp_495_0_4" [./imgproc.h:64]   --->   Operation 4138 'ashr' 'tmp_496_0_4' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4139 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_0_4)   --->   "%tmp_301 = trunc i54 %tmp_496_0_4 to i32" [./imgproc.h:64]   --->   Operation 4139 'trunc' 'tmp_301' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4140 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_0_4)   --->   "%storemerge_0_4 = select i1 %tmp_297, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 4140 'select' 'storemerge_0_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4141 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_0_V_4_w)   --->   "%tmp_498_0_4 = shl i32 %tmp_299, %sh_amt_0_4_cast" [./imgproc.h:64]   --->   Operation 4141 'shl' 'tmp_498_0_4' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4142 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_0_4 = select i1 %tmp_492_0_4, i32 %tmp_301, i32 %storemerge_0_4" [./imgproc.h:64]   --->   Operation 4142 'select' 'p_Val2_234_0_4' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4143 [1/1] (1.26ns)   --->   "%tmp_500_0_4 = add i12 -23, %F2_0_4" [./imgproc.h:64]   --->   Operation 4143 'add' 'tmp_500_0_4' <Predicate = (!tmp_499_0_4)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4144 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_0_4)   --->   "%tmp_500_0_4_cast = zext i12 %tmp_500_0_4 to i32" [./imgproc.h:64]   --->   Operation 4144 'zext' 'tmp_500_0_4_cast' <Predicate = (!tmp_499_0_4)> <Delay = 0.00>
ST_932 : Operation 4145 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_0_4)   --->   "%tmp_302 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_0_4, i32 %tmp_500_0_4_cast)" [./imgproc.h:64]   --->   Operation 4145 'bitselect' 'tmp_302' <Predicate = (!tmp_499_0_4)> <Delay = 0.00>
ST_932 : Operation 4146 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_0_4)   --->   "%qb_0_4 = select i1 %tmp_499_0_4, i1 %tmp_297, i1 %tmp_302" [./imgproc.h:64]   --->   Operation 4146 'select' 'qb_0_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4147 [1/1] (1.11ns)   --->   "%tmp_503_0_4 = icmp sgt i12 %F2_0_4, 23" [./imgproc.h:64]   --->   Operation 4147 'icmp' 'tmp_503_0_4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4148 [1/1] (1.26ns)   --->   "%tmp_504_0_4 = add i12 -24, %F2_0_4" [./imgproc.h:64]   --->   Operation 4148 'add' 'tmp_504_0_4' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4149 [1/1] (1.11ns)   --->   "%tmp_505_0_4 = icmp sgt i12 %tmp_504_0_4, 53" [./imgproc.h:64]   --->   Operation 4149 'icmp' 'tmp_505_0_4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4150 [1/1] (1.18ns)   --->   "%tmp_504_0_4_cast_op = sub i6 13, %tmp_303" [./imgproc.h:64]   --->   Operation 4150 'sub' 'tmp_504_0_4_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4151 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_0_4)   --->   "%tmp_304 = select i1 %tmp_505_0_4, i6 0, i6 %tmp_504_0_4_cast_op" [./imgproc.h:64]   --->   Operation 4151 'select' 'tmp_304' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4152 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_0_4)   --->   "%tmp_305 = zext i6 %tmp_304 to i54" [./imgproc.h:64]   --->   Operation 4152 'zext' 'tmp_305' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4153 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_0_4)   --->   "%tmp_306 = lshr i54 -1, %tmp_305" [./imgproc.h:64]   --->   Operation 4153 'lshr' 'tmp_306' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4154 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_0_4)   --->   "%tmp_307 = and i54 %man_V_7_0_4, %tmp_306" [./imgproc.h:64]   --->   Operation 4154 'and' 'tmp_307' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4155 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_0_4 = icmp ne i54 %tmp_307, 0" [./imgproc.h:64]   --->   Operation 4155 'icmp' 'tmp_507_0_4' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4156 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_0_4)   --->   "%r_0_4 = and i1 %tmp_503_0_4, %tmp_507_0_4" [./imgproc.h:64]   --->   Operation 4156 'and' 'r_0_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4157 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_0_4 = or i1 %tmp_297, %r_0_4" [./imgproc.h:64]   --->   Operation 4157 'or' 'p_r_i_i_i_0_4' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4158 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_0_4)   --->   "%qb_assign_1_0_4 = and i1 %p_r_i_i_i_0_4, %qb_0_4" [./imgproc.h:64]   --->   Operation 4158 'and' 'qb_assign_1_0_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4159 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_0_4)   --->   "%tmp_509_0_4 = zext i1 %qb_assign_1_0_4 to i32" [./imgproc.h:64]   --->   Operation 4159 'zext' 'tmp_509_0_4' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4160 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_0_4 = add nsw i32 %tmp_509_0_4, %p_Val2_234_0_4" [./imgproc.h:64]   --->   Operation 4160 'add' 'p_Val2_235_0_4' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4161 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp80)   --->   "%sel_tmp75 = xor i1 %tmp_485_0_4, true" [./imgproc.h:64]   --->   Operation 4161 'xor' 'sel_tmp75' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4162 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp80)   --->   "%sel_tmp76 = and i1 %tmp_490_0_4, %sel_tmp75" [./imgproc.h:64]   --->   Operation 4162 'and' 'sel_tmp76' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4163 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp80)   --->   "%sel_tmp77 = select i1 %sel_tmp76, i32 %tmp_299, i32 0" [./imgproc.h:28]   --->   Operation 4163 'select' 'sel_tmp77' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4164 [1/1] (0.46ns)   --->   "%sel_tmp82_demorgan = or i1 %tmp_485_0_4, %tmp_490_0_4" [./imgproc.h:64]   --->   Operation 4164 'or' 'sel_tmp82_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4165 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp80)   --->   "%sel_tmp78 = xor i1 %sel_tmp82_demorgan, true" [./imgproc.h:64]   --->   Operation 4165 'xor' 'sel_tmp78' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4166 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp80)   --->   "%sel_tmp79 = and i1 %tmp_487_0_4, %sel_tmp78" [./imgproc.h:64]   --->   Operation 4166 'and' 'sel_tmp79' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4167 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp80 = select i1 %sel_tmp79, i32 %p_Val2_235_0_4, i32 %sel_tmp77" [./imgproc.h:28]   --->   Operation 4167 'select' 'sel_tmp80' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4168 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_0_V_4_w)   --->   "%sel_tmp89_demorgan = or i1 %sel_tmp82_demorgan, %tmp_487_0_4" [./imgproc.h:64]   --->   Operation 4168 'or' 'sel_tmp89_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4169 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_0_V_4_w)   --->   "%sel_tmp81 = xor i1 %sel_tmp89_demorgan, true" [./imgproc.h:64]   --->   Operation 4169 'xor' 'sel_tmp81' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4170 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_0_V_4_w)   --->   "%sel_tmp82 = and i1 %icmp2, %sel_tmp81" [./imgproc.h:64]   --->   Operation 4170 'and' 'sel_tmp82' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4171 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_0_V_4_w = select i1 %sel_tmp82, i32 %tmp_498_0_4, i32 %sel_tmp80" [./imgproc.h:28]   --->   Operation 4171 'select' 'kernel_val_0_V_4_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4172 [1/1] (0.00ns)   --->   "%tmp_175 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_310)" [./imgproc.h:64]   --->   Operation 4172 'bitconcatenate' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4173 [1/1] (0.00ns)   --->   "%p_Result_280_0_5 = zext i53 %tmp_175 to i54" [./imgproc.h:64]   --->   Operation 4173 'zext' 'p_Result_280_0_5' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4174 [1/1] (1.67ns)   --->   "%man_V_4_0_5 = sub i54 0, %p_Result_280_0_5" [./imgproc.h:64]   --->   Operation 4174 'sub' 'man_V_4_0_5' <Predicate = (tmp_309)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4175 [1/1] (0.53ns)   --->   "%man_V_7_0_5 = select i1 %tmp_309, i54 %man_V_4_0_5, i54 %p_Result_280_0_5" [./imgproc.h:64]   --->   Operation 4175 'select' 'man_V_7_0_5' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4176 [1/1] (0.00ns)   --->   "%sh_amt_0_5_cast = sext i12 %sh_amt_0_5 to i32" [./imgproc.h:64]   --->   Operation 4176 'sext' 'sh_amt_0_5_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4177 [1/1] (1.11ns)   --->   "%tmp_490_0_5 = icmp eq i12 %F2_0_5, 22" [./imgproc.h:64]   --->   Operation 4177 'icmp' 'tmp_490_0_5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4178 [1/1] (0.00ns)   --->   "%tmp_311 = trunc i54 %man_V_7_0_5 to i32" [./imgproc.h:64]   --->   Operation 4178 'trunc' 'tmp_311' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4179 [1/1] (1.11ns)   --->   "%tmp_492_0_5 = icmp ult i12 %sh_amt_0_5, 54" [./imgproc.h:64]   --->   Operation 4179 'icmp' 'tmp_492_0_5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4180 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_0_5)   --->   "%tmp_495_0_5 = zext i32 %sh_amt_0_5_cast to i54" [./imgproc.h:64]   --->   Operation 4180 'zext' 'tmp_495_0_5' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4181 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_0_5)   --->   "%tmp_496_0_5 = ashr i54 %man_V_7_0_5, %tmp_495_0_5" [./imgproc.h:64]   --->   Operation 4181 'ashr' 'tmp_496_0_5' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4182 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_0_5)   --->   "%tmp_313 = trunc i54 %tmp_496_0_5 to i32" [./imgproc.h:64]   --->   Operation 4182 'trunc' 'tmp_313' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4183 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_0_5)   --->   "%storemerge_0_5 = select i1 %tmp_309, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 4183 'select' 'storemerge_0_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4184 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_0_V_5_w)   --->   "%tmp_498_0_5 = shl i32 %tmp_311, %sh_amt_0_5_cast" [./imgproc.h:64]   --->   Operation 4184 'shl' 'tmp_498_0_5' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4185 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_0_5 = select i1 %tmp_492_0_5, i32 %tmp_313, i32 %storemerge_0_5" [./imgproc.h:64]   --->   Operation 4185 'select' 'p_Val2_234_0_5' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4186 [1/1] (1.26ns)   --->   "%tmp_500_0_5 = add i12 -23, %F2_0_5" [./imgproc.h:64]   --->   Operation 4186 'add' 'tmp_500_0_5' <Predicate = (!tmp_499_0_5)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4187 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_0_5)   --->   "%tmp_500_0_5_cast = zext i12 %tmp_500_0_5 to i32" [./imgproc.h:64]   --->   Operation 4187 'zext' 'tmp_500_0_5_cast' <Predicate = (!tmp_499_0_5)> <Delay = 0.00>
ST_932 : Operation 4188 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_0_5)   --->   "%tmp_314 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_0_5, i32 %tmp_500_0_5_cast)" [./imgproc.h:64]   --->   Operation 4188 'bitselect' 'tmp_314' <Predicate = (!tmp_499_0_5)> <Delay = 0.00>
ST_932 : Operation 4189 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_0_5)   --->   "%qb_0_5 = select i1 %tmp_499_0_5, i1 %tmp_309, i1 %tmp_314" [./imgproc.h:64]   --->   Operation 4189 'select' 'qb_0_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4190 [1/1] (1.11ns)   --->   "%tmp_503_0_5 = icmp sgt i12 %F2_0_5, 23" [./imgproc.h:64]   --->   Operation 4190 'icmp' 'tmp_503_0_5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4191 [1/1] (1.26ns)   --->   "%tmp_504_0_5 = add i12 -24, %F2_0_5" [./imgproc.h:64]   --->   Operation 4191 'add' 'tmp_504_0_5' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4192 [1/1] (1.11ns)   --->   "%tmp_505_0_5 = icmp sgt i12 %tmp_504_0_5, 53" [./imgproc.h:64]   --->   Operation 4192 'icmp' 'tmp_505_0_5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4193 [1/1] (1.18ns)   --->   "%tmp_504_0_5_cast_op = sub i6 13, %tmp_315" [./imgproc.h:64]   --->   Operation 4193 'sub' 'tmp_504_0_5_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4194 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_0_5)   --->   "%tmp_316 = select i1 %tmp_505_0_5, i6 0, i6 %tmp_504_0_5_cast_op" [./imgproc.h:64]   --->   Operation 4194 'select' 'tmp_316' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4195 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_0_5)   --->   "%tmp_317 = zext i6 %tmp_316 to i54" [./imgproc.h:64]   --->   Operation 4195 'zext' 'tmp_317' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4196 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_0_5)   --->   "%tmp_318 = lshr i54 -1, %tmp_317" [./imgproc.h:64]   --->   Operation 4196 'lshr' 'tmp_318' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4197 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_0_5)   --->   "%tmp_319 = and i54 %man_V_7_0_5, %tmp_318" [./imgproc.h:64]   --->   Operation 4197 'and' 'tmp_319' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4198 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_0_5 = icmp ne i54 %tmp_319, 0" [./imgproc.h:64]   --->   Operation 4198 'icmp' 'tmp_507_0_5' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4199 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_0_5)   --->   "%r_0_5 = and i1 %tmp_503_0_5, %tmp_507_0_5" [./imgproc.h:64]   --->   Operation 4199 'and' 'r_0_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4200 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_0_5 = or i1 %tmp_309, %r_0_5" [./imgproc.h:64]   --->   Operation 4200 'or' 'p_r_i_i_i_0_5' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4201 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_0_5)   --->   "%qb_assign_1_0_5 = and i1 %p_r_i_i_i_0_5, %qb_0_5" [./imgproc.h:64]   --->   Operation 4201 'and' 'qb_assign_1_0_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4202 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_0_5)   --->   "%tmp_509_0_5 = zext i1 %qb_assign_1_0_5 to i32" [./imgproc.h:64]   --->   Operation 4202 'zext' 'tmp_509_0_5' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4203 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_0_5 = add nsw i32 %tmp_509_0_5, %p_Val2_234_0_5" [./imgproc.h:64]   --->   Operation 4203 'add' 'p_Val2_235_0_5' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4204 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp87)   --->   "%sel_tmp83 = xor i1 %tmp_485_0_5, true" [./imgproc.h:64]   --->   Operation 4204 'xor' 'sel_tmp83' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4205 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp87)   --->   "%sel_tmp = and i1 %tmp_490_0_5, %sel_tmp83" [./imgproc.h:64]   --->   Operation 4205 'and' 'sel_tmp' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4206 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp87)   --->   "%sel_tmp84 = select i1 %sel_tmp, i32 %tmp_311, i32 0" [./imgproc.h:28]   --->   Operation 4206 'select' 'sel_tmp84' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4207 [1/1] (0.46ns)   --->   "%sel_tmp101_demorgan = or i1 %tmp_485_0_5, %tmp_490_0_5" [./imgproc.h:64]   --->   Operation 4207 'or' 'sel_tmp101_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4208 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp87)   --->   "%sel_tmp85 = xor i1 %sel_tmp101_demorgan, true" [./imgproc.h:64]   --->   Operation 4208 'xor' 'sel_tmp85' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4209 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp87)   --->   "%sel_tmp86 = and i1 %tmp_487_0_5, %sel_tmp85" [./imgproc.h:64]   --->   Operation 4209 'and' 'sel_tmp86' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4210 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp87 = select i1 %sel_tmp86, i32 %p_Val2_235_0_5, i32 %sel_tmp84" [./imgproc.h:28]   --->   Operation 4210 'select' 'sel_tmp87' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4211 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_0_V_5_w)   --->   "%sel_tmp108_demorgan = or i1 %sel_tmp101_demorgan, %tmp_487_0_5" [./imgproc.h:64]   --->   Operation 4211 'or' 'sel_tmp108_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4212 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_0_V_5_w)   --->   "%sel_tmp88 = xor i1 %sel_tmp108_demorgan, true" [./imgproc.h:64]   --->   Operation 4212 'xor' 'sel_tmp88' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4213 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_0_V_5_w)   --->   "%sel_tmp89 = and i1 %icmp3, %sel_tmp88" [./imgproc.h:64]   --->   Operation 4213 'and' 'sel_tmp89' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4214 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_0_V_5_w = select i1 %sel_tmp89, i32 %tmp_498_0_5, i32 %sel_tmp87" [./imgproc.h:28]   --->   Operation 4214 'select' 'kernel_val_0_V_5_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4215 [1/1] (0.00ns)   --->   "%tmp_176 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_322)" [./imgproc.h:64]   --->   Operation 4215 'bitconcatenate' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4216 [1/1] (0.00ns)   --->   "%p_Result_280_0_6 = zext i53 %tmp_176 to i54" [./imgproc.h:64]   --->   Operation 4216 'zext' 'p_Result_280_0_6' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4217 [1/1] (1.67ns)   --->   "%man_V_4_0_6 = sub i54 0, %p_Result_280_0_6" [./imgproc.h:64]   --->   Operation 4217 'sub' 'man_V_4_0_6' <Predicate = (tmp_321)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4218 [1/1] (0.53ns)   --->   "%man_V_7_0_6 = select i1 %tmp_321, i54 %man_V_4_0_6, i54 %p_Result_280_0_6" [./imgproc.h:64]   --->   Operation 4218 'select' 'man_V_7_0_6' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4219 [1/1] (0.00ns)   --->   "%sh_amt_0_6_cast = sext i12 %sh_amt_0_6 to i32" [./imgproc.h:64]   --->   Operation 4219 'sext' 'sh_amt_0_6_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4220 [1/1] (1.11ns)   --->   "%tmp_490_0_6 = icmp eq i12 %F2_0_6, 22" [./imgproc.h:64]   --->   Operation 4220 'icmp' 'tmp_490_0_6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4221 [1/1] (0.00ns)   --->   "%tmp_323 = trunc i54 %man_V_7_0_6 to i32" [./imgproc.h:64]   --->   Operation 4221 'trunc' 'tmp_323' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4222 [1/1] (1.11ns)   --->   "%tmp_492_0_6 = icmp ult i12 %sh_amt_0_6, 54" [./imgproc.h:64]   --->   Operation 4222 'icmp' 'tmp_492_0_6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4223 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_0_6)   --->   "%tmp_495_0_6 = zext i32 %sh_amt_0_6_cast to i54" [./imgproc.h:64]   --->   Operation 4223 'zext' 'tmp_495_0_6' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4224 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_0_6)   --->   "%tmp_496_0_6 = ashr i54 %man_V_7_0_6, %tmp_495_0_6" [./imgproc.h:64]   --->   Operation 4224 'ashr' 'tmp_496_0_6' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4225 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_0_6)   --->   "%tmp_325 = trunc i54 %tmp_496_0_6 to i32" [./imgproc.h:64]   --->   Operation 4225 'trunc' 'tmp_325' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4226 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_0_6)   --->   "%storemerge_0_6 = select i1 %tmp_321, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 4226 'select' 'storemerge_0_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4227 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_0_V_6_w)   --->   "%tmp_498_0_6 = shl i32 %tmp_323, %sh_amt_0_6_cast" [./imgproc.h:64]   --->   Operation 4227 'shl' 'tmp_498_0_6' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4228 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_0_6 = select i1 %tmp_492_0_6, i32 %tmp_325, i32 %storemerge_0_6" [./imgproc.h:64]   --->   Operation 4228 'select' 'p_Val2_234_0_6' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4229 [1/1] (1.26ns)   --->   "%tmp_500_0_6 = add i12 -23, %F2_0_6" [./imgproc.h:64]   --->   Operation 4229 'add' 'tmp_500_0_6' <Predicate = (!tmp_499_0_6)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4230 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_0_6)   --->   "%tmp_500_0_6_cast = zext i12 %tmp_500_0_6 to i32" [./imgproc.h:64]   --->   Operation 4230 'zext' 'tmp_500_0_6_cast' <Predicate = (!tmp_499_0_6)> <Delay = 0.00>
ST_932 : Operation 4231 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_0_6)   --->   "%tmp_326 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_0_6, i32 %tmp_500_0_6_cast)" [./imgproc.h:64]   --->   Operation 4231 'bitselect' 'tmp_326' <Predicate = (!tmp_499_0_6)> <Delay = 0.00>
ST_932 : Operation 4232 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_0_6)   --->   "%qb_0_6 = select i1 %tmp_499_0_6, i1 %tmp_321, i1 %tmp_326" [./imgproc.h:64]   --->   Operation 4232 'select' 'qb_0_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4233 [1/1] (1.11ns)   --->   "%tmp_503_0_6 = icmp sgt i12 %F2_0_6, 23" [./imgproc.h:64]   --->   Operation 4233 'icmp' 'tmp_503_0_6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4234 [1/1] (1.26ns)   --->   "%tmp_504_0_6 = add i12 -24, %F2_0_6" [./imgproc.h:64]   --->   Operation 4234 'add' 'tmp_504_0_6' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4235 [1/1] (1.11ns)   --->   "%tmp_505_0_6 = icmp sgt i12 %tmp_504_0_6, 53" [./imgproc.h:64]   --->   Operation 4235 'icmp' 'tmp_505_0_6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4236 [1/1] (1.18ns)   --->   "%tmp_504_0_6_cast_op = sub i6 13, %tmp_327" [./imgproc.h:64]   --->   Operation 4236 'sub' 'tmp_504_0_6_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4237 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_0_6)   --->   "%tmp_328 = select i1 %tmp_505_0_6, i6 0, i6 %tmp_504_0_6_cast_op" [./imgproc.h:64]   --->   Operation 4237 'select' 'tmp_328' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4238 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_0_6)   --->   "%tmp_329 = zext i6 %tmp_328 to i54" [./imgproc.h:64]   --->   Operation 4238 'zext' 'tmp_329' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4239 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_0_6)   --->   "%tmp_330 = lshr i54 -1, %tmp_329" [./imgproc.h:64]   --->   Operation 4239 'lshr' 'tmp_330' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4240 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_0_6)   --->   "%tmp_331 = and i54 %man_V_7_0_6, %tmp_330" [./imgproc.h:64]   --->   Operation 4240 'and' 'tmp_331' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4241 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_0_6 = icmp ne i54 %tmp_331, 0" [./imgproc.h:64]   --->   Operation 4241 'icmp' 'tmp_507_0_6' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4242 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_0_6)   --->   "%r_0_6 = and i1 %tmp_503_0_6, %tmp_507_0_6" [./imgproc.h:64]   --->   Operation 4242 'and' 'r_0_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4243 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_0_6 = or i1 %tmp_321, %r_0_6" [./imgproc.h:64]   --->   Operation 4243 'or' 'p_r_i_i_i_0_6' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4244 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_0_6)   --->   "%qb_assign_1_0_6 = and i1 %p_r_i_i_i_0_6, %qb_0_6" [./imgproc.h:64]   --->   Operation 4244 'and' 'qb_assign_1_0_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4245 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_0_6)   --->   "%tmp_509_0_6 = zext i1 %qb_assign_1_0_6 to i32" [./imgproc.h:64]   --->   Operation 4245 'zext' 'tmp_509_0_6' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4246 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_0_6 = add nsw i32 %tmp_509_0_6, %p_Val2_234_0_6" [./imgproc.h:64]   --->   Operation 4246 'add' 'p_Val2_235_0_6' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4247 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp95)   --->   "%sel_tmp90 = xor i1 %tmp_485_0_6, true" [./imgproc.h:64]   --->   Operation 4247 'xor' 'sel_tmp90' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4248 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp95)   --->   "%sel_tmp91 = and i1 %tmp_490_0_6, %sel_tmp90" [./imgproc.h:64]   --->   Operation 4248 'and' 'sel_tmp91' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4249 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp95)   --->   "%sel_tmp92 = select i1 %sel_tmp91, i32 %tmp_323, i32 0" [./imgproc.h:28]   --->   Operation 4249 'select' 'sel_tmp92' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4250 [1/1] (0.46ns)   --->   "%sel_tmp120_demorgan = or i1 %tmp_485_0_6, %tmp_490_0_6" [./imgproc.h:64]   --->   Operation 4250 'or' 'sel_tmp120_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4251 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp95)   --->   "%sel_tmp93 = xor i1 %sel_tmp120_demorgan, true" [./imgproc.h:64]   --->   Operation 4251 'xor' 'sel_tmp93' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4252 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp95)   --->   "%sel_tmp94 = and i1 %tmp_487_0_6, %sel_tmp93" [./imgproc.h:64]   --->   Operation 4252 'and' 'sel_tmp94' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4253 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp95 = select i1 %sel_tmp94, i32 %p_Val2_235_0_6, i32 %sel_tmp92" [./imgproc.h:28]   --->   Operation 4253 'select' 'sel_tmp95' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4254 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_0_V_6_w)   --->   "%sel_tmp127_demorgan = or i1 %sel_tmp120_demorgan, %tmp_487_0_6" [./imgproc.h:64]   --->   Operation 4254 'or' 'sel_tmp127_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4255 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_0_V_6_w)   --->   "%sel_tmp96 = xor i1 %sel_tmp127_demorgan, true" [./imgproc.h:64]   --->   Operation 4255 'xor' 'sel_tmp96' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4256 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_0_V_6_w)   --->   "%sel_tmp97 = and i1 %icmp4, %sel_tmp96" [./imgproc.h:64]   --->   Operation 4256 'and' 'sel_tmp97' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4257 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_0_V_6_w = select i1 %sel_tmp97, i32 %tmp_498_0_6, i32 %sel_tmp95" [./imgproc.h:28]   --->   Operation 4257 'select' 'kernel_val_0_V_6_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4258 [1/1] (0.00ns)   --->   "%tmp_178 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_334)" [./imgproc.h:64]   --->   Operation 4258 'bitconcatenate' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4259 [1/1] (0.00ns)   --->   "%p_Result_280_0_7 = zext i53 %tmp_178 to i54" [./imgproc.h:64]   --->   Operation 4259 'zext' 'p_Result_280_0_7' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4260 [1/1] (1.67ns)   --->   "%man_V_4_0_7 = sub i54 0, %p_Result_280_0_7" [./imgproc.h:64]   --->   Operation 4260 'sub' 'man_V_4_0_7' <Predicate = (tmp_333)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4261 [1/1] (0.53ns)   --->   "%man_V_7_0_7 = select i1 %tmp_333, i54 %man_V_4_0_7, i54 %p_Result_280_0_7" [./imgproc.h:64]   --->   Operation 4261 'select' 'man_V_7_0_7' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4262 [1/1] (0.00ns)   --->   "%sh_amt_0_7_cast = sext i12 %sh_amt_0_7 to i32" [./imgproc.h:64]   --->   Operation 4262 'sext' 'sh_amt_0_7_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4263 [1/1] (1.11ns)   --->   "%tmp_490_0_7 = icmp eq i12 %F2_0_7, 22" [./imgproc.h:64]   --->   Operation 4263 'icmp' 'tmp_490_0_7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4264 [1/1] (0.00ns)   --->   "%tmp_335 = trunc i54 %man_V_7_0_7 to i32" [./imgproc.h:64]   --->   Operation 4264 'trunc' 'tmp_335' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4265 [1/1] (1.11ns)   --->   "%tmp_492_0_7 = icmp ult i12 %sh_amt_0_7, 54" [./imgproc.h:64]   --->   Operation 4265 'icmp' 'tmp_492_0_7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4266 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_0_7)   --->   "%tmp_495_0_7 = zext i32 %sh_amt_0_7_cast to i54" [./imgproc.h:64]   --->   Operation 4266 'zext' 'tmp_495_0_7' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4267 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_0_7)   --->   "%tmp_496_0_7 = ashr i54 %man_V_7_0_7, %tmp_495_0_7" [./imgproc.h:64]   --->   Operation 4267 'ashr' 'tmp_496_0_7' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4268 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_0_7)   --->   "%tmp_337 = trunc i54 %tmp_496_0_7 to i32" [./imgproc.h:64]   --->   Operation 4268 'trunc' 'tmp_337' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4269 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_0_7)   --->   "%storemerge_0_7 = select i1 %tmp_333, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 4269 'select' 'storemerge_0_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4270 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_0_V_7_w)   --->   "%tmp_498_0_7 = shl i32 %tmp_335, %sh_amt_0_7_cast" [./imgproc.h:64]   --->   Operation 4270 'shl' 'tmp_498_0_7' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4271 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_0_7 = select i1 %tmp_492_0_7, i32 %tmp_337, i32 %storemerge_0_7" [./imgproc.h:64]   --->   Operation 4271 'select' 'p_Val2_234_0_7' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4272 [1/1] (1.26ns)   --->   "%tmp_500_0_7 = add i12 -23, %F2_0_7" [./imgproc.h:64]   --->   Operation 4272 'add' 'tmp_500_0_7' <Predicate = (!tmp_499_0_7)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4273 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_0_7)   --->   "%tmp_500_0_7_cast = zext i12 %tmp_500_0_7 to i32" [./imgproc.h:64]   --->   Operation 4273 'zext' 'tmp_500_0_7_cast' <Predicate = (!tmp_499_0_7)> <Delay = 0.00>
ST_932 : Operation 4274 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_0_7)   --->   "%tmp_338 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_0_7, i32 %tmp_500_0_7_cast)" [./imgproc.h:64]   --->   Operation 4274 'bitselect' 'tmp_338' <Predicate = (!tmp_499_0_7)> <Delay = 0.00>
ST_932 : Operation 4275 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_0_7)   --->   "%qb_0_7 = select i1 %tmp_499_0_7, i1 %tmp_333, i1 %tmp_338" [./imgproc.h:64]   --->   Operation 4275 'select' 'qb_0_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4276 [1/1] (1.11ns)   --->   "%tmp_503_0_7 = icmp sgt i12 %F2_0_7, 23" [./imgproc.h:64]   --->   Operation 4276 'icmp' 'tmp_503_0_7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4277 [1/1] (1.26ns)   --->   "%tmp_504_0_7 = add i12 -24, %F2_0_7" [./imgproc.h:64]   --->   Operation 4277 'add' 'tmp_504_0_7' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4278 [1/1] (1.11ns)   --->   "%tmp_505_0_7 = icmp sgt i12 %tmp_504_0_7, 53" [./imgproc.h:64]   --->   Operation 4278 'icmp' 'tmp_505_0_7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4279 [1/1] (1.18ns)   --->   "%tmp_504_0_7_cast_op = sub i6 13, %tmp_339" [./imgproc.h:64]   --->   Operation 4279 'sub' 'tmp_504_0_7_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4280 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_0_7)   --->   "%tmp_340 = select i1 %tmp_505_0_7, i6 0, i6 %tmp_504_0_7_cast_op" [./imgproc.h:64]   --->   Operation 4280 'select' 'tmp_340' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4281 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_0_7)   --->   "%tmp_341 = zext i6 %tmp_340 to i54" [./imgproc.h:64]   --->   Operation 4281 'zext' 'tmp_341' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4282 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_0_7)   --->   "%tmp_342 = lshr i54 -1, %tmp_341" [./imgproc.h:64]   --->   Operation 4282 'lshr' 'tmp_342' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4283 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_0_7)   --->   "%tmp_343 = and i54 %man_V_7_0_7, %tmp_342" [./imgproc.h:64]   --->   Operation 4283 'and' 'tmp_343' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4284 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_0_7 = icmp ne i54 %tmp_343, 0" [./imgproc.h:64]   --->   Operation 4284 'icmp' 'tmp_507_0_7' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4285 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_0_7)   --->   "%r_0_7 = and i1 %tmp_503_0_7, %tmp_507_0_7" [./imgproc.h:64]   --->   Operation 4285 'and' 'r_0_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4286 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_0_7 = or i1 %tmp_333, %r_0_7" [./imgproc.h:64]   --->   Operation 4286 'or' 'p_r_i_i_i_0_7' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4287 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_0_7)   --->   "%qb_assign_1_0_7 = and i1 %p_r_i_i_i_0_7, %qb_0_7" [./imgproc.h:64]   --->   Operation 4287 'and' 'qb_assign_1_0_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4288 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_0_7)   --->   "%tmp_509_0_7 = zext i1 %qb_assign_1_0_7 to i32" [./imgproc.h:64]   --->   Operation 4288 'zext' 'tmp_509_0_7' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4289 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_0_7 = add nsw i32 %tmp_509_0_7, %p_Val2_234_0_7" [./imgproc.h:64]   --->   Operation 4289 'add' 'p_Val2_235_0_7' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4290 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp103)   --->   "%sel_tmp98 = xor i1 %tmp_485_0_7, true" [./imgproc.h:64]   --->   Operation 4290 'xor' 'sel_tmp98' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4291 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp103)   --->   "%sel_tmp99 = and i1 %tmp_490_0_7, %sel_tmp98" [./imgproc.h:64]   --->   Operation 4291 'and' 'sel_tmp99' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4292 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp103)   --->   "%sel_tmp100 = select i1 %sel_tmp99, i32 %tmp_335, i32 0" [./imgproc.h:28]   --->   Operation 4292 'select' 'sel_tmp100' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4293 [1/1] (0.46ns)   --->   "%sel_tmp139_demorgan = or i1 %tmp_485_0_7, %tmp_490_0_7" [./imgproc.h:64]   --->   Operation 4293 'or' 'sel_tmp139_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4294 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp103)   --->   "%sel_tmp101 = xor i1 %sel_tmp139_demorgan, true" [./imgproc.h:64]   --->   Operation 4294 'xor' 'sel_tmp101' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4295 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp103)   --->   "%sel_tmp102 = and i1 %tmp_487_0_7, %sel_tmp101" [./imgproc.h:64]   --->   Operation 4295 'and' 'sel_tmp102' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4296 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp103 = select i1 %sel_tmp102, i32 %p_Val2_235_0_7, i32 %sel_tmp100" [./imgproc.h:28]   --->   Operation 4296 'select' 'sel_tmp103' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4297 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_0_V_7_w)   --->   "%sel_tmp146_demorgan = or i1 %sel_tmp139_demorgan, %tmp_487_0_7" [./imgproc.h:64]   --->   Operation 4297 'or' 'sel_tmp146_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4298 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_0_V_7_w)   --->   "%sel_tmp104 = xor i1 %sel_tmp146_demorgan, true" [./imgproc.h:64]   --->   Operation 4298 'xor' 'sel_tmp104' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4299 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_0_V_7_w)   --->   "%sel_tmp105 = and i1 %icmp6, %sel_tmp104" [./imgproc.h:64]   --->   Operation 4299 'and' 'sel_tmp105' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4300 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_0_V_7_w = select i1 %sel_tmp105, i32 %tmp_498_0_7, i32 %sel_tmp103" [./imgproc.h:28]   --->   Operation 4300 'select' 'kernel_val_0_V_7_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4301 [1/1] (0.00ns)   --->   "%tmp_179 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_346)" [./imgproc.h:64]   --->   Operation 4301 'bitconcatenate' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4302 [1/1] (0.00ns)   --->   "%p_Result_280_1 = zext i53 %tmp_179 to i54" [./imgproc.h:64]   --->   Operation 4302 'zext' 'p_Result_280_1' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4303 [1/1] (1.67ns)   --->   "%man_V_4_1 = sub i54 0, %p_Result_280_1" [./imgproc.h:64]   --->   Operation 4303 'sub' 'man_V_4_1' <Predicate = (tmp_345)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4304 [1/1] (0.53ns)   --->   "%man_V_7_1 = select i1 %tmp_345, i54 %man_V_4_1, i54 %p_Result_280_1" [./imgproc.h:64]   --->   Operation 4304 'select' 'man_V_7_1' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4305 [1/1] (0.00ns)   --->   "%sh_amt_1_cast = sext i12 %sh_amt_1 to i32" [./imgproc.h:64]   --->   Operation 4305 'sext' 'sh_amt_1_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4306 [1/1] (1.11ns)   --->   "%tmp_490_1 = icmp eq i12 %F2_1, 22" [./imgproc.h:64]   --->   Operation 4306 'icmp' 'tmp_490_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4307 [1/1] (0.00ns)   --->   "%tmp_347 = trunc i54 %man_V_7_1 to i32" [./imgproc.h:64]   --->   Operation 4307 'trunc' 'tmp_347' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4308 [1/1] (1.11ns)   --->   "%tmp_492_1 = icmp ult i12 %sh_amt_1, 54" [./imgproc.h:64]   --->   Operation 4308 'icmp' 'tmp_492_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4309 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_1)   --->   "%tmp_495_1 = zext i32 %sh_amt_1_cast to i54" [./imgproc.h:64]   --->   Operation 4309 'zext' 'tmp_495_1' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4310 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_1)   --->   "%tmp_496_1 = ashr i54 %man_V_7_1, %tmp_495_1" [./imgproc.h:64]   --->   Operation 4310 'ashr' 'tmp_496_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4311 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_1)   --->   "%tmp_349 = trunc i54 %tmp_496_1 to i32" [./imgproc.h:64]   --->   Operation 4311 'trunc' 'tmp_349' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4312 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_1)   --->   "%storemerge_1 = select i1 %tmp_345, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 4312 'select' 'storemerge_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4313 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_1_V_0_w)   --->   "%tmp_498_1 = shl i32 %tmp_347, %sh_amt_1_cast" [./imgproc.h:64]   --->   Operation 4313 'shl' 'tmp_498_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4314 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_1 = select i1 %tmp_492_1, i32 %tmp_349, i32 %storemerge_1" [./imgproc.h:64]   --->   Operation 4314 'select' 'p_Val2_234_1' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4315 [1/1] (1.26ns)   --->   "%tmp_500_1 = add i12 -23, %F2_1" [./imgproc.h:64]   --->   Operation 4315 'add' 'tmp_500_1' <Predicate = (!tmp_499_1)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4316 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_1)   --->   "%tmp_500_1_cast = zext i12 %tmp_500_1 to i32" [./imgproc.h:64]   --->   Operation 4316 'zext' 'tmp_500_1_cast' <Predicate = (!tmp_499_1)> <Delay = 0.00>
ST_932 : Operation 4317 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_1)   --->   "%tmp_350 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_1, i32 %tmp_500_1_cast)" [./imgproc.h:64]   --->   Operation 4317 'bitselect' 'tmp_350' <Predicate = (!tmp_499_1)> <Delay = 0.00>
ST_932 : Operation 4318 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_1)   --->   "%qb_1 = select i1 %tmp_499_1, i1 %tmp_345, i1 %tmp_350" [./imgproc.h:64]   --->   Operation 4318 'select' 'qb_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4319 [1/1] (1.11ns)   --->   "%tmp_503_1 = icmp sgt i12 %F2_1, 23" [./imgproc.h:64]   --->   Operation 4319 'icmp' 'tmp_503_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4320 [1/1] (1.26ns)   --->   "%tmp_504_1 = add i12 -24, %F2_1" [./imgproc.h:64]   --->   Operation 4320 'add' 'tmp_504_1' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4321 [1/1] (1.11ns)   --->   "%tmp_505_1 = icmp sgt i12 %tmp_504_1, 53" [./imgproc.h:64]   --->   Operation 4321 'icmp' 'tmp_505_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4322 [1/1] (1.18ns)   --->   "%tmp_504_1_cast_op = sub i6 13, %tmp_351" [./imgproc.h:64]   --->   Operation 4322 'sub' 'tmp_504_1_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4323 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_1)   --->   "%tmp_352 = select i1 %tmp_505_1, i6 0, i6 %tmp_504_1_cast_op" [./imgproc.h:64]   --->   Operation 4323 'select' 'tmp_352' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4324 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_1)   --->   "%tmp_353 = zext i6 %tmp_352 to i54" [./imgproc.h:64]   --->   Operation 4324 'zext' 'tmp_353' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4325 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_1)   --->   "%tmp_354 = lshr i54 -1, %tmp_353" [./imgproc.h:64]   --->   Operation 4325 'lshr' 'tmp_354' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4326 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_1)   --->   "%tmp_355 = and i54 %man_V_7_1, %tmp_354" [./imgproc.h:64]   --->   Operation 4326 'and' 'tmp_355' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4327 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_1 = icmp ne i54 %tmp_355, 0" [./imgproc.h:64]   --->   Operation 4327 'icmp' 'tmp_507_1' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4328 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_1)   --->   "%r_1 = and i1 %tmp_503_1, %tmp_507_1" [./imgproc.h:64]   --->   Operation 4328 'and' 'r_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4329 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_1 = or i1 %tmp_345, %r_1" [./imgproc.h:64]   --->   Operation 4329 'or' 'p_r_i_i_i_1' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4330 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_1)   --->   "%qb_assign_1_1 = and i1 %p_r_i_i_i_1, %qb_1" [./imgproc.h:64]   --->   Operation 4330 'and' 'qb_assign_1_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4331 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_1)   --->   "%tmp_509_1 = zext i1 %qb_assign_1_1 to i32" [./imgproc.h:64]   --->   Operation 4331 'zext' 'tmp_509_1' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4332 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_1 = add nsw i32 %tmp_509_1, %p_Val2_234_1" [./imgproc.h:64]   --->   Operation 4332 'add' 'p_Val2_235_1' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4333 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp111)   --->   "%sel_tmp106 = xor i1 %tmp_485_1, true" [./imgproc.h:64]   --->   Operation 4333 'xor' 'sel_tmp106' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4334 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp111)   --->   "%sel_tmp107 = and i1 %tmp_490_1, %sel_tmp106" [./imgproc.h:64]   --->   Operation 4334 'and' 'sel_tmp107' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4335 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp111)   --->   "%sel_tmp108 = select i1 %sel_tmp107, i32 %tmp_347, i32 0" [./imgproc.h:28]   --->   Operation 4335 'select' 'sel_tmp108' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4336 [1/1] (0.46ns)   --->   "%sel_tmp291_demorgan = or i1 %tmp_485_1, %tmp_490_1" [./imgproc.h:64]   --->   Operation 4336 'or' 'sel_tmp291_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4337 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp111)   --->   "%sel_tmp109 = xor i1 %sel_tmp291_demorgan, true" [./imgproc.h:64]   --->   Operation 4337 'xor' 'sel_tmp109' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4338 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp111)   --->   "%sel_tmp110 = and i1 %tmp_487_1, %sel_tmp109" [./imgproc.h:64]   --->   Operation 4338 'and' 'sel_tmp110' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4339 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp111 = select i1 %sel_tmp110, i32 %p_Val2_235_1, i32 %sel_tmp108" [./imgproc.h:28]   --->   Operation 4339 'select' 'sel_tmp111' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4340 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_1_V_0_w)   --->   "%sel_tmp298_demorgan = or i1 %sel_tmp291_demorgan, %tmp_487_1" [./imgproc.h:64]   --->   Operation 4340 'or' 'sel_tmp298_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4341 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_1_V_0_w)   --->   "%sel_tmp112 = xor i1 %sel_tmp298_demorgan, true" [./imgproc.h:64]   --->   Operation 4341 'xor' 'sel_tmp112' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4342 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_1_V_0_w)   --->   "%sel_tmp113 = and i1 %icmp7, %sel_tmp112" [./imgproc.h:64]   --->   Operation 4342 'and' 'sel_tmp113' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4343 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_1_V_0_w = select i1 %sel_tmp113, i32 %tmp_498_1, i32 %sel_tmp111" [./imgproc.h:28]   --->   Operation 4343 'select' 'kernel_val_1_V_0_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4344 [1/1] (0.00ns)   --->   "%tmp_180 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_358)" [./imgproc.h:64]   --->   Operation 4344 'bitconcatenate' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4345 [1/1] (0.00ns)   --->   "%p_Result_280_1_1 = zext i53 %tmp_180 to i54" [./imgproc.h:64]   --->   Operation 4345 'zext' 'p_Result_280_1_1' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4346 [1/1] (1.67ns)   --->   "%man_V_4_1_1 = sub i54 0, %p_Result_280_1_1" [./imgproc.h:64]   --->   Operation 4346 'sub' 'man_V_4_1_1' <Predicate = (tmp_357)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4347 [1/1] (0.53ns)   --->   "%man_V_7_1_1 = select i1 %tmp_357, i54 %man_V_4_1_1, i54 %p_Result_280_1_1" [./imgproc.h:64]   --->   Operation 4347 'select' 'man_V_7_1_1' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4348 [1/1] (0.00ns)   --->   "%sh_amt_1_1_cast = sext i12 %sh_amt_1_1 to i32" [./imgproc.h:64]   --->   Operation 4348 'sext' 'sh_amt_1_1_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4349 [1/1] (1.11ns)   --->   "%tmp_490_1_1 = icmp eq i12 %F2_1_1, 22" [./imgproc.h:64]   --->   Operation 4349 'icmp' 'tmp_490_1_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4350 [1/1] (0.00ns)   --->   "%tmp_359 = trunc i54 %man_V_7_1_1 to i32" [./imgproc.h:64]   --->   Operation 4350 'trunc' 'tmp_359' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4351 [1/1] (1.11ns)   --->   "%tmp_492_1_1 = icmp ult i12 %sh_amt_1_1, 54" [./imgproc.h:64]   --->   Operation 4351 'icmp' 'tmp_492_1_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4352 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_1_1)   --->   "%tmp_495_1_1 = zext i32 %sh_amt_1_1_cast to i54" [./imgproc.h:64]   --->   Operation 4352 'zext' 'tmp_495_1_1' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4353 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_1_1)   --->   "%tmp_496_1_1 = ashr i54 %man_V_7_1_1, %tmp_495_1_1" [./imgproc.h:64]   --->   Operation 4353 'ashr' 'tmp_496_1_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4354 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_1_1)   --->   "%tmp_361 = trunc i54 %tmp_496_1_1 to i32" [./imgproc.h:64]   --->   Operation 4354 'trunc' 'tmp_361' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4355 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_1_1)   --->   "%storemerge_1_1 = select i1 %tmp_357, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 4355 'select' 'storemerge_1_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4356 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_1_V_1_w)   --->   "%tmp_498_1_1 = shl i32 %tmp_359, %sh_amt_1_1_cast" [./imgproc.h:64]   --->   Operation 4356 'shl' 'tmp_498_1_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4357 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_1_1 = select i1 %tmp_492_1_1, i32 %tmp_361, i32 %storemerge_1_1" [./imgproc.h:64]   --->   Operation 4357 'select' 'p_Val2_234_1_1' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4358 [1/1] (1.26ns)   --->   "%tmp_500_1_1 = add i12 -23, %F2_1_1" [./imgproc.h:64]   --->   Operation 4358 'add' 'tmp_500_1_1' <Predicate = (!tmp_499_1_1)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4359 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_1_1)   --->   "%tmp_500_1_1_cast = zext i12 %tmp_500_1_1 to i32" [./imgproc.h:64]   --->   Operation 4359 'zext' 'tmp_500_1_1_cast' <Predicate = (!tmp_499_1_1)> <Delay = 0.00>
ST_932 : Operation 4360 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_1_1)   --->   "%tmp_362 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_1_1, i32 %tmp_500_1_1_cast)" [./imgproc.h:64]   --->   Operation 4360 'bitselect' 'tmp_362' <Predicate = (!tmp_499_1_1)> <Delay = 0.00>
ST_932 : Operation 4361 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_1_1)   --->   "%qb_1_1 = select i1 %tmp_499_1_1, i1 %tmp_357, i1 %tmp_362" [./imgproc.h:64]   --->   Operation 4361 'select' 'qb_1_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4362 [1/1] (1.11ns)   --->   "%tmp_503_1_1 = icmp sgt i12 %F2_1_1, 23" [./imgproc.h:64]   --->   Operation 4362 'icmp' 'tmp_503_1_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4363 [1/1] (1.26ns)   --->   "%tmp_504_1_1 = add i12 -24, %F2_1_1" [./imgproc.h:64]   --->   Operation 4363 'add' 'tmp_504_1_1' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4364 [1/1] (1.11ns)   --->   "%tmp_505_1_1 = icmp sgt i12 %tmp_504_1_1, 53" [./imgproc.h:64]   --->   Operation 4364 'icmp' 'tmp_505_1_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4365 [1/1] (1.18ns)   --->   "%tmp_504_1_1_cast_op = sub i6 13, %tmp_363" [./imgproc.h:64]   --->   Operation 4365 'sub' 'tmp_504_1_1_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4366 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_1_1)   --->   "%tmp_364 = select i1 %tmp_505_1_1, i6 0, i6 %tmp_504_1_1_cast_op" [./imgproc.h:64]   --->   Operation 4366 'select' 'tmp_364' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4367 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_1_1)   --->   "%tmp_365 = zext i6 %tmp_364 to i54" [./imgproc.h:64]   --->   Operation 4367 'zext' 'tmp_365' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4368 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_1_1)   --->   "%tmp_366 = lshr i54 -1, %tmp_365" [./imgproc.h:64]   --->   Operation 4368 'lshr' 'tmp_366' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4369 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_1_1)   --->   "%tmp_367 = and i54 %man_V_7_1_1, %tmp_366" [./imgproc.h:64]   --->   Operation 4369 'and' 'tmp_367' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4370 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_1_1 = icmp ne i54 %tmp_367, 0" [./imgproc.h:64]   --->   Operation 4370 'icmp' 'tmp_507_1_1' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4371 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_1_1)   --->   "%r_1_1 = and i1 %tmp_503_1_1, %tmp_507_1_1" [./imgproc.h:64]   --->   Operation 4371 'and' 'r_1_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4372 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_1_1 = or i1 %tmp_357, %r_1_1" [./imgproc.h:64]   --->   Operation 4372 'or' 'p_r_i_i_i_1_1' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4373 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_1_1)   --->   "%qb_assign_1_1_1 = and i1 %p_r_i_i_i_1_1, %qb_1_1" [./imgproc.h:64]   --->   Operation 4373 'and' 'qb_assign_1_1_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4374 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_1_1)   --->   "%tmp_509_1_1 = zext i1 %qb_assign_1_1_1 to i32" [./imgproc.h:64]   --->   Operation 4374 'zext' 'tmp_509_1_1' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4375 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_1_1 = add nsw i32 %tmp_509_1_1, %p_Val2_234_1_1" [./imgproc.h:64]   --->   Operation 4375 'add' 'p_Val2_235_1_1' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4376 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp119)   --->   "%sel_tmp114 = xor i1 %tmp_485_1_1, true" [./imgproc.h:64]   --->   Operation 4376 'xor' 'sel_tmp114' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4377 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp119)   --->   "%sel_tmp115 = and i1 %tmp_490_1_1, %sel_tmp114" [./imgproc.h:64]   --->   Operation 4377 'and' 'sel_tmp115' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4378 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp119)   --->   "%sel_tmp116 = select i1 %sel_tmp115, i32 %tmp_359, i32 0" [./imgproc.h:28]   --->   Operation 4378 'select' 'sel_tmp116' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4379 [1/1] (0.46ns)   --->   "%sel_tmp310_demorgan = or i1 %tmp_485_1_1, %tmp_490_1_1" [./imgproc.h:64]   --->   Operation 4379 'or' 'sel_tmp310_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4380 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp119)   --->   "%sel_tmp117 = xor i1 %sel_tmp310_demorgan, true" [./imgproc.h:64]   --->   Operation 4380 'xor' 'sel_tmp117' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4381 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp119)   --->   "%sel_tmp118 = and i1 %tmp_487_1_1, %sel_tmp117" [./imgproc.h:64]   --->   Operation 4381 'and' 'sel_tmp118' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4382 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp119 = select i1 %sel_tmp118, i32 %p_Val2_235_1_1, i32 %sel_tmp116" [./imgproc.h:28]   --->   Operation 4382 'select' 'sel_tmp119' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4383 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_1_V_1_w)   --->   "%sel_tmp317_demorgan = or i1 %sel_tmp310_demorgan, %tmp_487_1_1" [./imgproc.h:64]   --->   Operation 4383 'or' 'sel_tmp317_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4384 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_1_V_1_w)   --->   "%sel_tmp120 = xor i1 %sel_tmp317_demorgan, true" [./imgproc.h:64]   --->   Operation 4384 'xor' 'sel_tmp120' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4385 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_1_V_1_w)   --->   "%sel_tmp121 = and i1 %icmp9, %sel_tmp120" [./imgproc.h:64]   --->   Operation 4385 'and' 'sel_tmp121' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4386 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_1_V_1_w = select i1 %sel_tmp121, i32 %tmp_498_1_1, i32 %sel_tmp119" [./imgproc.h:28]   --->   Operation 4386 'select' 'kernel_val_1_V_1_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4387 [1/1] (0.00ns)   --->   "%tmp_181 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_370)" [./imgproc.h:64]   --->   Operation 4387 'bitconcatenate' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4388 [1/1] (0.00ns)   --->   "%p_Result_280_1_2 = zext i53 %tmp_181 to i54" [./imgproc.h:64]   --->   Operation 4388 'zext' 'p_Result_280_1_2' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4389 [1/1] (1.67ns)   --->   "%man_V_4_1_2 = sub i54 0, %p_Result_280_1_2" [./imgproc.h:64]   --->   Operation 4389 'sub' 'man_V_4_1_2' <Predicate = (tmp_369)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4390 [1/1] (0.53ns)   --->   "%man_V_7_1_2 = select i1 %tmp_369, i54 %man_V_4_1_2, i54 %p_Result_280_1_2" [./imgproc.h:64]   --->   Operation 4390 'select' 'man_V_7_1_2' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4391 [1/1] (0.00ns)   --->   "%sh_amt_1_2_cast = sext i12 %sh_amt_1_2 to i32" [./imgproc.h:64]   --->   Operation 4391 'sext' 'sh_amt_1_2_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4392 [1/1] (1.11ns)   --->   "%tmp_490_1_2 = icmp eq i12 %F2_1_2, 22" [./imgproc.h:64]   --->   Operation 4392 'icmp' 'tmp_490_1_2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4393 [1/1] (0.00ns)   --->   "%tmp_371 = trunc i54 %man_V_7_1_2 to i32" [./imgproc.h:64]   --->   Operation 4393 'trunc' 'tmp_371' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4394 [1/1] (1.11ns)   --->   "%tmp_492_1_2 = icmp ult i12 %sh_amt_1_2, 54" [./imgproc.h:64]   --->   Operation 4394 'icmp' 'tmp_492_1_2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4395 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_1_2)   --->   "%tmp_495_1_2 = zext i32 %sh_amt_1_2_cast to i54" [./imgproc.h:64]   --->   Operation 4395 'zext' 'tmp_495_1_2' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4396 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_1_2)   --->   "%tmp_496_1_2 = ashr i54 %man_V_7_1_2, %tmp_495_1_2" [./imgproc.h:64]   --->   Operation 4396 'ashr' 'tmp_496_1_2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4397 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_1_2)   --->   "%tmp_373 = trunc i54 %tmp_496_1_2 to i32" [./imgproc.h:64]   --->   Operation 4397 'trunc' 'tmp_373' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4398 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_1_2)   --->   "%storemerge_1_2 = select i1 %tmp_369, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 4398 'select' 'storemerge_1_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4399 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_1_V_2_w)   --->   "%tmp_498_1_2 = shl i32 %tmp_371, %sh_amt_1_2_cast" [./imgproc.h:64]   --->   Operation 4399 'shl' 'tmp_498_1_2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4400 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_1_2 = select i1 %tmp_492_1_2, i32 %tmp_373, i32 %storemerge_1_2" [./imgproc.h:64]   --->   Operation 4400 'select' 'p_Val2_234_1_2' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4401 [1/1] (1.26ns)   --->   "%tmp_500_1_2 = add i12 -23, %F2_1_2" [./imgproc.h:64]   --->   Operation 4401 'add' 'tmp_500_1_2' <Predicate = (!tmp_499_1_2)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4402 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_1_2)   --->   "%tmp_500_1_2_cast = zext i12 %tmp_500_1_2 to i32" [./imgproc.h:64]   --->   Operation 4402 'zext' 'tmp_500_1_2_cast' <Predicate = (!tmp_499_1_2)> <Delay = 0.00>
ST_932 : Operation 4403 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_1_2)   --->   "%tmp_374 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_1_2, i32 %tmp_500_1_2_cast)" [./imgproc.h:64]   --->   Operation 4403 'bitselect' 'tmp_374' <Predicate = (!tmp_499_1_2)> <Delay = 0.00>
ST_932 : Operation 4404 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_1_2)   --->   "%qb_1_2 = select i1 %tmp_499_1_2, i1 %tmp_369, i1 %tmp_374" [./imgproc.h:64]   --->   Operation 4404 'select' 'qb_1_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4405 [1/1] (1.11ns)   --->   "%tmp_503_1_2 = icmp sgt i12 %F2_1_2, 23" [./imgproc.h:64]   --->   Operation 4405 'icmp' 'tmp_503_1_2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4406 [1/1] (1.26ns)   --->   "%tmp_504_1_2 = add i12 -24, %F2_1_2" [./imgproc.h:64]   --->   Operation 4406 'add' 'tmp_504_1_2' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4407 [1/1] (1.11ns)   --->   "%tmp_505_1_2 = icmp sgt i12 %tmp_504_1_2, 53" [./imgproc.h:64]   --->   Operation 4407 'icmp' 'tmp_505_1_2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4408 [1/1] (1.18ns)   --->   "%tmp_504_1_2_cast_op = sub i6 13, %tmp_375" [./imgproc.h:64]   --->   Operation 4408 'sub' 'tmp_504_1_2_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4409 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_1_2)   --->   "%tmp_376 = select i1 %tmp_505_1_2, i6 0, i6 %tmp_504_1_2_cast_op" [./imgproc.h:64]   --->   Operation 4409 'select' 'tmp_376' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4410 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_1_2)   --->   "%tmp_377 = zext i6 %tmp_376 to i54" [./imgproc.h:64]   --->   Operation 4410 'zext' 'tmp_377' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4411 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_1_2)   --->   "%tmp_378 = lshr i54 -1, %tmp_377" [./imgproc.h:64]   --->   Operation 4411 'lshr' 'tmp_378' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4412 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_1_2)   --->   "%tmp_379 = and i54 %man_V_7_1_2, %tmp_378" [./imgproc.h:64]   --->   Operation 4412 'and' 'tmp_379' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4413 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_1_2 = icmp ne i54 %tmp_379, 0" [./imgproc.h:64]   --->   Operation 4413 'icmp' 'tmp_507_1_2' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4414 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_1_2)   --->   "%r_1_2 = and i1 %tmp_503_1_2, %tmp_507_1_2" [./imgproc.h:64]   --->   Operation 4414 'and' 'r_1_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4415 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_1_2 = or i1 %tmp_369, %r_1_2" [./imgproc.h:64]   --->   Operation 4415 'or' 'p_r_i_i_i_1_2' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4416 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_1_2)   --->   "%qb_assign_1_1_2 = and i1 %p_r_i_i_i_1_2, %qb_1_2" [./imgproc.h:64]   --->   Operation 4416 'and' 'qb_assign_1_1_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4417 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_1_2)   --->   "%tmp_509_1_2 = zext i1 %qb_assign_1_1_2 to i32" [./imgproc.h:64]   --->   Operation 4417 'zext' 'tmp_509_1_2' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4418 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_1_2 = add nsw i32 %tmp_509_1_2, %p_Val2_234_1_2" [./imgproc.h:64]   --->   Operation 4418 'add' 'p_Val2_235_1_2' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4419 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp127)   --->   "%sel_tmp122 = xor i1 %tmp_485_1_2, true" [./imgproc.h:64]   --->   Operation 4419 'xor' 'sel_tmp122' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4420 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp127)   --->   "%sel_tmp123 = and i1 %tmp_490_1_2, %sel_tmp122" [./imgproc.h:64]   --->   Operation 4420 'and' 'sel_tmp123' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4421 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp127)   --->   "%sel_tmp124 = select i1 %sel_tmp123, i32 %tmp_371, i32 0" [./imgproc.h:28]   --->   Operation 4421 'select' 'sel_tmp124' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4422 [1/1] (0.46ns)   --->   "%sel_tmp329_demorgan = or i1 %tmp_485_1_2, %tmp_490_1_2" [./imgproc.h:64]   --->   Operation 4422 'or' 'sel_tmp329_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4423 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp127)   --->   "%sel_tmp125 = xor i1 %sel_tmp329_demorgan, true" [./imgproc.h:64]   --->   Operation 4423 'xor' 'sel_tmp125' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4424 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp127)   --->   "%sel_tmp126 = and i1 %tmp_487_1_2, %sel_tmp125" [./imgproc.h:64]   --->   Operation 4424 'and' 'sel_tmp126' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4425 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp127 = select i1 %sel_tmp126, i32 %p_Val2_235_1_2, i32 %sel_tmp124" [./imgproc.h:28]   --->   Operation 4425 'select' 'sel_tmp127' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4426 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_1_V_2_w)   --->   "%sel_tmp336_demorgan = or i1 %sel_tmp329_demorgan, %tmp_487_1_2" [./imgproc.h:64]   --->   Operation 4426 'or' 'sel_tmp336_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4427 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_1_V_2_w)   --->   "%sel_tmp128 = xor i1 %sel_tmp336_demorgan, true" [./imgproc.h:64]   --->   Operation 4427 'xor' 'sel_tmp128' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4428 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_1_V_2_w)   --->   "%sel_tmp129 = and i1 %icmp10, %sel_tmp128" [./imgproc.h:64]   --->   Operation 4428 'and' 'sel_tmp129' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4429 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_1_V_2_w = select i1 %sel_tmp129, i32 %tmp_498_1_2, i32 %sel_tmp127" [./imgproc.h:28]   --->   Operation 4429 'select' 'kernel_val_1_V_2_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4430 [1/1] (0.00ns)   --->   "%tmp_182 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_382)" [./imgproc.h:64]   --->   Operation 4430 'bitconcatenate' 'tmp_182' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4431 [1/1] (0.00ns)   --->   "%p_Result_280_1_3 = zext i53 %tmp_182 to i54" [./imgproc.h:64]   --->   Operation 4431 'zext' 'p_Result_280_1_3' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4432 [1/1] (1.67ns)   --->   "%man_V_4_1_3 = sub i54 0, %p_Result_280_1_3" [./imgproc.h:64]   --->   Operation 4432 'sub' 'man_V_4_1_3' <Predicate = (tmp_381)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4433 [1/1] (0.53ns)   --->   "%man_V_7_1_3 = select i1 %tmp_381, i54 %man_V_4_1_3, i54 %p_Result_280_1_3" [./imgproc.h:64]   --->   Operation 4433 'select' 'man_V_7_1_3' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4434 [1/1] (0.00ns)   --->   "%sh_amt_1_3_cast = sext i12 %sh_amt_1_3 to i32" [./imgproc.h:64]   --->   Operation 4434 'sext' 'sh_amt_1_3_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4435 [1/1] (1.11ns)   --->   "%tmp_490_1_3 = icmp eq i12 %F2_1_3, 22" [./imgproc.h:64]   --->   Operation 4435 'icmp' 'tmp_490_1_3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4436 [1/1] (0.00ns)   --->   "%tmp_383 = trunc i54 %man_V_7_1_3 to i32" [./imgproc.h:64]   --->   Operation 4436 'trunc' 'tmp_383' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4437 [1/1] (1.11ns)   --->   "%tmp_492_1_3 = icmp ult i12 %sh_amt_1_3, 54" [./imgproc.h:64]   --->   Operation 4437 'icmp' 'tmp_492_1_3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4438 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_1_3)   --->   "%tmp_495_1_3 = zext i32 %sh_amt_1_3_cast to i54" [./imgproc.h:64]   --->   Operation 4438 'zext' 'tmp_495_1_3' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4439 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_1_3)   --->   "%tmp_496_1_3 = ashr i54 %man_V_7_1_3, %tmp_495_1_3" [./imgproc.h:64]   --->   Operation 4439 'ashr' 'tmp_496_1_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4440 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_1_3)   --->   "%tmp_385 = trunc i54 %tmp_496_1_3 to i32" [./imgproc.h:64]   --->   Operation 4440 'trunc' 'tmp_385' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4441 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_1_3)   --->   "%storemerge_1_3 = select i1 %tmp_381, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 4441 'select' 'storemerge_1_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4442 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_1_V_3_w)   --->   "%tmp_498_1_3 = shl i32 %tmp_383, %sh_amt_1_3_cast" [./imgproc.h:64]   --->   Operation 4442 'shl' 'tmp_498_1_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4443 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_1_3 = select i1 %tmp_492_1_3, i32 %tmp_385, i32 %storemerge_1_3" [./imgproc.h:64]   --->   Operation 4443 'select' 'p_Val2_234_1_3' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4444 [1/1] (1.26ns)   --->   "%tmp_500_1_3 = add i12 -23, %F2_1_3" [./imgproc.h:64]   --->   Operation 4444 'add' 'tmp_500_1_3' <Predicate = (!tmp_499_1_3)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4445 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_1_3)   --->   "%tmp_500_1_3_cast = zext i12 %tmp_500_1_3 to i32" [./imgproc.h:64]   --->   Operation 4445 'zext' 'tmp_500_1_3_cast' <Predicate = (!tmp_499_1_3)> <Delay = 0.00>
ST_932 : Operation 4446 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_1_3)   --->   "%tmp_386 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_1_3, i32 %tmp_500_1_3_cast)" [./imgproc.h:64]   --->   Operation 4446 'bitselect' 'tmp_386' <Predicate = (!tmp_499_1_3)> <Delay = 0.00>
ST_932 : Operation 4447 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_1_3)   --->   "%qb_1_3 = select i1 %tmp_499_1_3, i1 %tmp_381, i1 %tmp_386" [./imgproc.h:64]   --->   Operation 4447 'select' 'qb_1_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4448 [1/1] (1.11ns)   --->   "%tmp_503_1_3 = icmp sgt i12 %F2_1_3, 23" [./imgproc.h:64]   --->   Operation 4448 'icmp' 'tmp_503_1_3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4449 [1/1] (1.26ns)   --->   "%tmp_504_1_3 = add i12 -24, %F2_1_3" [./imgproc.h:64]   --->   Operation 4449 'add' 'tmp_504_1_3' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4450 [1/1] (1.11ns)   --->   "%tmp_505_1_3 = icmp sgt i12 %tmp_504_1_3, 53" [./imgproc.h:64]   --->   Operation 4450 'icmp' 'tmp_505_1_3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4451 [1/1] (1.18ns)   --->   "%tmp_504_1_3_cast_op = sub i6 13, %tmp_387" [./imgproc.h:64]   --->   Operation 4451 'sub' 'tmp_504_1_3_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4452 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_1_3)   --->   "%tmp_388 = select i1 %tmp_505_1_3, i6 0, i6 %tmp_504_1_3_cast_op" [./imgproc.h:64]   --->   Operation 4452 'select' 'tmp_388' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4453 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_1_3)   --->   "%tmp_389 = zext i6 %tmp_388 to i54" [./imgproc.h:64]   --->   Operation 4453 'zext' 'tmp_389' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4454 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_1_3)   --->   "%tmp_390 = lshr i54 -1, %tmp_389" [./imgproc.h:64]   --->   Operation 4454 'lshr' 'tmp_390' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4455 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_1_3)   --->   "%tmp_391 = and i54 %man_V_7_1_3, %tmp_390" [./imgproc.h:64]   --->   Operation 4455 'and' 'tmp_391' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4456 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_1_3 = icmp ne i54 %tmp_391, 0" [./imgproc.h:64]   --->   Operation 4456 'icmp' 'tmp_507_1_3' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4457 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_1_3)   --->   "%r_1_3 = and i1 %tmp_503_1_3, %tmp_507_1_3" [./imgproc.h:64]   --->   Operation 4457 'and' 'r_1_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4458 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_1_3 = or i1 %tmp_381, %r_1_3" [./imgproc.h:64]   --->   Operation 4458 'or' 'p_r_i_i_i_1_3' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4459 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_1_3)   --->   "%qb_assign_1_1_3 = and i1 %p_r_i_i_i_1_3, %qb_1_3" [./imgproc.h:64]   --->   Operation 4459 'and' 'qb_assign_1_1_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4460 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_1_3)   --->   "%tmp_509_1_3 = zext i1 %qb_assign_1_1_3 to i32" [./imgproc.h:64]   --->   Operation 4460 'zext' 'tmp_509_1_3' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4461 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_1_3 = add nsw i32 %tmp_509_1_3, %p_Val2_234_1_3" [./imgproc.h:64]   --->   Operation 4461 'add' 'p_Val2_235_1_3' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4462 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp135)   --->   "%sel_tmp130 = xor i1 %tmp_485_1_3, true" [./imgproc.h:64]   --->   Operation 4462 'xor' 'sel_tmp130' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4463 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp135)   --->   "%sel_tmp131 = and i1 %tmp_490_1_3, %sel_tmp130" [./imgproc.h:64]   --->   Operation 4463 'and' 'sel_tmp131' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4464 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp135)   --->   "%sel_tmp132 = select i1 %sel_tmp131, i32 %tmp_383, i32 0" [./imgproc.h:28]   --->   Operation 4464 'select' 'sel_tmp132' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4465 [1/1] (0.46ns)   --->   "%sel_tmp348_demorgan = or i1 %tmp_485_1_3, %tmp_490_1_3" [./imgproc.h:64]   --->   Operation 4465 'or' 'sel_tmp348_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4466 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp135)   --->   "%sel_tmp133 = xor i1 %sel_tmp348_demorgan, true" [./imgproc.h:64]   --->   Operation 4466 'xor' 'sel_tmp133' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4467 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp135)   --->   "%sel_tmp134 = and i1 %tmp_487_1_3, %sel_tmp133" [./imgproc.h:64]   --->   Operation 4467 'and' 'sel_tmp134' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4468 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp135 = select i1 %sel_tmp134, i32 %p_Val2_235_1_3, i32 %sel_tmp132" [./imgproc.h:28]   --->   Operation 4468 'select' 'sel_tmp135' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4469 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_1_V_3_w)   --->   "%sel_tmp355_demorgan = or i1 %sel_tmp348_demorgan, %tmp_487_1_3" [./imgproc.h:64]   --->   Operation 4469 'or' 'sel_tmp355_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4470 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_1_V_3_w)   --->   "%sel_tmp136 = xor i1 %sel_tmp355_demorgan, true" [./imgproc.h:64]   --->   Operation 4470 'xor' 'sel_tmp136' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4471 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_1_V_3_w)   --->   "%sel_tmp137 = and i1 %icmp11, %sel_tmp136" [./imgproc.h:64]   --->   Operation 4471 'and' 'sel_tmp137' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4472 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_1_V_3_w = select i1 %sel_tmp137, i32 %tmp_498_1_3, i32 %sel_tmp135" [./imgproc.h:28]   --->   Operation 4472 'select' 'kernel_val_1_V_3_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4473 [1/1] (0.00ns)   --->   "%tmp_183 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_394)" [./imgproc.h:64]   --->   Operation 4473 'bitconcatenate' 'tmp_183' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4474 [1/1] (0.00ns)   --->   "%p_Result_280_1_4 = zext i53 %tmp_183 to i54" [./imgproc.h:64]   --->   Operation 4474 'zext' 'p_Result_280_1_4' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4475 [1/1] (1.67ns)   --->   "%man_V_4_1_4 = sub i54 0, %p_Result_280_1_4" [./imgproc.h:64]   --->   Operation 4475 'sub' 'man_V_4_1_4' <Predicate = (tmp_393)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4476 [1/1] (0.53ns)   --->   "%man_V_7_1_4 = select i1 %tmp_393, i54 %man_V_4_1_4, i54 %p_Result_280_1_4" [./imgproc.h:64]   --->   Operation 4476 'select' 'man_V_7_1_4' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4477 [1/1] (0.00ns)   --->   "%sh_amt_1_4_cast = sext i12 %sh_amt_1_4 to i32" [./imgproc.h:64]   --->   Operation 4477 'sext' 'sh_amt_1_4_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4478 [1/1] (1.11ns)   --->   "%tmp_490_1_4 = icmp eq i12 %F2_1_4, 22" [./imgproc.h:64]   --->   Operation 4478 'icmp' 'tmp_490_1_4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4479 [1/1] (0.00ns)   --->   "%tmp_395 = trunc i54 %man_V_7_1_4 to i32" [./imgproc.h:64]   --->   Operation 4479 'trunc' 'tmp_395' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4480 [1/1] (1.11ns)   --->   "%tmp_492_1_4 = icmp ult i12 %sh_amt_1_4, 54" [./imgproc.h:64]   --->   Operation 4480 'icmp' 'tmp_492_1_4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4481 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_1_4)   --->   "%tmp_495_1_4 = zext i32 %sh_amt_1_4_cast to i54" [./imgproc.h:64]   --->   Operation 4481 'zext' 'tmp_495_1_4' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4482 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_1_4)   --->   "%tmp_496_1_4 = ashr i54 %man_V_7_1_4, %tmp_495_1_4" [./imgproc.h:64]   --->   Operation 4482 'ashr' 'tmp_496_1_4' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4483 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_1_4)   --->   "%tmp_397 = trunc i54 %tmp_496_1_4 to i32" [./imgproc.h:64]   --->   Operation 4483 'trunc' 'tmp_397' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4484 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_1_4)   --->   "%storemerge_1_4 = select i1 %tmp_393, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 4484 'select' 'storemerge_1_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4485 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_1_V_4_w)   --->   "%tmp_498_1_4 = shl i32 %tmp_395, %sh_amt_1_4_cast" [./imgproc.h:64]   --->   Operation 4485 'shl' 'tmp_498_1_4' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4486 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_1_4 = select i1 %tmp_492_1_4, i32 %tmp_397, i32 %storemerge_1_4" [./imgproc.h:64]   --->   Operation 4486 'select' 'p_Val2_234_1_4' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4487 [1/1] (1.26ns)   --->   "%tmp_500_1_4 = add i12 -23, %F2_1_4" [./imgproc.h:64]   --->   Operation 4487 'add' 'tmp_500_1_4' <Predicate = (!tmp_499_1_4)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4488 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_1_4)   --->   "%tmp_500_1_4_cast = zext i12 %tmp_500_1_4 to i32" [./imgproc.h:64]   --->   Operation 4488 'zext' 'tmp_500_1_4_cast' <Predicate = (!tmp_499_1_4)> <Delay = 0.00>
ST_932 : Operation 4489 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_1_4)   --->   "%tmp_398 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_1_4, i32 %tmp_500_1_4_cast)" [./imgproc.h:64]   --->   Operation 4489 'bitselect' 'tmp_398' <Predicate = (!tmp_499_1_4)> <Delay = 0.00>
ST_932 : Operation 4490 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_1_4)   --->   "%qb_1_4 = select i1 %tmp_499_1_4, i1 %tmp_393, i1 %tmp_398" [./imgproc.h:64]   --->   Operation 4490 'select' 'qb_1_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4491 [1/1] (1.11ns)   --->   "%tmp_503_1_4 = icmp sgt i12 %F2_1_4, 23" [./imgproc.h:64]   --->   Operation 4491 'icmp' 'tmp_503_1_4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4492 [1/1] (1.26ns)   --->   "%tmp_504_1_4 = add i12 -24, %F2_1_4" [./imgproc.h:64]   --->   Operation 4492 'add' 'tmp_504_1_4' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4493 [1/1] (1.11ns)   --->   "%tmp_505_1_4 = icmp sgt i12 %tmp_504_1_4, 53" [./imgproc.h:64]   --->   Operation 4493 'icmp' 'tmp_505_1_4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4494 [1/1] (1.18ns)   --->   "%tmp_504_1_4_cast_op = sub i6 13, %tmp_399" [./imgproc.h:64]   --->   Operation 4494 'sub' 'tmp_504_1_4_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4495 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_1_4)   --->   "%tmp_400 = select i1 %tmp_505_1_4, i6 0, i6 %tmp_504_1_4_cast_op" [./imgproc.h:64]   --->   Operation 4495 'select' 'tmp_400' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4496 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_1_4)   --->   "%tmp_401 = zext i6 %tmp_400 to i54" [./imgproc.h:64]   --->   Operation 4496 'zext' 'tmp_401' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4497 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_1_4)   --->   "%tmp_402 = lshr i54 -1, %tmp_401" [./imgproc.h:64]   --->   Operation 4497 'lshr' 'tmp_402' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4498 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_1_4)   --->   "%tmp_403 = and i54 %man_V_7_1_4, %tmp_402" [./imgproc.h:64]   --->   Operation 4498 'and' 'tmp_403' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4499 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_1_4 = icmp ne i54 %tmp_403, 0" [./imgproc.h:64]   --->   Operation 4499 'icmp' 'tmp_507_1_4' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4500 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_1_4)   --->   "%r_1_4 = and i1 %tmp_503_1_4, %tmp_507_1_4" [./imgproc.h:64]   --->   Operation 4500 'and' 'r_1_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4501 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_1_4 = or i1 %tmp_393, %r_1_4" [./imgproc.h:64]   --->   Operation 4501 'or' 'p_r_i_i_i_1_4' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4502 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_1_4)   --->   "%qb_assign_1_1_4 = and i1 %p_r_i_i_i_1_4, %qb_1_4" [./imgproc.h:64]   --->   Operation 4502 'and' 'qb_assign_1_1_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4503 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_1_4)   --->   "%tmp_509_1_4 = zext i1 %qb_assign_1_1_4 to i32" [./imgproc.h:64]   --->   Operation 4503 'zext' 'tmp_509_1_4' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4504 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_1_4 = add nsw i32 %tmp_509_1_4, %p_Val2_234_1_4" [./imgproc.h:64]   --->   Operation 4504 'add' 'p_Val2_235_1_4' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4505 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp143)   --->   "%sel_tmp138 = xor i1 %tmp_485_1_4, true" [./imgproc.h:64]   --->   Operation 4505 'xor' 'sel_tmp138' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4506 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp143)   --->   "%sel_tmp139 = and i1 %tmp_490_1_4, %sel_tmp138" [./imgproc.h:64]   --->   Operation 4506 'and' 'sel_tmp139' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4507 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp143)   --->   "%sel_tmp140 = select i1 %sel_tmp139, i32 %tmp_395, i32 0" [./imgproc.h:28]   --->   Operation 4507 'select' 'sel_tmp140' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4508 [1/1] (0.46ns)   --->   "%sel_tmp367_demorgan = or i1 %tmp_485_1_4, %tmp_490_1_4" [./imgproc.h:64]   --->   Operation 4508 'or' 'sel_tmp367_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4509 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp143)   --->   "%sel_tmp141 = xor i1 %sel_tmp367_demorgan, true" [./imgproc.h:64]   --->   Operation 4509 'xor' 'sel_tmp141' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4510 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp143)   --->   "%sel_tmp142 = and i1 %tmp_487_1_4, %sel_tmp141" [./imgproc.h:64]   --->   Operation 4510 'and' 'sel_tmp142' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4511 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp143 = select i1 %sel_tmp142, i32 %p_Val2_235_1_4, i32 %sel_tmp140" [./imgproc.h:28]   --->   Operation 4511 'select' 'sel_tmp143' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4512 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_1_V_4_w)   --->   "%sel_tmp374_demorgan = or i1 %sel_tmp367_demorgan, %tmp_487_1_4" [./imgproc.h:64]   --->   Operation 4512 'or' 'sel_tmp374_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4513 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_1_V_4_w)   --->   "%sel_tmp144 = xor i1 %sel_tmp374_demorgan, true" [./imgproc.h:64]   --->   Operation 4513 'xor' 'sel_tmp144' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4514 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_1_V_4_w)   --->   "%sel_tmp145 = and i1 %icmp12, %sel_tmp144" [./imgproc.h:64]   --->   Operation 4514 'and' 'sel_tmp145' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4515 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_1_V_4_w = select i1 %sel_tmp145, i32 %tmp_498_1_4, i32 %sel_tmp143" [./imgproc.h:28]   --->   Operation 4515 'select' 'kernel_val_1_V_4_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4516 [1/1] (0.00ns)   --->   "%tmp_184 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_406)" [./imgproc.h:64]   --->   Operation 4516 'bitconcatenate' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4517 [1/1] (0.00ns)   --->   "%p_Result_280_1_5 = zext i53 %tmp_184 to i54" [./imgproc.h:64]   --->   Operation 4517 'zext' 'p_Result_280_1_5' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4518 [1/1] (1.67ns)   --->   "%man_V_4_1_5 = sub i54 0, %p_Result_280_1_5" [./imgproc.h:64]   --->   Operation 4518 'sub' 'man_V_4_1_5' <Predicate = (tmp_405)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4519 [1/1] (0.53ns)   --->   "%man_V_7_1_5 = select i1 %tmp_405, i54 %man_V_4_1_5, i54 %p_Result_280_1_5" [./imgproc.h:64]   --->   Operation 4519 'select' 'man_V_7_1_5' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4520 [1/1] (0.00ns)   --->   "%sh_amt_1_5_cast = sext i12 %sh_amt_1_5 to i32" [./imgproc.h:64]   --->   Operation 4520 'sext' 'sh_amt_1_5_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4521 [1/1] (1.11ns)   --->   "%tmp_490_1_5 = icmp eq i12 %F2_1_5, 22" [./imgproc.h:64]   --->   Operation 4521 'icmp' 'tmp_490_1_5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4522 [1/1] (0.00ns)   --->   "%tmp_407 = trunc i54 %man_V_7_1_5 to i32" [./imgproc.h:64]   --->   Operation 4522 'trunc' 'tmp_407' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4523 [1/1] (1.11ns)   --->   "%tmp_492_1_5 = icmp ult i12 %sh_amt_1_5, 54" [./imgproc.h:64]   --->   Operation 4523 'icmp' 'tmp_492_1_5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4524 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_1_5)   --->   "%tmp_495_1_5 = zext i32 %sh_amt_1_5_cast to i54" [./imgproc.h:64]   --->   Operation 4524 'zext' 'tmp_495_1_5' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4525 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_1_5)   --->   "%tmp_496_1_5 = ashr i54 %man_V_7_1_5, %tmp_495_1_5" [./imgproc.h:64]   --->   Operation 4525 'ashr' 'tmp_496_1_5' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4526 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_1_5)   --->   "%tmp_409 = trunc i54 %tmp_496_1_5 to i32" [./imgproc.h:64]   --->   Operation 4526 'trunc' 'tmp_409' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4527 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_1_5)   --->   "%storemerge_1_5 = select i1 %tmp_405, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 4527 'select' 'storemerge_1_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4528 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_1_V_5_w)   --->   "%tmp_498_1_5 = shl i32 %tmp_407, %sh_amt_1_5_cast" [./imgproc.h:64]   --->   Operation 4528 'shl' 'tmp_498_1_5' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4529 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_1_5 = select i1 %tmp_492_1_5, i32 %tmp_409, i32 %storemerge_1_5" [./imgproc.h:64]   --->   Operation 4529 'select' 'p_Val2_234_1_5' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4530 [1/1] (1.26ns)   --->   "%tmp_500_1_5 = add i12 -23, %F2_1_5" [./imgproc.h:64]   --->   Operation 4530 'add' 'tmp_500_1_5' <Predicate = (!tmp_499_1_5)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4531 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_1_5)   --->   "%tmp_500_1_5_cast = zext i12 %tmp_500_1_5 to i32" [./imgproc.h:64]   --->   Operation 4531 'zext' 'tmp_500_1_5_cast' <Predicate = (!tmp_499_1_5)> <Delay = 0.00>
ST_932 : Operation 4532 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_1_5)   --->   "%tmp_410 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_1_5, i32 %tmp_500_1_5_cast)" [./imgproc.h:64]   --->   Operation 4532 'bitselect' 'tmp_410' <Predicate = (!tmp_499_1_5)> <Delay = 0.00>
ST_932 : Operation 4533 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_1_5)   --->   "%qb_1_5 = select i1 %tmp_499_1_5, i1 %tmp_405, i1 %tmp_410" [./imgproc.h:64]   --->   Operation 4533 'select' 'qb_1_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4534 [1/1] (1.11ns)   --->   "%tmp_503_1_5 = icmp sgt i12 %F2_1_5, 23" [./imgproc.h:64]   --->   Operation 4534 'icmp' 'tmp_503_1_5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4535 [1/1] (1.26ns)   --->   "%tmp_504_1_5 = add i12 -24, %F2_1_5" [./imgproc.h:64]   --->   Operation 4535 'add' 'tmp_504_1_5' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4536 [1/1] (1.11ns)   --->   "%tmp_505_1_5 = icmp sgt i12 %tmp_504_1_5, 53" [./imgproc.h:64]   --->   Operation 4536 'icmp' 'tmp_505_1_5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4537 [1/1] (1.18ns)   --->   "%tmp_504_1_5_cast_op = sub i6 13, %tmp_411" [./imgproc.h:64]   --->   Operation 4537 'sub' 'tmp_504_1_5_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4538 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_1_5)   --->   "%tmp_412 = select i1 %tmp_505_1_5, i6 0, i6 %tmp_504_1_5_cast_op" [./imgproc.h:64]   --->   Operation 4538 'select' 'tmp_412' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4539 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_1_5)   --->   "%tmp_413 = zext i6 %tmp_412 to i54" [./imgproc.h:64]   --->   Operation 4539 'zext' 'tmp_413' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4540 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_1_5)   --->   "%tmp_414 = lshr i54 -1, %tmp_413" [./imgproc.h:64]   --->   Operation 4540 'lshr' 'tmp_414' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4541 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_1_5)   --->   "%tmp_415 = and i54 %man_V_7_1_5, %tmp_414" [./imgproc.h:64]   --->   Operation 4541 'and' 'tmp_415' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4542 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_1_5 = icmp ne i54 %tmp_415, 0" [./imgproc.h:64]   --->   Operation 4542 'icmp' 'tmp_507_1_5' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4543 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_1_5)   --->   "%r_1_5 = and i1 %tmp_503_1_5, %tmp_507_1_5" [./imgproc.h:64]   --->   Operation 4543 'and' 'r_1_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4544 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_1_5 = or i1 %tmp_405, %r_1_5" [./imgproc.h:64]   --->   Operation 4544 'or' 'p_r_i_i_i_1_5' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4545 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_1_5)   --->   "%qb_assign_1_1_5 = and i1 %p_r_i_i_i_1_5, %qb_1_5" [./imgproc.h:64]   --->   Operation 4545 'and' 'qb_assign_1_1_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4546 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_1_5)   --->   "%tmp_509_1_5 = zext i1 %qb_assign_1_1_5 to i32" [./imgproc.h:64]   --->   Operation 4546 'zext' 'tmp_509_1_5' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4547 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_1_5 = add nsw i32 %tmp_509_1_5, %p_Val2_234_1_5" [./imgproc.h:64]   --->   Operation 4547 'add' 'p_Val2_235_1_5' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4548 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp151)   --->   "%sel_tmp146 = xor i1 %tmp_485_1_5, true" [./imgproc.h:64]   --->   Operation 4548 'xor' 'sel_tmp146' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4549 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp151)   --->   "%sel_tmp147 = and i1 %tmp_490_1_5, %sel_tmp146" [./imgproc.h:64]   --->   Operation 4549 'and' 'sel_tmp147' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4550 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp151)   --->   "%sel_tmp148 = select i1 %sel_tmp147, i32 %tmp_407, i32 0" [./imgproc.h:28]   --->   Operation 4550 'select' 'sel_tmp148' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4551 [1/1] (0.46ns)   --->   "%sel_tmp386_demorgan = or i1 %tmp_485_1_5, %tmp_490_1_5" [./imgproc.h:64]   --->   Operation 4551 'or' 'sel_tmp386_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4552 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp151)   --->   "%sel_tmp149 = xor i1 %sel_tmp386_demorgan, true" [./imgproc.h:64]   --->   Operation 4552 'xor' 'sel_tmp149' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4553 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp151)   --->   "%sel_tmp150 = and i1 %tmp_487_1_5, %sel_tmp149" [./imgproc.h:64]   --->   Operation 4553 'and' 'sel_tmp150' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4554 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp151 = select i1 %sel_tmp150, i32 %p_Val2_235_1_5, i32 %sel_tmp148" [./imgproc.h:28]   --->   Operation 4554 'select' 'sel_tmp151' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4555 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_1_V_5_w)   --->   "%sel_tmp393_demorgan = or i1 %sel_tmp386_demorgan, %tmp_487_1_5" [./imgproc.h:64]   --->   Operation 4555 'or' 'sel_tmp393_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4556 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_1_V_5_w)   --->   "%sel_tmp152 = xor i1 %sel_tmp393_demorgan, true" [./imgproc.h:64]   --->   Operation 4556 'xor' 'sel_tmp152' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4557 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_1_V_5_w)   --->   "%sel_tmp153 = and i1 %icmp13, %sel_tmp152" [./imgproc.h:64]   --->   Operation 4557 'and' 'sel_tmp153' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4558 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_1_V_5_w = select i1 %sel_tmp153, i32 %tmp_498_1_5, i32 %sel_tmp151" [./imgproc.h:28]   --->   Operation 4558 'select' 'kernel_val_1_V_5_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4559 [1/1] (0.00ns)   --->   "%tmp_185 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_418)" [./imgproc.h:64]   --->   Operation 4559 'bitconcatenate' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4560 [1/1] (0.00ns)   --->   "%p_Result_280_1_6 = zext i53 %tmp_185 to i54" [./imgproc.h:64]   --->   Operation 4560 'zext' 'p_Result_280_1_6' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4561 [1/1] (1.67ns)   --->   "%man_V_4_1_6 = sub i54 0, %p_Result_280_1_6" [./imgproc.h:64]   --->   Operation 4561 'sub' 'man_V_4_1_6' <Predicate = (tmp_417)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4562 [1/1] (0.53ns)   --->   "%man_V_7_1_6 = select i1 %tmp_417, i54 %man_V_4_1_6, i54 %p_Result_280_1_6" [./imgproc.h:64]   --->   Operation 4562 'select' 'man_V_7_1_6' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4563 [1/1] (0.00ns)   --->   "%sh_amt_1_6_cast = sext i12 %sh_amt_1_6 to i32" [./imgproc.h:64]   --->   Operation 4563 'sext' 'sh_amt_1_6_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4564 [1/1] (1.11ns)   --->   "%tmp_490_1_6 = icmp eq i12 %F2_1_6, 22" [./imgproc.h:64]   --->   Operation 4564 'icmp' 'tmp_490_1_6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4565 [1/1] (0.00ns)   --->   "%tmp_419 = trunc i54 %man_V_7_1_6 to i32" [./imgproc.h:64]   --->   Operation 4565 'trunc' 'tmp_419' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4566 [1/1] (1.11ns)   --->   "%tmp_492_1_6 = icmp ult i12 %sh_amt_1_6, 54" [./imgproc.h:64]   --->   Operation 4566 'icmp' 'tmp_492_1_6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4567 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_1_6)   --->   "%tmp_495_1_6 = zext i32 %sh_amt_1_6_cast to i54" [./imgproc.h:64]   --->   Operation 4567 'zext' 'tmp_495_1_6' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4568 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_1_6)   --->   "%tmp_496_1_6 = ashr i54 %man_V_7_1_6, %tmp_495_1_6" [./imgproc.h:64]   --->   Operation 4568 'ashr' 'tmp_496_1_6' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4569 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_1_6)   --->   "%tmp_421 = trunc i54 %tmp_496_1_6 to i32" [./imgproc.h:64]   --->   Operation 4569 'trunc' 'tmp_421' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4570 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_1_6)   --->   "%storemerge_1_6 = select i1 %tmp_417, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 4570 'select' 'storemerge_1_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4571 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_1_V_6_w)   --->   "%tmp_498_1_6 = shl i32 %tmp_419, %sh_amt_1_6_cast" [./imgproc.h:64]   --->   Operation 4571 'shl' 'tmp_498_1_6' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4572 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_1_6 = select i1 %tmp_492_1_6, i32 %tmp_421, i32 %storemerge_1_6" [./imgproc.h:64]   --->   Operation 4572 'select' 'p_Val2_234_1_6' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4573 [1/1] (1.26ns)   --->   "%tmp_500_1_6 = add i12 -23, %F2_1_6" [./imgproc.h:64]   --->   Operation 4573 'add' 'tmp_500_1_6' <Predicate = (!tmp_499_1_6)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4574 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_1_6)   --->   "%tmp_500_1_6_cast = zext i12 %tmp_500_1_6 to i32" [./imgproc.h:64]   --->   Operation 4574 'zext' 'tmp_500_1_6_cast' <Predicate = (!tmp_499_1_6)> <Delay = 0.00>
ST_932 : Operation 4575 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_1_6)   --->   "%tmp_422 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_1_6, i32 %tmp_500_1_6_cast)" [./imgproc.h:64]   --->   Operation 4575 'bitselect' 'tmp_422' <Predicate = (!tmp_499_1_6)> <Delay = 0.00>
ST_932 : Operation 4576 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_1_6)   --->   "%qb_1_6 = select i1 %tmp_499_1_6, i1 %tmp_417, i1 %tmp_422" [./imgproc.h:64]   --->   Operation 4576 'select' 'qb_1_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4577 [1/1] (1.11ns)   --->   "%tmp_503_1_6 = icmp sgt i12 %F2_1_6, 23" [./imgproc.h:64]   --->   Operation 4577 'icmp' 'tmp_503_1_6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4578 [1/1] (1.26ns)   --->   "%tmp_504_1_6 = add i12 -24, %F2_1_6" [./imgproc.h:64]   --->   Operation 4578 'add' 'tmp_504_1_6' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4579 [1/1] (1.11ns)   --->   "%tmp_505_1_6 = icmp sgt i12 %tmp_504_1_6, 53" [./imgproc.h:64]   --->   Operation 4579 'icmp' 'tmp_505_1_6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4580 [1/1] (1.18ns)   --->   "%tmp_504_1_6_cast_op = sub i6 13, %tmp_423" [./imgproc.h:64]   --->   Operation 4580 'sub' 'tmp_504_1_6_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4581 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_1_6)   --->   "%tmp_424 = select i1 %tmp_505_1_6, i6 0, i6 %tmp_504_1_6_cast_op" [./imgproc.h:64]   --->   Operation 4581 'select' 'tmp_424' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4582 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_1_6)   --->   "%tmp_425 = zext i6 %tmp_424 to i54" [./imgproc.h:64]   --->   Operation 4582 'zext' 'tmp_425' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4583 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_1_6)   --->   "%tmp_426 = lshr i54 -1, %tmp_425" [./imgproc.h:64]   --->   Operation 4583 'lshr' 'tmp_426' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4584 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_1_6)   --->   "%tmp_427 = and i54 %man_V_7_1_6, %tmp_426" [./imgproc.h:64]   --->   Operation 4584 'and' 'tmp_427' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4585 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_1_6 = icmp ne i54 %tmp_427, 0" [./imgproc.h:64]   --->   Operation 4585 'icmp' 'tmp_507_1_6' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4586 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_1_6)   --->   "%r_1_6 = and i1 %tmp_503_1_6, %tmp_507_1_6" [./imgproc.h:64]   --->   Operation 4586 'and' 'r_1_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4587 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_1_6 = or i1 %tmp_417, %r_1_6" [./imgproc.h:64]   --->   Operation 4587 'or' 'p_r_i_i_i_1_6' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4588 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_1_6)   --->   "%qb_assign_1_1_6 = and i1 %p_r_i_i_i_1_6, %qb_1_6" [./imgproc.h:64]   --->   Operation 4588 'and' 'qb_assign_1_1_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4589 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_1_6)   --->   "%tmp_509_1_6 = zext i1 %qb_assign_1_1_6 to i32" [./imgproc.h:64]   --->   Operation 4589 'zext' 'tmp_509_1_6' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4590 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_1_6 = add nsw i32 %tmp_509_1_6, %p_Val2_234_1_6" [./imgproc.h:64]   --->   Operation 4590 'add' 'p_Val2_235_1_6' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4591 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp159)   --->   "%sel_tmp154 = xor i1 %tmp_485_1_6, true" [./imgproc.h:64]   --->   Operation 4591 'xor' 'sel_tmp154' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4592 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp159)   --->   "%sel_tmp155 = and i1 %tmp_490_1_6, %sel_tmp154" [./imgproc.h:64]   --->   Operation 4592 'and' 'sel_tmp155' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4593 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp159)   --->   "%sel_tmp156 = select i1 %sel_tmp155, i32 %tmp_419, i32 0" [./imgproc.h:28]   --->   Operation 4593 'select' 'sel_tmp156' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4594 [1/1] (0.46ns)   --->   "%sel_tmp405_demorgan = or i1 %tmp_485_1_6, %tmp_490_1_6" [./imgproc.h:64]   --->   Operation 4594 'or' 'sel_tmp405_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4595 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp159)   --->   "%sel_tmp157 = xor i1 %sel_tmp405_demorgan, true" [./imgproc.h:64]   --->   Operation 4595 'xor' 'sel_tmp157' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4596 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp159)   --->   "%sel_tmp158 = and i1 %tmp_487_1_6, %sel_tmp157" [./imgproc.h:64]   --->   Operation 4596 'and' 'sel_tmp158' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4597 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp159 = select i1 %sel_tmp158, i32 %p_Val2_235_1_6, i32 %sel_tmp156" [./imgproc.h:28]   --->   Operation 4597 'select' 'sel_tmp159' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4598 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_1_V_6_w)   --->   "%sel_tmp412_demorgan = or i1 %sel_tmp405_demorgan, %tmp_487_1_6" [./imgproc.h:64]   --->   Operation 4598 'or' 'sel_tmp412_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4599 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_1_V_6_w)   --->   "%sel_tmp160 = xor i1 %sel_tmp412_demorgan, true" [./imgproc.h:64]   --->   Operation 4599 'xor' 'sel_tmp160' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4600 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_1_V_6_w)   --->   "%sel_tmp161 = and i1 %icmp14, %sel_tmp160" [./imgproc.h:64]   --->   Operation 4600 'and' 'sel_tmp161' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4601 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_1_V_6_w = select i1 %sel_tmp161, i32 %tmp_498_1_6, i32 %sel_tmp159" [./imgproc.h:28]   --->   Operation 4601 'select' 'kernel_val_1_V_6_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4602 [1/1] (0.00ns)   --->   "%tmp_186 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_430)" [./imgproc.h:64]   --->   Operation 4602 'bitconcatenate' 'tmp_186' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4603 [1/1] (0.00ns)   --->   "%p_Result_280_1_7 = zext i53 %tmp_186 to i54" [./imgproc.h:64]   --->   Operation 4603 'zext' 'p_Result_280_1_7' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4604 [1/1] (1.67ns)   --->   "%man_V_4_1_7 = sub i54 0, %p_Result_280_1_7" [./imgproc.h:64]   --->   Operation 4604 'sub' 'man_V_4_1_7' <Predicate = (tmp_429)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4605 [1/1] (0.53ns)   --->   "%man_V_7_1_7 = select i1 %tmp_429, i54 %man_V_4_1_7, i54 %p_Result_280_1_7" [./imgproc.h:64]   --->   Operation 4605 'select' 'man_V_7_1_7' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4606 [1/1] (0.00ns)   --->   "%sh_amt_1_7_cast = sext i12 %sh_amt_1_7 to i32" [./imgproc.h:64]   --->   Operation 4606 'sext' 'sh_amt_1_7_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4607 [1/1] (1.11ns)   --->   "%tmp_490_1_7 = icmp eq i12 %F2_1_7, 22" [./imgproc.h:64]   --->   Operation 4607 'icmp' 'tmp_490_1_7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4608 [1/1] (0.00ns)   --->   "%tmp_431 = trunc i54 %man_V_7_1_7 to i32" [./imgproc.h:64]   --->   Operation 4608 'trunc' 'tmp_431' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4609 [1/1] (1.11ns)   --->   "%tmp_492_1_7 = icmp ult i12 %sh_amt_1_7, 54" [./imgproc.h:64]   --->   Operation 4609 'icmp' 'tmp_492_1_7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4610 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_1_7)   --->   "%tmp_495_1_7 = zext i32 %sh_amt_1_7_cast to i54" [./imgproc.h:64]   --->   Operation 4610 'zext' 'tmp_495_1_7' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4611 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_1_7)   --->   "%tmp_496_1_7 = ashr i54 %man_V_7_1_7, %tmp_495_1_7" [./imgproc.h:64]   --->   Operation 4611 'ashr' 'tmp_496_1_7' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4612 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_1_7)   --->   "%tmp_433 = trunc i54 %tmp_496_1_7 to i32" [./imgproc.h:64]   --->   Operation 4612 'trunc' 'tmp_433' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4613 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_1_7)   --->   "%storemerge_1_7 = select i1 %tmp_429, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 4613 'select' 'storemerge_1_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4614 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_1_V_7_w)   --->   "%tmp_498_1_7 = shl i32 %tmp_431, %sh_amt_1_7_cast" [./imgproc.h:64]   --->   Operation 4614 'shl' 'tmp_498_1_7' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4615 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_1_7 = select i1 %tmp_492_1_7, i32 %tmp_433, i32 %storemerge_1_7" [./imgproc.h:64]   --->   Operation 4615 'select' 'p_Val2_234_1_7' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4616 [1/1] (1.26ns)   --->   "%tmp_500_1_7 = add i12 -23, %F2_1_7" [./imgproc.h:64]   --->   Operation 4616 'add' 'tmp_500_1_7' <Predicate = (!tmp_499_1_7)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4617 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_1_7)   --->   "%tmp_500_1_7_cast = zext i12 %tmp_500_1_7 to i32" [./imgproc.h:64]   --->   Operation 4617 'zext' 'tmp_500_1_7_cast' <Predicate = (!tmp_499_1_7)> <Delay = 0.00>
ST_932 : Operation 4618 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_1_7)   --->   "%tmp_434 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_1_7, i32 %tmp_500_1_7_cast)" [./imgproc.h:64]   --->   Operation 4618 'bitselect' 'tmp_434' <Predicate = (!tmp_499_1_7)> <Delay = 0.00>
ST_932 : Operation 4619 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_1_7)   --->   "%qb_1_7 = select i1 %tmp_499_1_7, i1 %tmp_429, i1 %tmp_434" [./imgproc.h:64]   --->   Operation 4619 'select' 'qb_1_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4620 [1/1] (1.11ns)   --->   "%tmp_503_1_7 = icmp sgt i12 %F2_1_7, 23" [./imgproc.h:64]   --->   Operation 4620 'icmp' 'tmp_503_1_7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4621 [1/1] (1.26ns)   --->   "%tmp_504_1_7 = add i12 -24, %F2_1_7" [./imgproc.h:64]   --->   Operation 4621 'add' 'tmp_504_1_7' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4622 [1/1] (1.11ns)   --->   "%tmp_505_1_7 = icmp sgt i12 %tmp_504_1_7, 53" [./imgproc.h:64]   --->   Operation 4622 'icmp' 'tmp_505_1_7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4623 [1/1] (1.18ns)   --->   "%tmp_504_1_7_cast_op = sub i6 13, %tmp_435" [./imgproc.h:64]   --->   Operation 4623 'sub' 'tmp_504_1_7_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4624 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_1_7)   --->   "%tmp_436 = select i1 %tmp_505_1_7, i6 0, i6 %tmp_504_1_7_cast_op" [./imgproc.h:64]   --->   Operation 4624 'select' 'tmp_436' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4625 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_1_7)   --->   "%tmp_437 = zext i6 %tmp_436 to i54" [./imgproc.h:64]   --->   Operation 4625 'zext' 'tmp_437' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4626 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_1_7)   --->   "%tmp_438 = lshr i54 -1, %tmp_437" [./imgproc.h:64]   --->   Operation 4626 'lshr' 'tmp_438' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4627 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_1_7)   --->   "%tmp_439 = and i54 %man_V_7_1_7, %tmp_438" [./imgproc.h:64]   --->   Operation 4627 'and' 'tmp_439' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4628 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_1_7 = icmp ne i54 %tmp_439, 0" [./imgproc.h:64]   --->   Operation 4628 'icmp' 'tmp_507_1_7' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4629 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_1_7)   --->   "%r_1_7 = and i1 %tmp_503_1_7, %tmp_507_1_7" [./imgproc.h:64]   --->   Operation 4629 'and' 'r_1_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4630 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_1_7 = or i1 %tmp_429, %r_1_7" [./imgproc.h:64]   --->   Operation 4630 'or' 'p_r_i_i_i_1_7' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4631 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_1_7)   --->   "%qb_assign_1_1_7 = and i1 %p_r_i_i_i_1_7, %qb_1_7" [./imgproc.h:64]   --->   Operation 4631 'and' 'qb_assign_1_1_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4632 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_1_7)   --->   "%tmp_509_1_7 = zext i1 %qb_assign_1_1_7 to i32" [./imgproc.h:64]   --->   Operation 4632 'zext' 'tmp_509_1_7' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4633 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_1_7 = add nsw i32 %tmp_509_1_7, %p_Val2_234_1_7" [./imgproc.h:64]   --->   Operation 4633 'add' 'p_Val2_235_1_7' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4634 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp167)   --->   "%sel_tmp162 = xor i1 %tmp_485_1_7, true" [./imgproc.h:64]   --->   Operation 4634 'xor' 'sel_tmp162' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4635 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp167)   --->   "%sel_tmp163 = and i1 %tmp_490_1_7, %sel_tmp162" [./imgproc.h:64]   --->   Operation 4635 'and' 'sel_tmp163' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4636 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp167)   --->   "%sel_tmp164 = select i1 %sel_tmp163, i32 %tmp_431, i32 0" [./imgproc.h:28]   --->   Operation 4636 'select' 'sel_tmp164' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4637 [1/1] (0.46ns)   --->   "%sel_tmp424_demorgan = or i1 %tmp_485_1_7, %tmp_490_1_7" [./imgproc.h:64]   --->   Operation 4637 'or' 'sel_tmp424_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4638 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp167)   --->   "%sel_tmp165 = xor i1 %sel_tmp424_demorgan, true" [./imgproc.h:64]   --->   Operation 4638 'xor' 'sel_tmp165' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4639 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp167)   --->   "%sel_tmp166 = and i1 %tmp_487_1_7, %sel_tmp165" [./imgproc.h:64]   --->   Operation 4639 'and' 'sel_tmp166' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4640 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp167 = select i1 %sel_tmp166, i32 %p_Val2_235_1_7, i32 %sel_tmp164" [./imgproc.h:28]   --->   Operation 4640 'select' 'sel_tmp167' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4641 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_1_V_7_w)   --->   "%sel_tmp431_demorgan = or i1 %sel_tmp424_demorgan, %tmp_487_1_7" [./imgproc.h:64]   --->   Operation 4641 'or' 'sel_tmp431_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4642 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_1_V_7_w)   --->   "%sel_tmp168 = xor i1 %sel_tmp431_demorgan, true" [./imgproc.h:64]   --->   Operation 4642 'xor' 'sel_tmp168' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4643 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_1_V_7_w)   --->   "%sel_tmp169 = and i1 %icmp15, %sel_tmp168" [./imgproc.h:64]   --->   Operation 4643 'and' 'sel_tmp169' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4644 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_1_V_7_w = select i1 %sel_tmp169, i32 %tmp_498_1_7, i32 %sel_tmp167" [./imgproc.h:28]   --->   Operation 4644 'select' 'kernel_val_1_V_7_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4645 [1/1] (0.00ns)   --->   "%tmp_187 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_442)" [./imgproc.h:64]   --->   Operation 4645 'bitconcatenate' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4646 [1/1] (0.00ns)   --->   "%p_Result_280_2 = zext i53 %tmp_187 to i54" [./imgproc.h:64]   --->   Operation 4646 'zext' 'p_Result_280_2' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4647 [1/1] (1.67ns)   --->   "%man_V_4_2 = sub i54 0, %p_Result_280_2" [./imgproc.h:64]   --->   Operation 4647 'sub' 'man_V_4_2' <Predicate = (tmp_441)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4648 [1/1] (0.53ns)   --->   "%man_V_7_2 = select i1 %tmp_441, i54 %man_V_4_2, i54 %p_Result_280_2" [./imgproc.h:64]   --->   Operation 4648 'select' 'man_V_7_2' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4649 [1/1] (0.00ns)   --->   "%sh_amt_2_cast = sext i12 %sh_amt_2 to i32" [./imgproc.h:64]   --->   Operation 4649 'sext' 'sh_amt_2_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4650 [1/1] (1.11ns)   --->   "%tmp_490_2 = icmp eq i12 %F2_2, 22" [./imgproc.h:64]   --->   Operation 4650 'icmp' 'tmp_490_2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4651 [1/1] (0.00ns)   --->   "%tmp_443 = trunc i54 %man_V_7_2 to i32" [./imgproc.h:64]   --->   Operation 4651 'trunc' 'tmp_443' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4652 [1/1] (1.11ns)   --->   "%tmp_492_2 = icmp ult i12 %sh_amt_2, 54" [./imgproc.h:64]   --->   Operation 4652 'icmp' 'tmp_492_2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4653 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_2)   --->   "%tmp_495_2 = zext i32 %sh_amt_2_cast to i54" [./imgproc.h:64]   --->   Operation 4653 'zext' 'tmp_495_2' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4654 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_2)   --->   "%tmp_496_2 = ashr i54 %man_V_7_2, %tmp_495_2" [./imgproc.h:64]   --->   Operation 4654 'ashr' 'tmp_496_2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4655 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_2)   --->   "%tmp_445 = trunc i54 %tmp_496_2 to i32" [./imgproc.h:64]   --->   Operation 4655 'trunc' 'tmp_445' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4656 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_2)   --->   "%storemerge_2 = select i1 %tmp_441, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 4656 'select' 'storemerge_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4657 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_2_V_0_w)   --->   "%tmp_498_2 = shl i32 %tmp_443, %sh_amt_2_cast" [./imgproc.h:64]   --->   Operation 4657 'shl' 'tmp_498_2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4658 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_2 = select i1 %tmp_492_2, i32 %tmp_445, i32 %storemerge_2" [./imgproc.h:64]   --->   Operation 4658 'select' 'p_Val2_234_2' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4659 [1/1] (1.26ns)   --->   "%tmp_500_2 = add i12 -23, %F2_2" [./imgproc.h:64]   --->   Operation 4659 'add' 'tmp_500_2' <Predicate = (!tmp_499_2)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4660 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_2)   --->   "%tmp_500_2_cast = zext i12 %tmp_500_2 to i32" [./imgproc.h:64]   --->   Operation 4660 'zext' 'tmp_500_2_cast' <Predicate = (!tmp_499_2)> <Delay = 0.00>
ST_932 : Operation 4661 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_2)   --->   "%tmp_446 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_2, i32 %tmp_500_2_cast)" [./imgproc.h:64]   --->   Operation 4661 'bitselect' 'tmp_446' <Predicate = (!tmp_499_2)> <Delay = 0.00>
ST_932 : Operation 4662 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_2)   --->   "%qb_2 = select i1 %tmp_499_2, i1 %tmp_441, i1 %tmp_446" [./imgproc.h:64]   --->   Operation 4662 'select' 'qb_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4663 [1/1] (1.11ns)   --->   "%tmp_503_2 = icmp sgt i12 %F2_2, 23" [./imgproc.h:64]   --->   Operation 4663 'icmp' 'tmp_503_2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4664 [1/1] (1.26ns)   --->   "%tmp_504_2 = add i12 -24, %F2_2" [./imgproc.h:64]   --->   Operation 4664 'add' 'tmp_504_2' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4665 [1/1] (1.11ns)   --->   "%tmp_505_2 = icmp sgt i12 %tmp_504_2, 53" [./imgproc.h:64]   --->   Operation 4665 'icmp' 'tmp_505_2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4666 [1/1] (1.18ns)   --->   "%tmp_504_2_cast_op = sub i6 13, %tmp_447" [./imgproc.h:64]   --->   Operation 4666 'sub' 'tmp_504_2_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4667 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_2)   --->   "%tmp_448 = select i1 %tmp_505_2, i6 0, i6 %tmp_504_2_cast_op" [./imgproc.h:64]   --->   Operation 4667 'select' 'tmp_448' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4668 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_2)   --->   "%tmp_449 = zext i6 %tmp_448 to i54" [./imgproc.h:64]   --->   Operation 4668 'zext' 'tmp_449' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4669 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_2)   --->   "%tmp_450 = lshr i54 -1, %tmp_449" [./imgproc.h:64]   --->   Operation 4669 'lshr' 'tmp_450' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4670 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_2)   --->   "%tmp_451 = and i54 %man_V_7_2, %tmp_450" [./imgproc.h:64]   --->   Operation 4670 'and' 'tmp_451' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4671 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_2 = icmp ne i54 %tmp_451, 0" [./imgproc.h:64]   --->   Operation 4671 'icmp' 'tmp_507_2' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4672 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_2)   --->   "%r_2 = and i1 %tmp_503_2, %tmp_507_2" [./imgproc.h:64]   --->   Operation 4672 'and' 'r_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4673 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_2 = or i1 %tmp_441, %r_2" [./imgproc.h:64]   --->   Operation 4673 'or' 'p_r_i_i_i_2' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4674 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_2)   --->   "%qb_assign_1_2 = and i1 %p_r_i_i_i_2, %qb_2" [./imgproc.h:64]   --->   Operation 4674 'and' 'qb_assign_1_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4675 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_2)   --->   "%tmp_509_2 = zext i1 %qb_assign_1_2 to i32" [./imgproc.h:64]   --->   Operation 4675 'zext' 'tmp_509_2' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4676 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_2 = add nsw i32 %tmp_509_2, %p_Val2_234_2" [./imgproc.h:64]   --->   Operation 4676 'add' 'p_Val2_235_2' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4677 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp175)   --->   "%sel_tmp170 = xor i1 %tmp_485_2, true" [./imgproc.h:64]   --->   Operation 4677 'xor' 'sel_tmp170' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4678 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp175)   --->   "%sel_tmp171 = and i1 %tmp_490_2, %sel_tmp170" [./imgproc.h:64]   --->   Operation 4678 'and' 'sel_tmp171' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4679 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp175)   --->   "%sel_tmp172 = select i1 %sel_tmp171, i32 %tmp_443, i32 0" [./imgproc.h:28]   --->   Operation 4679 'select' 'sel_tmp172' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4680 [1/1] (0.46ns)   --->   "%sel_tmp576_demorgan = or i1 %tmp_485_2, %tmp_490_2" [./imgproc.h:64]   --->   Operation 4680 'or' 'sel_tmp576_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4681 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp175)   --->   "%sel_tmp173 = xor i1 %sel_tmp576_demorgan, true" [./imgproc.h:64]   --->   Operation 4681 'xor' 'sel_tmp173' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4682 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp175)   --->   "%sel_tmp174 = and i1 %tmp_487_2, %sel_tmp173" [./imgproc.h:64]   --->   Operation 4682 'and' 'sel_tmp174' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4683 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp175 = select i1 %sel_tmp174, i32 %p_Val2_235_2, i32 %sel_tmp172" [./imgproc.h:28]   --->   Operation 4683 'select' 'sel_tmp175' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4684 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_2_V_0_w)   --->   "%sel_tmp583_demorgan = or i1 %sel_tmp576_demorgan, %tmp_487_2" [./imgproc.h:64]   --->   Operation 4684 'or' 'sel_tmp583_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4685 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_2_V_0_w)   --->   "%sel_tmp176 = xor i1 %sel_tmp583_demorgan, true" [./imgproc.h:64]   --->   Operation 4685 'xor' 'sel_tmp176' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4686 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_2_V_0_w)   --->   "%sel_tmp177 = and i1 %icmp16, %sel_tmp176" [./imgproc.h:64]   --->   Operation 4686 'and' 'sel_tmp177' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4687 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_2_V_0_w = select i1 %sel_tmp177, i32 %tmp_498_2, i32 %sel_tmp175" [./imgproc.h:28]   --->   Operation 4687 'select' 'kernel_val_2_V_0_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4688 [1/1] (0.00ns)   --->   "%tmp_188 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_454)" [./imgproc.h:64]   --->   Operation 4688 'bitconcatenate' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4689 [1/1] (0.00ns)   --->   "%p_Result_280_2_1 = zext i53 %tmp_188 to i54" [./imgproc.h:64]   --->   Operation 4689 'zext' 'p_Result_280_2_1' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4690 [1/1] (1.67ns)   --->   "%man_V_4_2_1 = sub i54 0, %p_Result_280_2_1" [./imgproc.h:64]   --->   Operation 4690 'sub' 'man_V_4_2_1' <Predicate = (tmp_453)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4691 [1/1] (0.53ns)   --->   "%man_V_7_2_1 = select i1 %tmp_453, i54 %man_V_4_2_1, i54 %p_Result_280_2_1" [./imgproc.h:64]   --->   Operation 4691 'select' 'man_V_7_2_1' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4692 [1/1] (0.00ns)   --->   "%sh_amt_2_1_cast = sext i12 %sh_amt_2_1 to i32" [./imgproc.h:64]   --->   Operation 4692 'sext' 'sh_amt_2_1_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4693 [1/1] (1.11ns)   --->   "%tmp_490_2_1 = icmp eq i12 %F2_2_1, 22" [./imgproc.h:64]   --->   Operation 4693 'icmp' 'tmp_490_2_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4694 [1/1] (0.00ns)   --->   "%tmp_455 = trunc i54 %man_V_7_2_1 to i32" [./imgproc.h:64]   --->   Operation 4694 'trunc' 'tmp_455' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4695 [1/1] (1.11ns)   --->   "%tmp_492_2_1 = icmp ult i12 %sh_amt_2_1, 54" [./imgproc.h:64]   --->   Operation 4695 'icmp' 'tmp_492_2_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4696 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_2_1)   --->   "%tmp_495_2_1 = zext i32 %sh_amt_2_1_cast to i54" [./imgproc.h:64]   --->   Operation 4696 'zext' 'tmp_495_2_1' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4697 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_2_1)   --->   "%tmp_496_2_1 = ashr i54 %man_V_7_2_1, %tmp_495_2_1" [./imgproc.h:64]   --->   Operation 4697 'ashr' 'tmp_496_2_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4698 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_2_1)   --->   "%tmp_457 = trunc i54 %tmp_496_2_1 to i32" [./imgproc.h:64]   --->   Operation 4698 'trunc' 'tmp_457' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4699 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_2_1)   --->   "%storemerge_2_1 = select i1 %tmp_453, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 4699 'select' 'storemerge_2_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4700 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_2_V_1_w)   --->   "%tmp_498_2_1 = shl i32 %tmp_455, %sh_amt_2_1_cast" [./imgproc.h:64]   --->   Operation 4700 'shl' 'tmp_498_2_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4701 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_2_1 = select i1 %tmp_492_2_1, i32 %tmp_457, i32 %storemerge_2_1" [./imgproc.h:64]   --->   Operation 4701 'select' 'p_Val2_234_2_1' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4702 [1/1] (1.26ns)   --->   "%tmp_500_2_1 = add i12 -23, %F2_2_1" [./imgproc.h:64]   --->   Operation 4702 'add' 'tmp_500_2_1' <Predicate = (!tmp_499_2_1)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4703 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_2_1)   --->   "%tmp_500_2_1_cast = zext i12 %tmp_500_2_1 to i32" [./imgproc.h:64]   --->   Operation 4703 'zext' 'tmp_500_2_1_cast' <Predicate = (!tmp_499_2_1)> <Delay = 0.00>
ST_932 : Operation 4704 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_2_1)   --->   "%tmp_458 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_2_1, i32 %tmp_500_2_1_cast)" [./imgproc.h:64]   --->   Operation 4704 'bitselect' 'tmp_458' <Predicate = (!tmp_499_2_1)> <Delay = 0.00>
ST_932 : Operation 4705 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_2_1)   --->   "%qb_2_1 = select i1 %tmp_499_2_1, i1 %tmp_453, i1 %tmp_458" [./imgproc.h:64]   --->   Operation 4705 'select' 'qb_2_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4706 [1/1] (1.11ns)   --->   "%tmp_503_2_1 = icmp sgt i12 %F2_2_1, 23" [./imgproc.h:64]   --->   Operation 4706 'icmp' 'tmp_503_2_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4707 [1/1] (1.26ns)   --->   "%tmp_504_2_1 = add i12 -24, %F2_2_1" [./imgproc.h:64]   --->   Operation 4707 'add' 'tmp_504_2_1' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4708 [1/1] (1.11ns)   --->   "%tmp_505_2_1 = icmp sgt i12 %tmp_504_2_1, 53" [./imgproc.h:64]   --->   Operation 4708 'icmp' 'tmp_505_2_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4709 [1/1] (1.18ns)   --->   "%tmp_504_2_1_cast_op = sub i6 13, %tmp_459" [./imgproc.h:64]   --->   Operation 4709 'sub' 'tmp_504_2_1_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4710 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_2_1)   --->   "%tmp_460 = select i1 %tmp_505_2_1, i6 0, i6 %tmp_504_2_1_cast_op" [./imgproc.h:64]   --->   Operation 4710 'select' 'tmp_460' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4711 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_2_1)   --->   "%tmp_461 = zext i6 %tmp_460 to i54" [./imgproc.h:64]   --->   Operation 4711 'zext' 'tmp_461' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4712 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_2_1)   --->   "%tmp_462 = lshr i54 -1, %tmp_461" [./imgproc.h:64]   --->   Operation 4712 'lshr' 'tmp_462' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4713 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_2_1)   --->   "%tmp_463 = and i54 %man_V_7_2_1, %tmp_462" [./imgproc.h:64]   --->   Operation 4713 'and' 'tmp_463' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4714 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_2_1 = icmp ne i54 %tmp_463, 0" [./imgproc.h:64]   --->   Operation 4714 'icmp' 'tmp_507_2_1' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4715 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_2_1)   --->   "%r_2_1 = and i1 %tmp_503_2_1, %tmp_507_2_1" [./imgproc.h:64]   --->   Operation 4715 'and' 'r_2_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4716 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_2_1 = or i1 %tmp_453, %r_2_1" [./imgproc.h:64]   --->   Operation 4716 'or' 'p_r_i_i_i_2_1' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4717 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_2_1)   --->   "%qb_assign_1_2_1 = and i1 %p_r_i_i_i_2_1, %qb_2_1" [./imgproc.h:64]   --->   Operation 4717 'and' 'qb_assign_1_2_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4718 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_2_1)   --->   "%tmp_509_2_1 = zext i1 %qb_assign_1_2_1 to i32" [./imgproc.h:64]   --->   Operation 4718 'zext' 'tmp_509_2_1' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4719 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_2_1 = add nsw i32 %tmp_509_2_1, %p_Val2_234_2_1" [./imgproc.h:64]   --->   Operation 4719 'add' 'p_Val2_235_2_1' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4720 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp183)   --->   "%sel_tmp178 = xor i1 %tmp_485_2_1, true" [./imgproc.h:64]   --->   Operation 4720 'xor' 'sel_tmp178' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4721 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp183)   --->   "%sel_tmp179 = and i1 %tmp_490_2_1, %sel_tmp178" [./imgproc.h:64]   --->   Operation 4721 'and' 'sel_tmp179' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4722 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp183)   --->   "%sel_tmp180 = select i1 %sel_tmp179, i32 %tmp_455, i32 0" [./imgproc.h:28]   --->   Operation 4722 'select' 'sel_tmp180' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4723 [1/1] (0.46ns)   --->   "%sel_tmp595_demorgan = or i1 %tmp_485_2_1, %tmp_490_2_1" [./imgproc.h:64]   --->   Operation 4723 'or' 'sel_tmp595_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4724 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp183)   --->   "%sel_tmp181 = xor i1 %sel_tmp595_demorgan, true" [./imgproc.h:64]   --->   Operation 4724 'xor' 'sel_tmp181' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4725 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp183)   --->   "%sel_tmp182 = and i1 %tmp_487_2_1, %sel_tmp181" [./imgproc.h:64]   --->   Operation 4725 'and' 'sel_tmp182' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4726 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp183 = select i1 %sel_tmp182, i32 %p_Val2_235_2_1, i32 %sel_tmp180" [./imgproc.h:28]   --->   Operation 4726 'select' 'sel_tmp183' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4727 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_2_V_1_w)   --->   "%sel_tmp602_demorgan = or i1 %sel_tmp595_demorgan, %tmp_487_2_1" [./imgproc.h:64]   --->   Operation 4727 'or' 'sel_tmp602_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4728 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_2_V_1_w)   --->   "%sel_tmp184 = xor i1 %sel_tmp602_demorgan, true" [./imgproc.h:64]   --->   Operation 4728 'xor' 'sel_tmp184' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4729 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_2_V_1_w)   --->   "%sel_tmp185 = and i1 %icmp17, %sel_tmp184" [./imgproc.h:64]   --->   Operation 4729 'and' 'sel_tmp185' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4730 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_2_V_1_w = select i1 %sel_tmp185, i32 %tmp_498_2_1, i32 %sel_tmp183" [./imgproc.h:28]   --->   Operation 4730 'select' 'kernel_val_2_V_1_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4731 [1/1] (0.00ns)   --->   "%tmp_189 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_466)" [./imgproc.h:64]   --->   Operation 4731 'bitconcatenate' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4732 [1/1] (0.00ns)   --->   "%p_Result_280_2_2 = zext i53 %tmp_189 to i54" [./imgproc.h:64]   --->   Operation 4732 'zext' 'p_Result_280_2_2' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4733 [1/1] (1.67ns)   --->   "%man_V_4_2_2 = sub i54 0, %p_Result_280_2_2" [./imgproc.h:64]   --->   Operation 4733 'sub' 'man_V_4_2_2' <Predicate = (tmp_465)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4734 [1/1] (0.53ns)   --->   "%man_V_7_2_2 = select i1 %tmp_465, i54 %man_V_4_2_2, i54 %p_Result_280_2_2" [./imgproc.h:64]   --->   Operation 4734 'select' 'man_V_7_2_2' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4735 [1/1] (0.00ns)   --->   "%sh_amt_2_2_cast = sext i12 %sh_amt_2_2 to i32" [./imgproc.h:64]   --->   Operation 4735 'sext' 'sh_amt_2_2_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4736 [1/1] (1.11ns)   --->   "%tmp_490_2_2 = icmp eq i12 %F2_2_2, 22" [./imgproc.h:64]   --->   Operation 4736 'icmp' 'tmp_490_2_2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4737 [1/1] (0.00ns)   --->   "%tmp_467 = trunc i54 %man_V_7_2_2 to i32" [./imgproc.h:64]   --->   Operation 4737 'trunc' 'tmp_467' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4738 [1/1] (1.11ns)   --->   "%tmp_492_2_2 = icmp ult i12 %sh_amt_2_2, 54" [./imgproc.h:64]   --->   Operation 4738 'icmp' 'tmp_492_2_2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4739 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_2_2)   --->   "%tmp_495_2_2 = zext i32 %sh_amt_2_2_cast to i54" [./imgproc.h:64]   --->   Operation 4739 'zext' 'tmp_495_2_2' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4740 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_2_2)   --->   "%tmp_496_2_2 = ashr i54 %man_V_7_2_2, %tmp_495_2_2" [./imgproc.h:64]   --->   Operation 4740 'ashr' 'tmp_496_2_2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4741 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_2_2)   --->   "%tmp_469 = trunc i54 %tmp_496_2_2 to i32" [./imgproc.h:64]   --->   Operation 4741 'trunc' 'tmp_469' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4742 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_2_2)   --->   "%storemerge_2_2 = select i1 %tmp_465, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 4742 'select' 'storemerge_2_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4743 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_2_V_2_w)   --->   "%tmp_498_2_2 = shl i32 %tmp_467, %sh_amt_2_2_cast" [./imgproc.h:64]   --->   Operation 4743 'shl' 'tmp_498_2_2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4744 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_2_2 = select i1 %tmp_492_2_2, i32 %tmp_469, i32 %storemerge_2_2" [./imgproc.h:64]   --->   Operation 4744 'select' 'p_Val2_234_2_2' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4745 [1/1] (1.26ns)   --->   "%tmp_500_2_2 = add i12 -23, %F2_2_2" [./imgproc.h:64]   --->   Operation 4745 'add' 'tmp_500_2_2' <Predicate = (!tmp_499_2_2)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4746 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_2_2)   --->   "%tmp_500_2_2_cast = zext i12 %tmp_500_2_2 to i32" [./imgproc.h:64]   --->   Operation 4746 'zext' 'tmp_500_2_2_cast' <Predicate = (!tmp_499_2_2)> <Delay = 0.00>
ST_932 : Operation 4747 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_2_2)   --->   "%tmp_470 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_2_2, i32 %tmp_500_2_2_cast)" [./imgproc.h:64]   --->   Operation 4747 'bitselect' 'tmp_470' <Predicate = (!tmp_499_2_2)> <Delay = 0.00>
ST_932 : Operation 4748 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_2_2)   --->   "%qb_2_2 = select i1 %tmp_499_2_2, i1 %tmp_465, i1 %tmp_470" [./imgproc.h:64]   --->   Operation 4748 'select' 'qb_2_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4749 [1/1] (1.11ns)   --->   "%tmp_503_2_2 = icmp sgt i12 %F2_2_2, 23" [./imgproc.h:64]   --->   Operation 4749 'icmp' 'tmp_503_2_2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4750 [1/1] (1.26ns)   --->   "%tmp_504_2_2 = add i12 -24, %F2_2_2" [./imgproc.h:64]   --->   Operation 4750 'add' 'tmp_504_2_2' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4751 [1/1] (1.11ns)   --->   "%tmp_505_2_2 = icmp sgt i12 %tmp_504_2_2, 53" [./imgproc.h:64]   --->   Operation 4751 'icmp' 'tmp_505_2_2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4752 [1/1] (1.18ns)   --->   "%tmp_504_2_2_cast_op = sub i6 13, %tmp_471" [./imgproc.h:64]   --->   Operation 4752 'sub' 'tmp_504_2_2_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4753 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_2_2)   --->   "%tmp_472 = select i1 %tmp_505_2_2, i6 0, i6 %tmp_504_2_2_cast_op" [./imgproc.h:64]   --->   Operation 4753 'select' 'tmp_472' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4754 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_2_2)   --->   "%tmp_473 = zext i6 %tmp_472 to i54" [./imgproc.h:64]   --->   Operation 4754 'zext' 'tmp_473' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4755 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_2_2)   --->   "%tmp_474 = lshr i54 -1, %tmp_473" [./imgproc.h:64]   --->   Operation 4755 'lshr' 'tmp_474' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4756 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_2_2)   --->   "%tmp_475 = and i54 %man_V_7_2_2, %tmp_474" [./imgproc.h:64]   --->   Operation 4756 'and' 'tmp_475' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4757 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_2_2 = icmp ne i54 %tmp_475, 0" [./imgproc.h:64]   --->   Operation 4757 'icmp' 'tmp_507_2_2' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4758 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_2_2)   --->   "%r_2_2 = and i1 %tmp_503_2_2, %tmp_507_2_2" [./imgproc.h:64]   --->   Operation 4758 'and' 'r_2_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4759 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_2_2 = or i1 %tmp_465, %r_2_2" [./imgproc.h:64]   --->   Operation 4759 'or' 'p_r_i_i_i_2_2' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4760 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_2_2)   --->   "%qb_assign_1_2_2 = and i1 %p_r_i_i_i_2_2, %qb_2_2" [./imgproc.h:64]   --->   Operation 4760 'and' 'qb_assign_1_2_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4761 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_2_2)   --->   "%tmp_509_2_2 = zext i1 %qb_assign_1_2_2 to i32" [./imgproc.h:64]   --->   Operation 4761 'zext' 'tmp_509_2_2' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4762 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_2_2 = add nsw i32 %tmp_509_2_2, %p_Val2_234_2_2" [./imgproc.h:64]   --->   Operation 4762 'add' 'p_Val2_235_2_2' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4763 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp191)   --->   "%sel_tmp186 = xor i1 %tmp_485_2_2, true" [./imgproc.h:64]   --->   Operation 4763 'xor' 'sel_tmp186' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4764 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp191)   --->   "%sel_tmp187 = and i1 %tmp_490_2_2, %sel_tmp186" [./imgproc.h:64]   --->   Operation 4764 'and' 'sel_tmp187' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4765 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp191)   --->   "%sel_tmp188 = select i1 %sel_tmp187, i32 %tmp_467, i32 0" [./imgproc.h:28]   --->   Operation 4765 'select' 'sel_tmp188' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4766 [1/1] (0.46ns)   --->   "%sel_tmp614_demorgan = or i1 %tmp_485_2_2, %tmp_490_2_2" [./imgproc.h:64]   --->   Operation 4766 'or' 'sel_tmp614_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4767 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp191)   --->   "%sel_tmp189 = xor i1 %sel_tmp614_demorgan, true" [./imgproc.h:64]   --->   Operation 4767 'xor' 'sel_tmp189' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4768 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp191)   --->   "%sel_tmp190 = and i1 %tmp_487_2_2, %sel_tmp189" [./imgproc.h:64]   --->   Operation 4768 'and' 'sel_tmp190' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4769 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp191 = select i1 %sel_tmp190, i32 %p_Val2_235_2_2, i32 %sel_tmp188" [./imgproc.h:28]   --->   Operation 4769 'select' 'sel_tmp191' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4770 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_2_V_2_w)   --->   "%sel_tmp621_demorgan = or i1 %sel_tmp614_demorgan, %tmp_487_2_2" [./imgproc.h:64]   --->   Operation 4770 'or' 'sel_tmp621_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4771 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_2_V_2_w)   --->   "%sel_tmp192 = xor i1 %sel_tmp621_demorgan, true" [./imgproc.h:64]   --->   Operation 4771 'xor' 'sel_tmp192' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4772 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_2_V_2_w)   --->   "%sel_tmp193 = and i1 %icmp18, %sel_tmp192" [./imgproc.h:64]   --->   Operation 4772 'and' 'sel_tmp193' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4773 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_2_V_2_w = select i1 %sel_tmp193, i32 %tmp_498_2_2, i32 %sel_tmp191" [./imgproc.h:28]   --->   Operation 4773 'select' 'kernel_val_2_V_2_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4774 [1/1] (0.00ns)   --->   "%tmp_190 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_478)" [./imgproc.h:64]   --->   Operation 4774 'bitconcatenate' 'tmp_190' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4775 [1/1] (0.00ns)   --->   "%p_Result_280_2_3 = zext i53 %tmp_190 to i54" [./imgproc.h:64]   --->   Operation 4775 'zext' 'p_Result_280_2_3' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4776 [1/1] (1.67ns)   --->   "%man_V_4_2_3 = sub i54 0, %p_Result_280_2_3" [./imgproc.h:64]   --->   Operation 4776 'sub' 'man_V_4_2_3' <Predicate = (tmp_477)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4777 [1/1] (0.53ns)   --->   "%man_V_7_2_3 = select i1 %tmp_477, i54 %man_V_4_2_3, i54 %p_Result_280_2_3" [./imgproc.h:64]   --->   Operation 4777 'select' 'man_V_7_2_3' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4778 [1/1] (0.00ns)   --->   "%sh_amt_2_3_cast = sext i12 %sh_amt_2_3 to i32" [./imgproc.h:64]   --->   Operation 4778 'sext' 'sh_amt_2_3_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4779 [1/1] (1.11ns)   --->   "%tmp_490_2_3 = icmp eq i12 %F2_2_3, 22" [./imgproc.h:64]   --->   Operation 4779 'icmp' 'tmp_490_2_3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4780 [1/1] (0.00ns)   --->   "%tmp_479 = trunc i54 %man_V_7_2_3 to i32" [./imgproc.h:64]   --->   Operation 4780 'trunc' 'tmp_479' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4781 [1/1] (1.11ns)   --->   "%tmp_492_2_3 = icmp ult i12 %sh_amt_2_3, 54" [./imgproc.h:64]   --->   Operation 4781 'icmp' 'tmp_492_2_3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4782 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_2_3)   --->   "%tmp_495_2_3 = zext i32 %sh_amt_2_3_cast to i54" [./imgproc.h:64]   --->   Operation 4782 'zext' 'tmp_495_2_3' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4783 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_2_3)   --->   "%tmp_496_2_3 = ashr i54 %man_V_7_2_3, %tmp_495_2_3" [./imgproc.h:64]   --->   Operation 4783 'ashr' 'tmp_496_2_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4784 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_2_3)   --->   "%tmp_481 = trunc i54 %tmp_496_2_3 to i32" [./imgproc.h:64]   --->   Operation 4784 'trunc' 'tmp_481' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4785 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_2_3)   --->   "%storemerge_2_3 = select i1 %tmp_477, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 4785 'select' 'storemerge_2_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4786 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_2_V_3_w)   --->   "%tmp_498_2_3 = shl i32 %tmp_479, %sh_amt_2_3_cast" [./imgproc.h:64]   --->   Operation 4786 'shl' 'tmp_498_2_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4787 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_2_3 = select i1 %tmp_492_2_3, i32 %tmp_481, i32 %storemerge_2_3" [./imgproc.h:64]   --->   Operation 4787 'select' 'p_Val2_234_2_3' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4788 [1/1] (1.26ns)   --->   "%tmp_500_2_3 = add i12 -23, %F2_2_3" [./imgproc.h:64]   --->   Operation 4788 'add' 'tmp_500_2_3' <Predicate = (!tmp_499_2_3)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4789 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_2_3)   --->   "%tmp_500_2_3_cast = zext i12 %tmp_500_2_3 to i32" [./imgproc.h:64]   --->   Operation 4789 'zext' 'tmp_500_2_3_cast' <Predicate = (!tmp_499_2_3)> <Delay = 0.00>
ST_932 : Operation 4790 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_2_3)   --->   "%tmp_482 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_2_3, i32 %tmp_500_2_3_cast)" [./imgproc.h:64]   --->   Operation 4790 'bitselect' 'tmp_482' <Predicate = (!tmp_499_2_3)> <Delay = 0.00>
ST_932 : Operation 4791 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_2_3)   --->   "%qb_2_3 = select i1 %tmp_499_2_3, i1 %tmp_477, i1 %tmp_482" [./imgproc.h:64]   --->   Operation 4791 'select' 'qb_2_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4792 [1/1] (1.11ns)   --->   "%tmp_503_2_3 = icmp sgt i12 %F2_2_3, 23" [./imgproc.h:64]   --->   Operation 4792 'icmp' 'tmp_503_2_3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4793 [1/1] (1.26ns)   --->   "%tmp_504_2_3 = add i12 -24, %F2_2_3" [./imgproc.h:64]   --->   Operation 4793 'add' 'tmp_504_2_3' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4794 [1/1] (1.11ns)   --->   "%tmp_505_2_3 = icmp sgt i12 %tmp_504_2_3, 53" [./imgproc.h:64]   --->   Operation 4794 'icmp' 'tmp_505_2_3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4795 [1/1] (1.18ns)   --->   "%tmp_504_2_3_cast_op = sub i6 13, %tmp_483" [./imgproc.h:64]   --->   Operation 4795 'sub' 'tmp_504_2_3_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4796 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_2_3)   --->   "%tmp_484 = select i1 %tmp_505_2_3, i6 0, i6 %tmp_504_2_3_cast_op" [./imgproc.h:64]   --->   Operation 4796 'select' 'tmp_484' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4797 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_2_3)   --->   "%tmp_485 = zext i6 %tmp_484 to i54" [./imgproc.h:64]   --->   Operation 4797 'zext' 'tmp_485' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4798 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_2_3)   --->   "%tmp_486 = lshr i54 -1, %tmp_485" [./imgproc.h:64]   --->   Operation 4798 'lshr' 'tmp_486' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4799 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_2_3)   --->   "%tmp_487 = and i54 %man_V_7_2_3, %tmp_486" [./imgproc.h:64]   --->   Operation 4799 'and' 'tmp_487' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4800 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_2_3 = icmp ne i54 %tmp_487, 0" [./imgproc.h:64]   --->   Operation 4800 'icmp' 'tmp_507_2_3' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4801 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_2_3)   --->   "%r_2_3 = and i1 %tmp_503_2_3, %tmp_507_2_3" [./imgproc.h:64]   --->   Operation 4801 'and' 'r_2_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4802 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_2_3 = or i1 %tmp_477, %r_2_3" [./imgproc.h:64]   --->   Operation 4802 'or' 'p_r_i_i_i_2_3' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4803 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_2_3)   --->   "%qb_assign_1_2_3 = and i1 %p_r_i_i_i_2_3, %qb_2_3" [./imgproc.h:64]   --->   Operation 4803 'and' 'qb_assign_1_2_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4804 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_2_3)   --->   "%tmp_509_2_3 = zext i1 %qb_assign_1_2_3 to i32" [./imgproc.h:64]   --->   Operation 4804 'zext' 'tmp_509_2_3' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4805 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_2_3 = add nsw i32 %tmp_509_2_3, %p_Val2_234_2_3" [./imgproc.h:64]   --->   Operation 4805 'add' 'p_Val2_235_2_3' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4806 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp199)   --->   "%sel_tmp194 = xor i1 %tmp_485_2_3, true" [./imgproc.h:64]   --->   Operation 4806 'xor' 'sel_tmp194' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4807 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp199)   --->   "%sel_tmp195 = and i1 %tmp_490_2_3, %sel_tmp194" [./imgproc.h:64]   --->   Operation 4807 'and' 'sel_tmp195' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4808 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp199)   --->   "%sel_tmp196 = select i1 %sel_tmp195, i32 %tmp_479, i32 0" [./imgproc.h:28]   --->   Operation 4808 'select' 'sel_tmp196' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4809 [1/1] (0.46ns)   --->   "%sel_tmp633_demorgan = or i1 %tmp_485_2_3, %tmp_490_2_3" [./imgproc.h:64]   --->   Operation 4809 'or' 'sel_tmp633_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4810 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp199)   --->   "%sel_tmp197 = xor i1 %sel_tmp633_demorgan, true" [./imgproc.h:64]   --->   Operation 4810 'xor' 'sel_tmp197' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4811 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp199)   --->   "%sel_tmp198 = and i1 %tmp_487_2_3, %sel_tmp197" [./imgproc.h:64]   --->   Operation 4811 'and' 'sel_tmp198' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4812 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp199 = select i1 %sel_tmp198, i32 %p_Val2_235_2_3, i32 %sel_tmp196" [./imgproc.h:28]   --->   Operation 4812 'select' 'sel_tmp199' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4813 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_2_V_3_w)   --->   "%sel_tmp640_demorgan = or i1 %sel_tmp633_demorgan, %tmp_487_2_3" [./imgproc.h:64]   --->   Operation 4813 'or' 'sel_tmp640_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4814 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_2_V_3_w)   --->   "%sel_tmp200 = xor i1 %sel_tmp640_demorgan, true" [./imgproc.h:64]   --->   Operation 4814 'xor' 'sel_tmp200' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4815 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_2_V_3_w)   --->   "%sel_tmp201 = and i1 %icmp19, %sel_tmp200" [./imgproc.h:64]   --->   Operation 4815 'and' 'sel_tmp201' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4816 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_2_V_3_w = select i1 %sel_tmp201, i32 %tmp_498_2_3, i32 %sel_tmp199" [./imgproc.h:28]   --->   Operation 4816 'select' 'kernel_val_2_V_3_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4817 [1/1] (0.00ns)   --->   "%tmp_191 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_490)" [./imgproc.h:64]   --->   Operation 4817 'bitconcatenate' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4818 [1/1] (0.00ns)   --->   "%p_Result_280_2_4 = zext i53 %tmp_191 to i54" [./imgproc.h:64]   --->   Operation 4818 'zext' 'p_Result_280_2_4' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4819 [1/1] (1.67ns)   --->   "%man_V_4_2_4 = sub i54 0, %p_Result_280_2_4" [./imgproc.h:64]   --->   Operation 4819 'sub' 'man_V_4_2_4' <Predicate = (tmp_489)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4820 [1/1] (0.53ns)   --->   "%man_V_7_2_4 = select i1 %tmp_489, i54 %man_V_4_2_4, i54 %p_Result_280_2_4" [./imgproc.h:64]   --->   Operation 4820 'select' 'man_V_7_2_4' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4821 [1/1] (0.00ns)   --->   "%sh_amt_2_4_cast = sext i12 %sh_amt_2_4 to i32" [./imgproc.h:64]   --->   Operation 4821 'sext' 'sh_amt_2_4_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4822 [1/1] (1.11ns)   --->   "%tmp_490_2_4 = icmp eq i12 %F2_2_4, 22" [./imgproc.h:64]   --->   Operation 4822 'icmp' 'tmp_490_2_4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4823 [1/1] (0.00ns)   --->   "%tmp_491 = trunc i54 %man_V_7_2_4 to i32" [./imgproc.h:64]   --->   Operation 4823 'trunc' 'tmp_491' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4824 [1/1] (1.11ns)   --->   "%tmp_492_2_4 = icmp ult i12 %sh_amt_2_4, 54" [./imgproc.h:64]   --->   Operation 4824 'icmp' 'tmp_492_2_4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4825 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_2_4)   --->   "%tmp_495_2_4 = zext i32 %sh_amt_2_4_cast to i54" [./imgproc.h:64]   --->   Operation 4825 'zext' 'tmp_495_2_4' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4826 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_2_4)   --->   "%tmp_496_2_4 = ashr i54 %man_V_7_2_4, %tmp_495_2_4" [./imgproc.h:64]   --->   Operation 4826 'ashr' 'tmp_496_2_4' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4827 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_2_4)   --->   "%tmp_493 = trunc i54 %tmp_496_2_4 to i32" [./imgproc.h:64]   --->   Operation 4827 'trunc' 'tmp_493' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4828 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_2_4)   --->   "%storemerge_2_4 = select i1 %tmp_489, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 4828 'select' 'storemerge_2_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4829 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_2_V_4_w)   --->   "%tmp_498_2_4 = shl i32 %tmp_491, %sh_amt_2_4_cast" [./imgproc.h:64]   --->   Operation 4829 'shl' 'tmp_498_2_4' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4830 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_2_4 = select i1 %tmp_492_2_4, i32 %tmp_493, i32 %storemerge_2_4" [./imgproc.h:64]   --->   Operation 4830 'select' 'p_Val2_234_2_4' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4831 [1/1] (1.26ns)   --->   "%tmp_500_2_4 = add i12 -23, %F2_2_4" [./imgproc.h:64]   --->   Operation 4831 'add' 'tmp_500_2_4' <Predicate = (!tmp_499_2_4)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4832 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_2_4)   --->   "%tmp_500_2_4_cast = zext i12 %tmp_500_2_4 to i32" [./imgproc.h:64]   --->   Operation 4832 'zext' 'tmp_500_2_4_cast' <Predicate = (!tmp_499_2_4)> <Delay = 0.00>
ST_932 : Operation 4833 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_2_4)   --->   "%tmp_494 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_2_4, i32 %tmp_500_2_4_cast)" [./imgproc.h:64]   --->   Operation 4833 'bitselect' 'tmp_494' <Predicate = (!tmp_499_2_4)> <Delay = 0.00>
ST_932 : Operation 4834 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_2_4)   --->   "%qb_2_4 = select i1 %tmp_499_2_4, i1 %tmp_489, i1 %tmp_494" [./imgproc.h:64]   --->   Operation 4834 'select' 'qb_2_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4835 [1/1] (1.11ns)   --->   "%tmp_503_2_4 = icmp sgt i12 %F2_2_4, 23" [./imgproc.h:64]   --->   Operation 4835 'icmp' 'tmp_503_2_4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4836 [1/1] (1.26ns)   --->   "%tmp_504_2_4 = add i12 -24, %F2_2_4" [./imgproc.h:64]   --->   Operation 4836 'add' 'tmp_504_2_4' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4837 [1/1] (1.11ns)   --->   "%tmp_505_2_4 = icmp sgt i12 %tmp_504_2_4, 53" [./imgproc.h:64]   --->   Operation 4837 'icmp' 'tmp_505_2_4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4838 [1/1] (1.18ns)   --->   "%tmp_504_2_4_cast_op = sub i6 13, %tmp_495" [./imgproc.h:64]   --->   Operation 4838 'sub' 'tmp_504_2_4_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4839 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_2_4)   --->   "%tmp_496 = select i1 %tmp_505_2_4, i6 0, i6 %tmp_504_2_4_cast_op" [./imgproc.h:64]   --->   Operation 4839 'select' 'tmp_496' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4840 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_2_4)   --->   "%tmp_497 = zext i6 %tmp_496 to i54" [./imgproc.h:64]   --->   Operation 4840 'zext' 'tmp_497' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4841 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_2_4)   --->   "%tmp_498 = lshr i54 -1, %tmp_497" [./imgproc.h:64]   --->   Operation 4841 'lshr' 'tmp_498' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4842 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_2_4)   --->   "%tmp_499 = and i54 %man_V_7_2_4, %tmp_498" [./imgproc.h:64]   --->   Operation 4842 'and' 'tmp_499' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4843 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_2_4 = icmp ne i54 %tmp_499, 0" [./imgproc.h:64]   --->   Operation 4843 'icmp' 'tmp_507_2_4' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4844 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_2_4)   --->   "%r_2_4 = and i1 %tmp_503_2_4, %tmp_507_2_4" [./imgproc.h:64]   --->   Operation 4844 'and' 'r_2_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4845 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_2_4 = or i1 %tmp_489, %r_2_4" [./imgproc.h:64]   --->   Operation 4845 'or' 'p_r_i_i_i_2_4' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4846 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_2_4)   --->   "%qb_assign_1_2_4 = and i1 %p_r_i_i_i_2_4, %qb_2_4" [./imgproc.h:64]   --->   Operation 4846 'and' 'qb_assign_1_2_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4847 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_2_4)   --->   "%tmp_509_2_4 = zext i1 %qb_assign_1_2_4 to i32" [./imgproc.h:64]   --->   Operation 4847 'zext' 'tmp_509_2_4' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4848 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_2_4 = add nsw i32 %tmp_509_2_4, %p_Val2_234_2_4" [./imgproc.h:64]   --->   Operation 4848 'add' 'p_Val2_235_2_4' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4849 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp207)   --->   "%sel_tmp202 = xor i1 %tmp_485_2_4, true" [./imgproc.h:64]   --->   Operation 4849 'xor' 'sel_tmp202' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4850 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp207)   --->   "%sel_tmp203 = and i1 %tmp_490_2_4, %sel_tmp202" [./imgproc.h:64]   --->   Operation 4850 'and' 'sel_tmp203' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4851 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp207)   --->   "%sel_tmp204 = select i1 %sel_tmp203, i32 %tmp_491, i32 0" [./imgproc.h:28]   --->   Operation 4851 'select' 'sel_tmp204' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4852 [1/1] (0.46ns)   --->   "%sel_tmp652_demorgan = or i1 %tmp_485_2_4, %tmp_490_2_4" [./imgproc.h:64]   --->   Operation 4852 'or' 'sel_tmp652_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4853 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp207)   --->   "%sel_tmp205 = xor i1 %sel_tmp652_demorgan, true" [./imgproc.h:64]   --->   Operation 4853 'xor' 'sel_tmp205' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4854 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp207)   --->   "%sel_tmp206 = and i1 %tmp_487_2_4, %sel_tmp205" [./imgproc.h:64]   --->   Operation 4854 'and' 'sel_tmp206' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4855 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp207 = select i1 %sel_tmp206, i32 %p_Val2_235_2_4, i32 %sel_tmp204" [./imgproc.h:28]   --->   Operation 4855 'select' 'sel_tmp207' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4856 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_2_V_4_w)   --->   "%sel_tmp659_demorgan = or i1 %sel_tmp652_demorgan, %tmp_487_2_4" [./imgproc.h:64]   --->   Operation 4856 'or' 'sel_tmp659_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4857 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_2_V_4_w)   --->   "%sel_tmp208 = xor i1 %sel_tmp659_demorgan, true" [./imgproc.h:64]   --->   Operation 4857 'xor' 'sel_tmp208' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4858 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_2_V_4_w)   --->   "%sel_tmp209 = and i1 %icmp20, %sel_tmp208" [./imgproc.h:64]   --->   Operation 4858 'and' 'sel_tmp209' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4859 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_2_V_4_w = select i1 %sel_tmp209, i32 %tmp_498_2_4, i32 %sel_tmp207" [./imgproc.h:28]   --->   Operation 4859 'select' 'kernel_val_2_V_4_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4860 [1/1] (0.00ns)   --->   "%tmp_192 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_502)" [./imgproc.h:64]   --->   Operation 4860 'bitconcatenate' 'tmp_192' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4861 [1/1] (0.00ns)   --->   "%p_Result_280_2_5 = zext i53 %tmp_192 to i54" [./imgproc.h:64]   --->   Operation 4861 'zext' 'p_Result_280_2_5' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4862 [1/1] (1.67ns)   --->   "%man_V_4_2_5 = sub i54 0, %p_Result_280_2_5" [./imgproc.h:64]   --->   Operation 4862 'sub' 'man_V_4_2_5' <Predicate = (tmp_501)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4863 [1/1] (0.53ns)   --->   "%man_V_7_2_5 = select i1 %tmp_501, i54 %man_V_4_2_5, i54 %p_Result_280_2_5" [./imgproc.h:64]   --->   Operation 4863 'select' 'man_V_7_2_5' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4864 [1/1] (0.00ns)   --->   "%sh_amt_2_5_cast = sext i12 %sh_amt_2_5 to i32" [./imgproc.h:64]   --->   Operation 4864 'sext' 'sh_amt_2_5_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4865 [1/1] (1.11ns)   --->   "%tmp_490_2_5 = icmp eq i12 %F2_2_5, 22" [./imgproc.h:64]   --->   Operation 4865 'icmp' 'tmp_490_2_5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4866 [1/1] (0.00ns)   --->   "%tmp_503 = trunc i54 %man_V_7_2_5 to i32" [./imgproc.h:64]   --->   Operation 4866 'trunc' 'tmp_503' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4867 [1/1] (1.11ns)   --->   "%tmp_492_2_5 = icmp ult i12 %sh_amt_2_5, 54" [./imgproc.h:64]   --->   Operation 4867 'icmp' 'tmp_492_2_5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4868 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_2_5)   --->   "%tmp_495_2_5 = zext i32 %sh_amt_2_5_cast to i54" [./imgproc.h:64]   --->   Operation 4868 'zext' 'tmp_495_2_5' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4869 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_2_5)   --->   "%tmp_496_2_5 = ashr i54 %man_V_7_2_5, %tmp_495_2_5" [./imgproc.h:64]   --->   Operation 4869 'ashr' 'tmp_496_2_5' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4870 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_2_5)   --->   "%tmp_505 = trunc i54 %tmp_496_2_5 to i32" [./imgproc.h:64]   --->   Operation 4870 'trunc' 'tmp_505' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4871 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_2_5)   --->   "%storemerge_2_5 = select i1 %tmp_501, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 4871 'select' 'storemerge_2_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4872 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_2_V_5_w)   --->   "%tmp_498_2_5 = shl i32 %tmp_503, %sh_amt_2_5_cast" [./imgproc.h:64]   --->   Operation 4872 'shl' 'tmp_498_2_5' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4873 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_2_5 = select i1 %tmp_492_2_5, i32 %tmp_505, i32 %storemerge_2_5" [./imgproc.h:64]   --->   Operation 4873 'select' 'p_Val2_234_2_5' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4874 [1/1] (1.26ns)   --->   "%tmp_500_2_5 = add i12 -23, %F2_2_5" [./imgproc.h:64]   --->   Operation 4874 'add' 'tmp_500_2_5' <Predicate = (!tmp_499_2_5)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4875 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_2_5)   --->   "%tmp_500_2_5_cast = zext i12 %tmp_500_2_5 to i32" [./imgproc.h:64]   --->   Operation 4875 'zext' 'tmp_500_2_5_cast' <Predicate = (!tmp_499_2_5)> <Delay = 0.00>
ST_932 : Operation 4876 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_2_5)   --->   "%tmp_506 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_2_5, i32 %tmp_500_2_5_cast)" [./imgproc.h:64]   --->   Operation 4876 'bitselect' 'tmp_506' <Predicate = (!tmp_499_2_5)> <Delay = 0.00>
ST_932 : Operation 4877 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_2_5)   --->   "%qb_2_5 = select i1 %tmp_499_2_5, i1 %tmp_501, i1 %tmp_506" [./imgproc.h:64]   --->   Operation 4877 'select' 'qb_2_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4878 [1/1] (1.11ns)   --->   "%tmp_503_2_5 = icmp sgt i12 %F2_2_5, 23" [./imgproc.h:64]   --->   Operation 4878 'icmp' 'tmp_503_2_5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4879 [1/1] (1.26ns)   --->   "%tmp_504_2_5 = add i12 -24, %F2_2_5" [./imgproc.h:64]   --->   Operation 4879 'add' 'tmp_504_2_5' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4880 [1/1] (1.11ns)   --->   "%tmp_505_2_5 = icmp sgt i12 %tmp_504_2_5, 53" [./imgproc.h:64]   --->   Operation 4880 'icmp' 'tmp_505_2_5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4881 [1/1] (1.18ns)   --->   "%tmp_504_2_5_cast_op = sub i6 13, %tmp_507" [./imgproc.h:64]   --->   Operation 4881 'sub' 'tmp_504_2_5_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4882 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_2_5)   --->   "%tmp_508 = select i1 %tmp_505_2_5, i6 0, i6 %tmp_504_2_5_cast_op" [./imgproc.h:64]   --->   Operation 4882 'select' 'tmp_508' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4883 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_2_5)   --->   "%tmp_509 = zext i6 %tmp_508 to i54" [./imgproc.h:64]   --->   Operation 4883 'zext' 'tmp_509' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4884 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_2_5)   --->   "%tmp_510 = lshr i54 -1, %tmp_509" [./imgproc.h:64]   --->   Operation 4884 'lshr' 'tmp_510' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4885 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_2_5)   --->   "%tmp_511 = and i54 %man_V_7_2_5, %tmp_510" [./imgproc.h:64]   --->   Operation 4885 'and' 'tmp_511' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4886 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_2_5 = icmp ne i54 %tmp_511, 0" [./imgproc.h:64]   --->   Operation 4886 'icmp' 'tmp_507_2_5' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4887 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_2_5)   --->   "%r_2_5 = and i1 %tmp_503_2_5, %tmp_507_2_5" [./imgproc.h:64]   --->   Operation 4887 'and' 'r_2_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4888 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_2_5 = or i1 %tmp_501, %r_2_5" [./imgproc.h:64]   --->   Operation 4888 'or' 'p_r_i_i_i_2_5' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4889 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_2_5)   --->   "%qb_assign_1_2_5 = and i1 %p_r_i_i_i_2_5, %qb_2_5" [./imgproc.h:64]   --->   Operation 4889 'and' 'qb_assign_1_2_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4890 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_2_5)   --->   "%tmp_509_2_5 = zext i1 %qb_assign_1_2_5 to i32" [./imgproc.h:64]   --->   Operation 4890 'zext' 'tmp_509_2_5' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4891 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_2_5 = add nsw i32 %tmp_509_2_5, %p_Val2_234_2_5" [./imgproc.h:64]   --->   Operation 4891 'add' 'p_Val2_235_2_5' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4892 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp215)   --->   "%sel_tmp210 = xor i1 %tmp_485_2_5, true" [./imgproc.h:64]   --->   Operation 4892 'xor' 'sel_tmp210' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4893 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp215)   --->   "%sel_tmp211 = and i1 %tmp_490_2_5, %sel_tmp210" [./imgproc.h:64]   --->   Operation 4893 'and' 'sel_tmp211' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4894 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp215)   --->   "%sel_tmp212 = select i1 %sel_tmp211, i32 %tmp_503, i32 0" [./imgproc.h:28]   --->   Operation 4894 'select' 'sel_tmp212' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4895 [1/1] (0.46ns)   --->   "%sel_tmp671_demorgan = or i1 %tmp_485_2_5, %tmp_490_2_5" [./imgproc.h:64]   --->   Operation 4895 'or' 'sel_tmp671_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4896 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp215)   --->   "%sel_tmp213 = xor i1 %sel_tmp671_demorgan, true" [./imgproc.h:64]   --->   Operation 4896 'xor' 'sel_tmp213' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4897 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp215)   --->   "%sel_tmp214 = and i1 %tmp_487_2_5, %sel_tmp213" [./imgproc.h:64]   --->   Operation 4897 'and' 'sel_tmp214' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4898 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp215 = select i1 %sel_tmp214, i32 %p_Val2_235_2_5, i32 %sel_tmp212" [./imgproc.h:28]   --->   Operation 4898 'select' 'sel_tmp215' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4899 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_2_V_5_w)   --->   "%sel_tmp678_demorgan = or i1 %sel_tmp671_demorgan, %tmp_487_2_5" [./imgproc.h:64]   --->   Operation 4899 'or' 'sel_tmp678_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4900 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_2_V_5_w)   --->   "%sel_tmp216 = xor i1 %sel_tmp678_demorgan, true" [./imgproc.h:64]   --->   Operation 4900 'xor' 'sel_tmp216' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4901 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_2_V_5_w)   --->   "%sel_tmp217 = and i1 %icmp21, %sel_tmp216" [./imgproc.h:64]   --->   Operation 4901 'and' 'sel_tmp217' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4902 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_2_V_5_w = select i1 %sel_tmp217, i32 %tmp_498_2_5, i32 %sel_tmp215" [./imgproc.h:28]   --->   Operation 4902 'select' 'kernel_val_2_V_5_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4903 [1/1] (0.00ns)   --->   "%tmp_193 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_514)" [./imgproc.h:64]   --->   Operation 4903 'bitconcatenate' 'tmp_193' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4904 [1/1] (0.00ns)   --->   "%p_Result_280_2_6 = zext i53 %tmp_193 to i54" [./imgproc.h:64]   --->   Operation 4904 'zext' 'p_Result_280_2_6' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4905 [1/1] (1.67ns)   --->   "%man_V_4_2_6 = sub i54 0, %p_Result_280_2_6" [./imgproc.h:64]   --->   Operation 4905 'sub' 'man_V_4_2_6' <Predicate = (tmp_513)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4906 [1/1] (0.53ns)   --->   "%man_V_7_2_6 = select i1 %tmp_513, i54 %man_V_4_2_6, i54 %p_Result_280_2_6" [./imgproc.h:64]   --->   Operation 4906 'select' 'man_V_7_2_6' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4907 [1/1] (0.00ns)   --->   "%sh_amt_2_6_cast = sext i12 %sh_amt_2_6 to i32" [./imgproc.h:64]   --->   Operation 4907 'sext' 'sh_amt_2_6_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4908 [1/1] (1.11ns)   --->   "%tmp_490_2_6 = icmp eq i12 %F2_2_6, 22" [./imgproc.h:64]   --->   Operation 4908 'icmp' 'tmp_490_2_6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4909 [1/1] (0.00ns)   --->   "%tmp_515 = trunc i54 %man_V_7_2_6 to i32" [./imgproc.h:64]   --->   Operation 4909 'trunc' 'tmp_515' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4910 [1/1] (1.11ns)   --->   "%tmp_492_2_6 = icmp ult i12 %sh_amt_2_6, 54" [./imgproc.h:64]   --->   Operation 4910 'icmp' 'tmp_492_2_6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4911 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_2_6)   --->   "%tmp_495_2_6 = zext i32 %sh_amt_2_6_cast to i54" [./imgproc.h:64]   --->   Operation 4911 'zext' 'tmp_495_2_6' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4912 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_2_6)   --->   "%tmp_496_2_6 = ashr i54 %man_V_7_2_6, %tmp_495_2_6" [./imgproc.h:64]   --->   Operation 4912 'ashr' 'tmp_496_2_6' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4913 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_2_6)   --->   "%tmp_517 = trunc i54 %tmp_496_2_6 to i32" [./imgproc.h:64]   --->   Operation 4913 'trunc' 'tmp_517' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4914 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_2_6)   --->   "%storemerge_2_6 = select i1 %tmp_513, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 4914 'select' 'storemerge_2_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4915 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_2_V_6_w)   --->   "%tmp_498_2_6 = shl i32 %tmp_515, %sh_amt_2_6_cast" [./imgproc.h:64]   --->   Operation 4915 'shl' 'tmp_498_2_6' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4916 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_2_6 = select i1 %tmp_492_2_6, i32 %tmp_517, i32 %storemerge_2_6" [./imgproc.h:64]   --->   Operation 4916 'select' 'p_Val2_234_2_6' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4917 [1/1] (1.26ns)   --->   "%tmp_500_2_6 = add i12 -23, %F2_2_6" [./imgproc.h:64]   --->   Operation 4917 'add' 'tmp_500_2_6' <Predicate = (!tmp_499_2_6)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4918 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_2_6)   --->   "%tmp_500_2_6_cast = zext i12 %tmp_500_2_6 to i32" [./imgproc.h:64]   --->   Operation 4918 'zext' 'tmp_500_2_6_cast' <Predicate = (!tmp_499_2_6)> <Delay = 0.00>
ST_932 : Operation 4919 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_2_6)   --->   "%tmp_518 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_2_6, i32 %tmp_500_2_6_cast)" [./imgproc.h:64]   --->   Operation 4919 'bitselect' 'tmp_518' <Predicate = (!tmp_499_2_6)> <Delay = 0.00>
ST_932 : Operation 4920 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_2_6)   --->   "%qb_2_6 = select i1 %tmp_499_2_6, i1 %tmp_513, i1 %tmp_518" [./imgproc.h:64]   --->   Operation 4920 'select' 'qb_2_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4921 [1/1] (1.11ns)   --->   "%tmp_503_2_6 = icmp sgt i12 %F2_2_6, 23" [./imgproc.h:64]   --->   Operation 4921 'icmp' 'tmp_503_2_6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4922 [1/1] (1.26ns)   --->   "%tmp_504_2_6 = add i12 -24, %F2_2_6" [./imgproc.h:64]   --->   Operation 4922 'add' 'tmp_504_2_6' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4923 [1/1] (1.11ns)   --->   "%tmp_505_2_6 = icmp sgt i12 %tmp_504_2_6, 53" [./imgproc.h:64]   --->   Operation 4923 'icmp' 'tmp_505_2_6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4924 [1/1] (1.18ns)   --->   "%tmp_504_2_6_cast_op = sub i6 13, %tmp_519" [./imgproc.h:64]   --->   Operation 4924 'sub' 'tmp_504_2_6_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4925 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_2_6)   --->   "%tmp_520 = select i1 %tmp_505_2_6, i6 0, i6 %tmp_504_2_6_cast_op" [./imgproc.h:64]   --->   Operation 4925 'select' 'tmp_520' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4926 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_2_6)   --->   "%tmp_521 = zext i6 %tmp_520 to i54" [./imgproc.h:64]   --->   Operation 4926 'zext' 'tmp_521' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4927 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_2_6)   --->   "%tmp_522 = lshr i54 -1, %tmp_521" [./imgproc.h:64]   --->   Operation 4927 'lshr' 'tmp_522' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4928 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_2_6)   --->   "%tmp_523 = and i54 %man_V_7_2_6, %tmp_522" [./imgproc.h:64]   --->   Operation 4928 'and' 'tmp_523' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4929 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_2_6 = icmp ne i54 %tmp_523, 0" [./imgproc.h:64]   --->   Operation 4929 'icmp' 'tmp_507_2_6' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4930 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_2_6)   --->   "%r_2_6 = and i1 %tmp_503_2_6, %tmp_507_2_6" [./imgproc.h:64]   --->   Operation 4930 'and' 'r_2_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4931 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_2_6 = or i1 %tmp_513, %r_2_6" [./imgproc.h:64]   --->   Operation 4931 'or' 'p_r_i_i_i_2_6' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4932 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_2_6)   --->   "%qb_assign_1_2_6 = and i1 %p_r_i_i_i_2_6, %qb_2_6" [./imgproc.h:64]   --->   Operation 4932 'and' 'qb_assign_1_2_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4933 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_2_6)   --->   "%tmp_509_2_6 = zext i1 %qb_assign_1_2_6 to i32" [./imgproc.h:64]   --->   Operation 4933 'zext' 'tmp_509_2_6' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4934 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_2_6 = add nsw i32 %tmp_509_2_6, %p_Val2_234_2_6" [./imgproc.h:64]   --->   Operation 4934 'add' 'p_Val2_235_2_6' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4935 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp223)   --->   "%sel_tmp218 = xor i1 %tmp_485_2_6, true" [./imgproc.h:64]   --->   Operation 4935 'xor' 'sel_tmp218' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4936 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp223)   --->   "%sel_tmp219 = and i1 %tmp_490_2_6, %sel_tmp218" [./imgproc.h:64]   --->   Operation 4936 'and' 'sel_tmp219' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4937 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp223)   --->   "%sel_tmp220 = select i1 %sel_tmp219, i32 %tmp_515, i32 0" [./imgproc.h:28]   --->   Operation 4937 'select' 'sel_tmp220' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4938 [1/1] (0.46ns)   --->   "%sel_tmp690_demorgan = or i1 %tmp_485_2_6, %tmp_490_2_6" [./imgproc.h:64]   --->   Operation 4938 'or' 'sel_tmp690_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4939 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp223)   --->   "%sel_tmp221 = xor i1 %sel_tmp690_demorgan, true" [./imgproc.h:64]   --->   Operation 4939 'xor' 'sel_tmp221' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4940 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp223)   --->   "%sel_tmp222 = and i1 %tmp_487_2_6, %sel_tmp221" [./imgproc.h:64]   --->   Operation 4940 'and' 'sel_tmp222' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4941 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp223 = select i1 %sel_tmp222, i32 %p_Val2_235_2_6, i32 %sel_tmp220" [./imgproc.h:28]   --->   Operation 4941 'select' 'sel_tmp223' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4942 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_2_V_6_w)   --->   "%sel_tmp697_demorgan = or i1 %sel_tmp690_demorgan, %tmp_487_2_6" [./imgproc.h:64]   --->   Operation 4942 'or' 'sel_tmp697_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4943 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_2_V_6_w)   --->   "%sel_tmp224 = xor i1 %sel_tmp697_demorgan, true" [./imgproc.h:64]   --->   Operation 4943 'xor' 'sel_tmp224' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4944 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_2_V_6_w)   --->   "%sel_tmp225 = and i1 %icmp22, %sel_tmp224" [./imgproc.h:64]   --->   Operation 4944 'and' 'sel_tmp225' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4945 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_2_V_6_w = select i1 %sel_tmp225, i32 %tmp_498_2_6, i32 %sel_tmp223" [./imgproc.h:28]   --->   Operation 4945 'select' 'kernel_val_2_V_6_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4946 [1/1] (0.00ns)   --->   "%tmp_194 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_526)" [./imgproc.h:64]   --->   Operation 4946 'bitconcatenate' 'tmp_194' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4947 [1/1] (0.00ns)   --->   "%p_Result_280_2_7 = zext i53 %tmp_194 to i54" [./imgproc.h:64]   --->   Operation 4947 'zext' 'p_Result_280_2_7' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4948 [1/1] (1.67ns)   --->   "%man_V_4_2_7 = sub i54 0, %p_Result_280_2_7" [./imgproc.h:64]   --->   Operation 4948 'sub' 'man_V_4_2_7' <Predicate = (tmp_525)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4949 [1/1] (0.53ns)   --->   "%man_V_7_2_7 = select i1 %tmp_525, i54 %man_V_4_2_7, i54 %p_Result_280_2_7" [./imgproc.h:64]   --->   Operation 4949 'select' 'man_V_7_2_7' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4950 [1/1] (0.00ns)   --->   "%sh_amt_2_7_cast = sext i12 %sh_amt_2_7 to i32" [./imgproc.h:64]   --->   Operation 4950 'sext' 'sh_amt_2_7_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4951 [1/1] (1.11ns)   --->   "%tmp_490_2_7 = icmp eq i12 %F2_2_7, 22" [./imgproc.h:64]   --->   Operation 4951 'icmp' 'tmp_490_2_7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4952 [1/1] (0.00ns)   --->   "%tmp_527 = trunc i54 %man_V_7_2_7 to i32" [./imgproc.h:64]   --->   Operation 4952 'trunc' 'tmp_527' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4953 [1/1] (1.11ns)   --->   "%tmp_492_2_7 = icmp ult i12 %sh_amt_2_7, 54" [./imgproc.h:64]   --->   Operation 4953 'icmp' 'tmp_492_2_7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4954 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_2_7)   --->   "%tmp_495_2_7 = zext i32 %sh_amt_2_7_cast to i54" [./imgproc.h:64]   --->   Operation 4954 'zext' 'tmp_495_2_7' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4955 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_2_7)   --->   "%tmp_496_2_7 = ashr i54 %man_V_7_2_7, %tmp_495_2_7" [./imgproc.h:64]   --->   Operation 4955 'ashr' 'tmp_496_2_7' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4956 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_2_7)   --->   "%tmp_529 = trunc i54 %tmp_496_2_7 to i32" [./imgproc.h:64]   --->   Operation 4956 'trunc' 'tmp_529' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4957 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_2_7)   --->   "%storemerge_2_7 = select i1 %tmp_525, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 4957 'select' 'storemerge_2_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4958 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_2_V_7_w)   --->   "%tmp_498_2_7 = shl i32 %tmp_527, %sh_amt_2_7_cast" [./imgproc.h:64]   --->   Operation 4958 'shl' 'tmp_498_2_7' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4959 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_2_7 = select i1 %tmp_492_2_7, i32 %tmp_529, i32 %storemerge_2_7" [./imgproc.h:64]   --->   Operation 4959 'select' 'p_Val2_234_2_7' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4960 [1/1] (1.26ns)   --->   "%tmp_500_2_7 = add i12 -23, %F2_2_7" [./imgproc.h:64]   --->   Operation 4960 'add' 'tmp_500_2_7' <Predicate = (!tmp_499_2_7)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4961 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_2_7)   --->   "%tmp_500_2_7_cast = zext i12 %tmp_500_2_7 to i32" [./imgproc.h:64]   --->   Operation 4961 'zext' 'tmp_500_2_7_cast' <Predicate = (!tmp_499_2_7)> <Delay = 0.00>
ST_932 : Operation 4962 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_2_7)   --->   "%tmp_530 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_2_7, i32 %tmp_500_2_7_cast)" [./imgproc.h:64]   --->   Operation 4962 'bitselect' 'tmp_530' <Predicate = (!tmp_499_2_7)> <Delay = 0.00>
ST_932 : Operation 4963 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_2_7)   --->   "%qb_2_7 = select i1 %tmp_499_2_7, i1 %tmp_525, i1 %tmp_530" [./imgproc.h:64]   --->   Operation 4963 'select' 'qb_2_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4964 [1/1] (1.11ns)   --->   "%tmp_503_2_7 = icmp sgt i12 %F2_2_7, 23" [./imgproc.h:64]   --->   Operation 4964 'icmp' 'tmp_503_2_7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4965 [1/1] (1.26ns)   --->   "%tmp_504_2_7 = add i12 -24, %F2_2_7" [./imgproc.h:64]   --->   Operation 4965 'add' 'tmp_504_2_7' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4966 [1/1] (1.11ns)   --->   "%tmp_505_2_7 = icmp sgt i12 %tmp_504_2_7, 53" [./imgproc.h:64]   --->   Operation 4966 'icmp' 'tmp_505_2_7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4967 [1/1] (1.18ns)   --->   "%tmp_504_2_7_cast_op = sub i6 13, %tmp_531" [./imgproc.h:64]   --->   Operation 4967 'sub' 'tmp_504_2_7_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4968 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_2_7)   --->   "%tmp_532 = select i1 %tmp_505_2_7, i6 0, i6 %tmp_504_2_7_cast_op" [./imgproc.h:64]   --->   Operation 4968 'select' 'tmp_532' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4969 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_2_7)   --->   "%tmp_533 = zext i6 %tmp_532 to i54" [./imgproc.h:64]   --->   Operation 4969 'zext' 'tmp_533' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4970 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_2_7)   --->   "%tmp_534 = lshr i54 -1, %tmp_533" [./imgproc.h:64]   --->   Operation 4970 'lshr' 'tmp_534' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4971 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_2_7)   --->   "%tmp_535 = and i54 %man_V_7_2_7, %tmp_534" [./imgproc.h:64]   --->   Operation 4971 'and' 'tmp_535' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4972 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_2_7 = icmp ne i54 %tmp_535, 0" [./imgproc.h:64]   --->   Operation 4972 'icmp' 'tmp_507_2_7' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4973 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_2_7)   --->   "%r_2_7 = and i1 %tmp_503_2_7, %tmp_507_2_7" [./imgproc.h:64]   --->   Operation 4973 'and' 'r_2_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4974 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_2_7 = or i1 %tmp_525, %r_2_7" [./imgproc.h:64]   --->   Operation 4974 'or' 'p_r_i_i_i_2_7' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4975 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_2_7)   --->   "%qb_assign_1_2_7 = and i1 %p_r_i_i_i_2_7, %qb_2_7" [./imgproc.h:64]   --->   Operation 4975 'and' 'qb_assign_1_2_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4976 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_2_7)   --->   "%tmp_509_2_7 = zext i1 %qb_assign_1_2_7 to i32" [./imgproc.h:64]   --->   Operation 4976 'zext' 'tmp_509_2_7' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4977 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_2_7 = add nsw i32 %tmp_509_2_7, %p_Val2_234_2_7" [./imgproc.h:64]   --->   Operation 4977 'add' 'p_Val2_235_2_7' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4978 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp231)   --->   "%sel_tmp226 = xor i1 %tmp_485_2_7, true" [./imgproc.h:64]   --->   Operation 4978 'xor' 'sel_tmp226' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4979 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp231)   --->   "%sel_tmp227 = and i1 %tmp_490_2_7, %sel_tmp226" [./imgproc.h:64]   --->   Operation 4979 'and' 'sel_tmp227' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4980 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp231)   --->   "%sel_tmp228 = select i1 %sel_tmp227, i32 %tmp_527, i32 0" [./imgproc.h:28]   --->   Operation 4980 'select' 'sel_tmp228' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4981 [1/1] (0.46ns)   --->   "%sel_tmp709_demorgan = or i1 %tmp_485_2_7, %tmp_490_2_7" [./imgproc.h:64]   --->   Operation 4981 'or' 'sel_tmp709_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4982 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp231)   --->   "%sel_tmp229 = xor i1 %sel_tmp709_demorgan, true" [./imgproc.h:64]   --->   Operation 4982 'xor' 'sel_tmp229' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4983 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp231)   --->   "%sel_tmp230 = and i1 %tmp_487_2_7, %sel_tmp229" [./imgproc.h:64]   --->   Operation 4983 'and' 'sel_tmp230' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4984 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp231 = select i1 %sel_tmp230, i32 %p_Val2_235_2_7, i32 %sel_tmp228" [./imgproc.h:28]   --->   Operation 4984 'select' 'sel_tmp231' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4985 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_2_V_7_w)   --->   "%sel_tmp716_demorgan = or i1 %sel_tmp709_demorgan, %tmp_487_2_7" [./imgproc.h:64]   --->   Operation 4985 'or' 'sel_tmp716_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4986 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_2_V_7_w)   --->   "%sel_tmp232 = xor i1 %sel_tmp716_demorgan, true" [./imgproc.h:64]   --->   Operation 4986 'xor' 'sel_tmp232' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4987 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_2_V_7_w)   --->   "%sel_tmp233 = and i1 %icmp23, %sel_tmp232" [./imgproc.h:64]   --->   Operation 4987 'and' 'sel_tmp233' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4988 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_2_V_7_w = select i1 %sel_tmp233, i32 %tmp_498_2_7, i32 %sel_tmp231" [./imgproc.h:28]   --->   Operation 4988 'select' 'kernel_val_2_V_7_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4989 [1/1] (0.00ns)   --->   "%tmp_195 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_538)" [./imgproc.h:64]   --->   Operation 4989 'bitconcatenate' 'tmp_195' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4990 [1/1] (0.00ns)   --->   "%p_Result_280_3 = zext i53 %tmp_195 to i54" [./imgproc.h:64]   --->   Operation 4990 'zext' 'p_Result_280_3' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4991 [1/1] (1.67ns)   --->   "%man_V_4_3 = sub i54 0, %p_Result_280_3" [./imgproc.h:64]   --->   Operation 4991 'sub' 'man_V_4_3' <Predicate = (tmp_537)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4992 [1/1] (0.53ns)   --->   "%man_V_7_3 = select i1 %tmp_537, i54 %man_V_4_3, i54 %p_Result_280_3" [./imgproc.h:64]   --->   Operation 4992 'select' 'man_V_7_3' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 4993 [1/1] (0.00ns)   --->   "%sh_amt_3_cast = sext i12 %sh_amt_3 to i32" [./imgproc.h:64]   --->   Operation 4993 'sext' 'sh_amt_3_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4994 [1/1] (1.11ns)   --->   "%tmp_490_3 = icmp eq i12 %F2_3, 22" [./imgproc.h:64]   --->   Operation 4994 'icmp' 'tmp_490_3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4995 [1/1] (0.00ns)   --->   "%tmp_539 = trunc i54 %man_V_7_3 to i32" [./imgproc.h:64]   --->   Operation 4995 'trunc' 'tmp_539' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4996 [1/1] (1.11ns)   --->   "%tmp_492_3 = icmp ult i12 %sh_amt_3, 54" [./imgproc.h:64]   --->   Operation 4996 'icmp' 'tmp_492_3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4997 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_3)   --->   "%tmp_495_3 = zext i32 %sh_amt_3_cast to i54" [./imgproc.h:64]   --->   Operation 4997 'zext' 'tmp_495_3' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 4998 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_3)   --->   "%tmp_496_3 = ashr i54 %man_V_7_3, %tmp_495_3" [./imgproc.h:64]   --->   Operation 4998 'ashr' 'tmp_496_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 4999 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_3)   --->   "%tmp_541 = trunc i54 %tmp_496_3 to i32" [./imgproc.h:64]   --->   Operation 4999 'trunc' 'tmp_541' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5000 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_3)   --->   "%storemerge_3 = select i1 %tmp_537, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 5000 'select' 'storemerge_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5001 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_3_V_0_w)   --->   "%tmp_498_3 = shl i32 %tmp_539, %sh_amt_3_cast" [./imgproc.h:64]   --->   Operation 5001 'shl' 'tmp_498_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5002 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_3 = select i1 %tmp_492_3, i32 %tmp_541, i32 %storemerge_3" [./imgproc.h:64]   --->   Operation 5002 'select' 'p_Val2_234_3' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5003 [1/1] (1.26ns)   --->   "%tmp_500_3 = add i12 -23, %F2_3" [./imgproc.h:64]   --->   Operation 5003 'add' 'tmp_500_3' <Predicate = (!tmp_499_3)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5004 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_3)   --->   "%tmp_500_3_cast = zext i12 %tmp_500_3 to i32" [./imgproc.h:64]   --->   Operation 5004 'zext' 'tmp_500_3_cast' <Predicate = (!tmp_499_3)> <Delay = 0.00>
ST_932 : Operation 5005 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_3)   --->   "%tmp_542 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_3, i32 %tmp_500_3_cast)" [./imgproc.h:64]   --->   Operation 5005 'bitselect' 'tmp_542' <Predicate = (!tmp_499_3)> <Delay = 0.00>
ST_932 : Operation 5006 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_3)   --->   "%qb_3 = select i1 %tmp_499_3, i1 %tmp_537, i1 %tmp_542" [./imgproc.h:64]   --->   Operation 5006 'select' 'qb_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5007 [1/1] (1.11ns)   --->   "%tmp_503_3 = icmp sgt i12 %F2_3, 23" [./imgproc.h:64]   --->   Operation 5007 'icmp' 'tmp_503_3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5008 [1/1] (1.26ns)   --->   "%tmp_504_3 = add i12 -24, %F2_3" [./imgproc.h:64]   --->   Operation 5008 'add' 'tmp_504_3' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5009 [1/1] (1.11ns)   --->   "%tmp_505_3 = icmp sgt i12 %tmp_504_3, 53" [./imgproc.h:64]   --->   Operation 5009 'icmp' 'tmp_505_3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5010 [1/1] (1.18ns)   --->   "%tmp_504_3_cast_op = sub i6 13, %tmp_543" [./imgproc.h:64]   --->   Operation 5010 'sub' 'tmp_504_3_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5011 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_3)   --->   "%tmp_544 = select i1 %tmp_505_3, i6 0, i6 %tmp_504_3_cast_op" [./imgproc.h:64]   --->   Operation 5011 'select' 'tmp_544' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5012 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_3)   --->   "%tmp_545 = zext i6 %tmp_544 to i54" [./imgproc.h:64]   --->   Operation 5012 'zext' 'tmp_545' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5013 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_3)   --->   "%tmp_546 = lshr i54 -1, %tmp_545" [./imgproc.h:64]   --->   Operation 5013 'lshr' 'tmp_546' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5014 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_3)   --->   "%tmp_547 = and i54 %man_V_7_3, %tmp_546" [./imgproc.h:64]   --->   Operation 5014 'and' 'tmp_547' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5015 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_3 = icmp ne i54 %tmp_547, 0" [./imgproc.h:64]   --->   Operation 5015 'icmp' 'tmp_507_3' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5016 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_3)   --->   "%r_3 = and i1 %tmp_503_3, %tmp_507_3" [./imgproc.h:64]   --->   Operation 5016 'and' 'r_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5017 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_3 = or i1 %tmp_537, %r_3" [./imgproc.h:64]   --->   Operation 5017 'or' 'p_r_i_i_i_3' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5018 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_3)   --->   "%qb_assign_1_3 = and i1 %p_r_i_i_i_3, %qb_3" [./imgproc.h:64]   --->   Operation 5018 'and' 'qb_assign_1_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5019 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_3)   --->   "%tmp_509_3 = zext i1 %qb_assign_1_3 to i32" [./imgproc.h:64]   --->   Operation 5019 'zext' 'tmp_509_3' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5020 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_3 = add nsw i32 %tmp_509_3, %p_Val2_234_3" [./imgproc.h:64]   --->   Operation 5020 'add' 'p_Val2_235_3' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5021 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp239)   --->   "%sel_tmp234 = xor i1 %tmp_485_3, true" [./imgproc.h:64]   --->   Operation 5021 'xor' 'sel_tmp234' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5022 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp239)   --->   "%sel_tmp235 = and i1 %tmp_490_3, %sel_tmp234" [./imgproc.h:64]   --->   Operation 5022 'and' 'sel_tmp235' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5023 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp239)   --->   "%sel_tmp236 = select i1 %sel_tmp235, i32 %tmp_539, i32 0" [./imgproc.h:28]   --->   Operation 5023 'select' 'sel_tmp236' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5024 [1/1] (0.46ns)   --->   "%sel_tmp861_demorgan = or i1 %tmp_485_3, %tmp_490_3" [./imgproc.h:64]   --->   Operation 5024 'or' 'sel_tmp861_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5025 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp239)   --->   "%sel_tmp237 = xor i1 %sel_tmp861_demorgan, true" [./imgproc.h:64]   --->   Operation 5025 'xor' 'sel_tmp237' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5026 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp239)   --->   "%sel_tmp238 = and i1 %tmp_487_3, %sel_tmp237" [./imgproc.h:64]   --->   Operation 5026 'and' 'sel_tmp238' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5027 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp239 = select i1 %sel_tmp238, i32 %p_Val2_235_3, i32 %sel_tmp236" [./imgproc.h:28]   --->   Operation 5027 'select' 'sel_tmp239' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5028 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_3_V_0_w)   --->   "%sel_tmp868_demorgan = or i1 %sel_tmp861_demorgan, %tmp_487_3" [./imgproc.h:64]   --->   Operation 5028 'or' 'sel_tmp868_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5029 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_3_V_0_w)   --->   "%sel_tmp240 = xor i1 %sel_tmp868_demorgan, true" [./imgproc.h:64]   --->   Operation 5029 'xor' 'sel_tmp240' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5030 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_3_V_0_w)   --->   "%sel_tmp241 = and i1 %icmp24, %sel_tmp240" [./imgproc.h:64]   --->   Operation 5030 'and' 'sel_tmp241' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5031 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_3_V_0_w = select i1 %sel_tmp241, i32 %tmp_498_3, i32 %sel_tmp239" [./imgproc.h:28]   --->   Operation 5031 'select' 'kernel_val_3_V_0_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5032 [1/1] (0.00ns)   --->   "%tmp_196 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_550)" [./imgproc.h:64]   --->   Operation 5032 'bitconcatenate' 'tmp_196' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5033 [1/1] (0.00ns)   --->   "%p_Result_280_3_1 = zext i53 %tmp_196 to i54" [./imgproc.h:64]   --->   Operation 5033 'zext' 'p_Result_280_3_1' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5034 [1/1] (1.67ns)   --->   "%man_V_4_3_1 = sub i54 0, %p_Result_280_3_1" [./imgproc.h:64]   --->   Operation 5034 'sub' 'man_V_4_3_1' <Predicate = (tmp_549)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5035 [1/1] (0.53ns)   --->   "%man_V_7_3_1 = select i1 %tmp_549, i54 %man_V_4_3_1, i54 %p_Result_280_3_1" [./imgproc.h:64]   --->   Operation 5035 'select' 'man_V_7_3_1' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5036 [1/1] (0.00ns)   --->   "%sh_amt_3_1_cast = sext i12 %sh_amt_3_1 to i32" [./imgproc.h:64]   --->   Operation 5036 'sext' 'sh_amt_3_1_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5037 [1/1] (1.11ns)   --->   "%tmp_490_3_1 = icmp eq i12 %F2_3_1, 22" [./imgproc.h:64]   --->   Operation 5037 'icmp' 'tmp_490_3_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5038 [1/1] (0.00ns)   --->   "%tmp_551 = trunc i54 %man_V_7_3_1 to i32" [./imgproc.h:64]   --->   Operation 5038 'trunc' 'tmp_551' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5039 [1/1] (1.11ns)   --->   "%tmp_492_3_1 = icmp ult i12 %sh_amt_3_1, 54" [./imgproc.h:64]   --->   Operation 5039 'icmp' 'tmp_492_3_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5040 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_3_1)   --->   "%tmp_495_3_1 = zext i32 %sh_amt_3_1_cast to i54" [./imgproc.h:64]   --->   Operation 5040 'zext' 'tmp_495_3_1' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5041 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_3_1)   --->   "%tmp_496_3_1 = ashr i54 %man_V_7_3_1, %tmp_495_3_1" [./imgproc.h:64]   --->   Operation 5041 'ashr' 'tmp_496_3_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5042 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_3_1)   --->   "%tmp_553 = trunc i54 %tmp_496_3_1 to i32" [./imgproc.h:64]   --->   Operation 5042 'trunc' 'tmp_553' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5043 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_3_1)   --->   "%storemerge_3_1 = select i1 %tmp_549, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 5043 'select' 'storemerge_3_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5044 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_3_V_1_w)   --->   "%tmp_498_3_1 = shl i32 %tmp_551, %sh_amt_3_1_cast" [./imgproc.h:64]   --->   Operation 5044 'shl' 'tmp_498_3_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5045 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_3_1 = select i1 %tmp_492_3_1, i32 %tmp_553, i32 %storemerge_3_1" [./imgproc.h:64]   --->   Operation 5045 'select' 'p_Val2_234_3_1' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5046 [1/1] (1.26ns)   --->   "%tmp_500_3_1 = add i12 -23, %F2_3_1" [./imgproc.h:64]   --->   Operation 5046 'add' 'tmp_500_3_1' <Predicate = (!tmp_499_3_1)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5047 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_3_1)   --->   "%tmp_500_3_1_cast = zext i12 %tmp_500_3_1 to i32" [./imgproc.h:64]   --->   Operation 5047 'zext' 'tmp_500_3_1_cast' <Predicate = (!tmp_499_3_1)> <Delay = 0.00>
ST_932 : Operation 5048 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_3_1)   --->   "%tmp_554 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_3_1, i32 %tmp_500_3_1_cast)" [./imgproc.h:64]   --->   Operation 5048 'bitselect' 'tmp_554' <Predicate = (!tmp_499_3_1)> <Delay = 0.00>
ST_932 : Operation 5049 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_3_1)   --->   "%qb_3_1 = select i1 %tmp_499_3_1, i1 %tmp_549, i1 %tmp_554" [./imgproc.h:64]   --->   Operation 5049 'select' 'qb_3_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5050 [1/1] (1.11ns)   --->   "%tmp_503_3_1 = icmp sgt i12 %F2_3_1, 23" [./imgproc.h:64]   --->   Operation 5050 'icmp' 'tmp_503_3_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5051 [1/1] (1.26ns)   --->   "%tmp_504_3_1 = add i12 -24, %F2_3_1" [./imgproc.h:64]   --->   Operation 5051 'add' 'tmp_504_3_1' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5052 [1/1] (1.11ns)   --->   "%tmp_505_3_1 = icmp sgt i12 %tmp_504_3_1, 53" [./imgproc.h:64]   --->   Operation 5052 'icmp' 'tmp_505_3_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5053 [1/1] (1.18ns)   --->   "%tmp_504_3_1_cast_op = sub i6 13, %tmp_555" [./imgproc.h:64]   --->   Operation 5053 'sub' 'tmp_504_3_1_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5054 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_3_1)   --->   "%tmp_556 = select i1 %tmp_505_3_1, i6 0, i6 %tmp_504_3_1_cast_op" [./imgproc.h:64]   --->   Operation 5054 'select' 'tmp_556' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5055 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_3_1)   --->   "%tmp_557 = zext i6 %tmp_556 to i54" [./imgproc.h:64]   --->   Operation 5055 'zext' 'tmp_557' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5056 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_3_1)   --->   "%tmp_558 = lshr i54 -1, %tmp_557" [./imgproc.h:64]   --->   Operation 5056 'lshr' 'tmp_558' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5057 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_3_1)   --->   "%tmp_559 = and i54 %man_V_7_3_1, %tmp_558" [./imgproc.h:64]   --->   Operation 5057 'and' 'tmp_559' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5058 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_3_1 = icmp ne i54 %tmp_559, 0" [./imgproc.h:64]   --->   Operation 5058 'icmp' 'tmp_507_3_1' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5059 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_3_1)   --->   "%r_3_1 = and i1 %tmp_503_3_1, %tmp_507_3_1" [./imgproc.h:64]   --->   Operation 5059 'and' 'r_3_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5060 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_3_1 = or i1 %tmp_549, %r_3_1" [./imgproc.h:64]   --->   Operation 5060 'or' 'p_r_i_i_i_3_1' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5061 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_3_1)   --->   "%qb_assign_1_3_1 = and i1 %p_r_i_i_i_3_1, %qb_3_1" [./imgproc.h:64]   --->   Operation 5061 'and' 'qb_assign_1_3_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5062 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_3_1)   --->   "%tmp_509_3_1 = zext i1 %qb_assign_1_3_1 to i32" [./imgproc.h:64]   --->   Operation 5062 'zext' 'tmp_509_3_1' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5063 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_3_1 = add nsw i32 %tmp_509_3_1, %p_Val2_234_3_1" [./imgproc.h:64]   --->   Operation 5063 'add' 'p_Val2_235_3_1' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5064 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp247)   --->   "%sel_tmp242 = xor i1 %tmp_485_3_1, true" [./imgproc.h:64]   --->   Operation 5064 'xor' 'sel_tmp242' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5065 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp247)   --->   "%sel_tmp243 = and i1 %tmp_490_3_1, %sel_tmp242" [./imgproc.h:64]   --->   Operation 5065 'and' 'sel_tmp243' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5066 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp247)   --->   "%sel_tmp244 = select i1 %sel_tmp243, i32 %tmp_551, i32 0" [./imgproc.h:28]   --->   Operation 5066 'select' 'sel_tmp244' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5067 [1/1] (0.46ns)   --->   "%sel_tmp880_demorgan = or i1 %tmp_485_3_1, %tmp_490_3_1" [./imgproc.h:64]   --->   Operation 5067 'or' 'sel_tmp880_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5068 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp247)   --->   "%sel_tmp245 = xor i1 %sel_tmp880_demorgan, true" [./imgproc.h:64]   --->   Operation 5068 'xor' 'sel_tmp245' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5069 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp247)   --->   "%sel_tmp246 = and i1 %tmp_487_3_1, %sel_tmp245" [./imgproc.h:64]   --->   Operation 5069 'and' 'sel_tmp246' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5070 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp247 = select i1 %sel_tmp246, i32 %p_Val2_235_3_1, i32 %sel_tmp244" [./imgproc.h:28]   --->   Operation 5070 'select' 'sel_tmp247' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5071 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_3_V_1_w)   --->   "%sel_tmp887_demorgan = or i1 %sel_tmp880_demorgan, %tmp_487_3_1" [./imgproc.h:64]   --->   Operation 5071 'or' 'sel_tmp887_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5072 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_3_V_1_w)   --->   "%sel_tmp248 = xor i1 %sel_tmp887_demorgan, true" [./imgproc.h:64]   --->   Operation 5072 'xor' 'sel_tmp248' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5073 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_3_V_1_w)   --->   "%sel_tmp249 = and i1 %icmp25, %sel_tmp248" [./imgproc.h:64]   --->   Operation 5073 'and' 'sel_tmp249' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5074 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_3_V_1_w = select i1 %sel_tmp249, i32 %tmp_498_3_1, i32 %sel_tmp247" [./imgproc.h:28]   --->   Operation 5074 'select' 'kernel_val_3_V_1_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5075 [1/1] (0.00ns)   --->   "%tmp_197 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_562)" [./imgproc.h:64]   --->   Operation 5075 'bitconcatenate' 'tmp_197' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5076 [1/1] (0.00ns)   --->   "%p_Result_280_3_2 = zext i53 %tmp_197 to i54" [./imgproc.h:64]   --->   Operation 5076 'zext' 'p_Result_280_3_2' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5077 [1/1] (1.67ns)   --->   "%man_V_4_3_2 = sub i54 0, %p_Result_280_3_2" [./imgproc.h:64]   --->   Operation 5077 'sub' 'man_V_4_3_2' <Predicate = (tmp_561)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5078 [1/1] (0.53ns)   --->   "%man_V_7_3_2 = select i1 %tmp_561, i54 %man_V_4_3_2, i54 %p_Result_280_3_2" [./imgproc.h:64]   --->   Operation 5078 'select' 'man_V_7_3_2' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5079 [1/1] (0.00ns)   --->   "%sh_amt_3_2_cast = sext i12 %sh_amt_3_2 to i32" [./imgproc.h:64]   --->   Operation 5079 'sext' 'sh_amt_3_2_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5080 [1/1] (1.11ns)   --->   "%tmp_490_3_2 = icmp eq i12 %F2_3_2, 22" [./imgproc.h:64]   --->   Operation 5080 'icmp' 'tmp_490_3_2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5081 [1/1] (0.00ns)   --->   "%tmp_563 = trunc i54 %man_V_7_3_2 to i32" [./imgproc.h:64]   --->   Operation 5081 'trunc' 'tmp_563' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5082 [1/1] (1.11ns)   --->   "%tmp_492_3_2 = icmp ult i12 %sh_amt_3_2, 54" [./imgproc.h:64]   --->   Operation 5082 'icmp' 'tmp_492_3_2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5083 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_3_2)   --->   "%tmp_495_3_2 = zext i32 %sh_amt_3_2_cast to i54" [./imgproc.h:64]   --->   Operation 5083 'zext' 'tmp_495_3_2' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5084 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_3_2)   --->   "%tmp_496_3_2 = ashr i54 %man_V_7_3_2, %tmp_495_3_2" [./imgproc.h:64]   --->   Operation 5084 'ashr' 'tmp_496_3_2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5085 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_3_2)   --->   "%tmp_565 = trunc i54 %tmp_496_3_2 to i32" [./imgproc.h:64]   --->   Operation 5085 'trunc' 'tmp_565' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5086 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_3_2)   --->   "%storemerge_3_2 = select i1 %tmp_561, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 5086 'select' 'storemerge_3_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5087 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_3_V_2_w)   --->   "%tmp_498_3_2 = shl i32 %tmp_563, %sh_amt_3_2_cast" [./imgproc.h:64]   --->   Operation 5087 'shl' 'tmp_498_3_2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5088 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_3_2 = select i1 %tmp_492_3_2, i32 %tmp_565, i32 %storemerge_3_2" [./imgproc.h:64]   --->   Operation 5088 'select' 'p_Val2_234_3_2' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5089 [1/1] (1.26ns)   --->   "%tmp_500_3_2 = add i12 -23, %F2_3_2" [./imgproc.h:64]   --->   Operation 5089 'add' 'tmp_500_3_2' <Predicate = (!tmp_499_3_2)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5090 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_3_2)   --->   "%tmp_500_3_2_cast = zext i12 %tmp_500_3_2 to i32" [./imgproc.h:64]   --->   Operation 5090 'zext' 'tmp_500_3_2_cast' <Predicate = (!tmp_499_3_2)> <Delay = 0.00>
ST_932 : Operation 5091 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_3_2)   --->   "%tmp_566 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_3_2, i32 %tmp_500_3_2_cast)" [./imgproc.h:64]   --->   Operation 5091 'bitselect' 'tmp_566' <Predicate = (!tmp_499_3_2)> <Delay = 0.00>
ST_932 : Operation 5092 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_3_2)   --->   "%qb_3_2 = select i1 %tmp_499_3_2, i1 %tmp_561, i1 %tmp_566" [./imgproc.h:64]   --->   Operation 5092 'select' 'qb_3_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5093 [1/1] (1.11ns)   --->   "%tmp_503_3_2 = icmp sgt i12 %F2_3_2, 23" [./imgproc.h:64]   --->   Operation 5093 'icmp' 'tmp_503_3_2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5094 [1/1] (1.26ns)   --->   "%tmp_504_3_2 = add i12 -24, %F2_3_2" [./imgproc.h:64]   --->   Operation 5094 'add' 'tmp_504_3_2' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5095 [1/1] (1.11ns)   --->   "%tmp_505_3_2 = icmp sgt i12 %tmp_504_3_2, 53" [./imgproc.h:64]   --->   Operation 5095 'icmp' 'tmp_505_3_2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5096 [1/1] (1.18ns)   --->   "%tmp_504_3_2_cast_op = sub i6 13, %tmp_567" [./imgproc.h:64]   --->   Operation 5096 'sub' 'tmp_504_3_2_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5097 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_3_2)   --->   "%tmp_568 = select i1 %tmp_505_3_2, i6 0, i6 %tmp_504_3_2_cast_op" [./imgproc.h:64]   --->   Operation 5097 'select' 'tmp_568' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5098 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_3_2)   --->   "%tmp_569 = zext i6 %tmp_568 to i54" [./imgproc.h:64]   --->   Operation 5098 'zext' 'tmp_569' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5099 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_3_2)   --->   "%tmp_570 = lshr i54 -1, %tmp_569" [./imgproc.h:64]   --->   Operation 5099 'lshr' 'tmp_570' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5100 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_3_2)   --->   "%tmp_571 = and i54 %man_V_7_3_2, %tmp_570" [./imgproc.h:64]   --->   Operation 5100 'and' 'tmp_571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5101 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_3_2 = icmp ne i54 %tmp_571, 0" [./imgproc.h:64]   --->   Operation 5101 'icmp' 'tmp_507_3_2' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5102 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_3_2)   --->   "%r_3_2 = and i1 %tmp_503_3_2, %tmp_507_3_2" [./imgproc.h:64]   --->   Operation 5102 'and' 'r_3_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5103 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_3_2 = or i1 %tmp_561, %r_3_2" [./imgproc.h:64]   --->   Operation 5103 'or' 'p_r_i_i_i_3_2' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5104 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_3_2)   --->   "%qb_assign_1_3_2 = and i1 %p_r_i_i_i_3_2, %qb_3_2" [./imgproc.h:64]   --->   Operation 5104 'and' 'qb_assign_1_3_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5105 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_3_2)   --->   "%tmp_509_3_2 = zext i1 %qb_assign_1_3_2 to i32" [./imgproc.h:64]   --->   Operation 5105 'zext' 'tmp_509_3_2' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5106 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_3_2 = add nsw i32 %tmp_509_3_2, %p_Val2_234_3_2" [./imgproc.h:64]   --->   Operation 5106 'add' 'p_Val2_235_3_2' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5107 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp255)   --->   "%sel_tmp250 = xor i1 %tmp_485_3_2, true" [./imgproc.h:64]   --->   Operation 5107 'xor' 'sel_tmp250' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5108 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp255)   --->   "%sel_tmp251 = and i1 %tmp_490_3_2, %sel_tmp250" [./imgproc.h:64]   --->   Operation 5108 'and' 'sel_tmp251' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5109 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp255)   --->   "%sel_tmp252 = select i1 %sel_tmp251, i32 %tmp_563, i32 0" [./imgproc.h:28]   --->   Operation 5109 'select' 'sel_tmp252' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5110 [1/1] (0.46ns)   --->   "%sel_tmp899_demorgan = or i1 %tmp_485_3_2, %tmp_490_3_2" [./imgproc.h:64]   --->   Operation 5110 'or' 'sel_tmp899_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5111 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp255)   --->   "%sel_tmp253 = xor i1 %sel_tmp899_demorgan, true" [./imgproc.h:64]   --->   Operation 5111 'xor' 'sel_tmp253' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5112 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp255)   --->   "%sel_tmp254 = and i1 %tmp_487_3_2, %sel_tmp253" [./imgproc.h:64]   --->   Operation 5112 'and' 'sel_tmp254' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5113 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp255 = select i1 %sel_tmp254, i32 %p_Val2_235_3_2, i32 %sel_tmp252" [./imgproc.h:28]   --->   Operation 5113 'select' 'sel_tmp255' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5114 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_3_V_2_w)   --->   "%sel_tmp906_demorgan = or i1 %sel_tmp899_demorgan, %tmp_487_3_2" [./imgproc.h:64]   --->   Operation 5114 'or' 'sel_tmp906_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5115 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_3_V_2_w)   --->   "%sel_tmp256 = xor i1 %sel_tmp906_demorgan, true" [./imgproc.h:64]   --->   Operation 5115 'xor' 'sel_tmp256' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5116 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_3_V_2_w)   --->   "%sel_tmp257 = and i1 %icmp26, %sel_tmp256" [./imgproc.h:64]   --->   Operation 5116 'and' 'sel_tmp257' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5117 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_3_V_2_w = select i1 %sel_tmp257, i32 %tmp_498_3_2, i32 %sel_tmp255" [./imgproc.h:28]   --->   Operation 5117 'select' 'kernel_val_3_V_2_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5118 [1/1] (0.00ns)   --->   "%tmp_198 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_574)" [./imgproc.h:64]   --->   Operation 5118 'bitconcatenate' 'tmp_198' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5119 [1/1] (0.00ns)   --->   "%p_Result_280_3_3 = zext i53 %tmp_198 to i54" [./imgproc.h:64]   --->   Operation 5119 'zext' 'p_Result_280_3_3' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5120 [1/1] (1.67ns)   --->   "%man_V_4_3_3 = sub i54 0, %p_Result_280_3_3" [./imgproc.h:64]   --->   Operation 5120 'sub' 'man_V_4_3_3' <Predicate = (tmp_573)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5121 [1/1] (0.53ns)   --->   "%man_V_7_3_3 = select i1 %tmp_573, i54 %man_V_4_3_3, i54 %p_Result_280_3_3" [./imgproc.h:64]   --->   Operation 5121 'select' 'man_V_7_3_3' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5122 [1/1] (0.00ns)   --->   "%sh_amt_3_3_cast = sext i12 %sh_amt_3_3 to i32" [./imgproc.h:64]   --->   Operation 5122 'sext' 'sh_amt_3_3_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5123 [1/1] (1.11ns)   --->   "%tmp_490_3_3 = icmp eq i12 %F2_3_3, 22" [./imgproc.h:64]   --->   Operation 5123 'icmp' 'tmp_490_3_3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5124 [1/1] (0.00ns)   --->   "%tmp_575 = trunc i54 %man_V_7_3_3 to i32" [./imgproc.h:64]   --->   Operation 5124 'trunc' 'tmp_575' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5125 [1/1] (1.11ns)   --->   "%tmp_492_3_3 = icmp ult i12 %sh_amt_3_3, 54" [./imgproc.h:64]   --->   Operation 5125 'icmp' 'tmp_492_3_3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5126 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_3_3)   --->   "%tmp_495_3_3 = zext i32 %sh_amt_3_3_cast to i54" [./imgproc.h:64]   --->   Operation 5126 'zext' 'tmp_495_3_3' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5127 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_3_3)   --->   "%tmp_496_3_3 = ashr i54 %man_V_7_3_3, %tmp_495_3_3" [./imgproc.h:64]   --->   Operation 5127 'ashr' 'tmp_496_3_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5128 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_3_3)   --->   "%tmp_577 = trunc i54 %tmp_496_3_3 to i32" [./imgproc.h:64]   --->   Operation 5128 'trunc' 'tmp_577' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5129 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_3_3)   --->   "%storemerge_3_3 = select i1 %tmp_573, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 5129 'select' 'storemerge_3_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5130 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_3_V_3_w)   --->   "%tmp_498_3_3 = shl i32 %tmp_575, %sh_amt_3_3_cast" [./imgproc.h:64]   --->   Operation 5130 'shl' 'tmp_498_3_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5131 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_3_3 = select i1 %tmp_492_3_3, i32 %tmp_577, i32 %storemerge_3_3" [./imgproc.h:64]   --->   Operation 5131 'select' 'p_Val2_234_3_3' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5132 [1/1] (1.26ns)   --->   "%tmp_500_3_3 = add i12 -23, %F2_3_3" [./imgproc.h:64]   --->   Operation 5132 'add' 'tmp_500_3_3' <Predicate = (!tmp_499_3_3)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5133 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_3_3)   --->   "%tmp_500_3_3_cast = zext i12 %tmp_500_3_3 to i32" [./imgproc.h:64]   --->   Operation 5133 'zext' 'tmp_500_3_3_cast' <Predicate = (!tmp_499_3_3)> <Delay = 0.00>
ST_932 : Operation 5134 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_3_3)   --->   "%tmp_578 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_3_3, i32 %tmp_500_3_3_cast)" [./imgproc.h:64]   --->   Operation 5134 'bitselect' 'tmp_578' <Predicate = (!tmp_499_3_3)> <Delay = 0.00>
ST_932 : Operation 5135 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_3_3)   --->   "%qb_3_3 = select i1 %tmp_499_3_3, i1 %tmp_573, i1 %tmp_578" [./imgproc.h:64]   --->   Operation 5135 'select' 'qb_3_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5136 [1/1] (1.11ns)   --->   "%tmp_503_3_3 = icmp sgt i12 %F2_3_3, 23" [./imgproc.h:64]   --->   Operation 5136 'icmp' 'tmp_503_3_3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5137 [1/1] (1.26ns)   --->   "%tmp_504_3_3 = add i12 -24, %F2_3_3" [./imgproc.h:64]   --->   Operation 5137 'add' 'tmp_504_3_3' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5138 [1/1] (1.11ns)   --->   "%tmp_505_3_3 = icmp sgt i12 %tmp_504_3_3, 53" [./imgproc.h:64]   --->   Operation 5138 'icmp' 'tmp_505_3_3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5139 [1/1] (1.18ns)   --->   "%tmp_504_3_3_cast_op = sub i6 13, %tmp_579" [./imgproc.h:64]   --->   Operation 5139 'sub' 'tmp_504_3_3_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5140 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_3_3)   --->   "%tmp_580 = select i1 %tmp_505_3_3, i6 0, i6 %tmp_504_3_3_cast_op" [./imgproc.h:64]   --->   Operation 5140 'select' 'tmp_580' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5141 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_3_3)   --->   "%tmp_581 = zext i6 %tmp_580 to i54" [./imgproc.h:64]   --->   Operation 5141 'zext' 'tmp_581' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5142 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_3_3)   --->   "%tmp_582 = lshr i54 -1, %tmp_581" [./imgproc.h:64]   --->   Operation 5142 'lshr' 'tmp_582' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5143 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_3_3)   --->   "%tmp_583 = and i54 %man_V_7_3_3, %tmp_582" [./imgproc.h:64]   --->   Operation 5143 'and' 'tmp_583' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5144 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_3_3 = icmp ne i54 %tmp_583, 0" [./imgproc.h:64]   --->   Operation 5144 'icmp' 'tmp_507_3_3' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5145 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_3_3)   --->   "%r_3_3 = and i1 %tmp_503_3_3, %tmp_507_3_3" [./imgproc.h:64]   --->   Operation 5145 'and' 'r_3_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5146 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_3_3 = or i1 %tmp_573, %r_3_3" [./imgproc.h:64]   --->   Operation 5146 'or' 'p_r_i_i_i_3_3' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5147 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_3_3)   --->   "%qb_assign_1_3_3 = and i1 %p_r_i_i_i_3_3, %qb_3_3" [./imgproc.h:64]   --->   Operation 5147 'and' 'qb_assign_1_3_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5148 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_3_3)   --->   "%tmp_509_3_3 = zext i1 %qb_assign_1_3_3 to i32" [./imgproc.h:64]   --->   Operation 5148 'zext' 'tmp_509_3_3' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5149 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_3_3 = add nsw i32 %tmp_509_3_3, %p_Val2_234_3_3" [./imgproc.h:64]   --->   Operation 5149 'add' 'p_Val2_235_3_3' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5150 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp263)   --->   "%sel_tmp258 = xor i1 %tmp_485_3_3, true" [./imgproc.h:64]   --->   Operation 5150 'xor' 'sel_tmp258' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5151 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp263)   --->   "%sel_tmp259 = and i1 %tmp_490_3_3, %sel_tmp258" [./imgproc.h:64]   --->   Operation 5151 'and' 'sel_tmp259' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5152 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp263)   --->   "%sel_tmp260 = select i1 %sel_tmp259, i32 %tmp_575, i32 0" [./imgproc.h:28]   --->   Operation 5152 'select' 'sel_tmp260' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5153 [1/1] (0.46ns)   --->   "%sel_tmp918_demorgan = or i1 %tmp_485_3_3, %tmp_490_3_3" [./imgproc.h:64]   --->   Operation 5153 'or' 'sel_tmp918_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5154 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp263)   --->   "%sel_tmp261 = xor i1 %sel_tmp918_demorgan, true" [./imgproc.h:64]   --->   Operation 5154 'xor' 'sel_tmp261' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5155 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp263)   --->   "%sel_tmp262 = and i1 %tmp_487_3_3, %sel_tmp261" [./imgproc.h:64]   --->   Operation 5155 'and' 'sel_tmp262' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5156 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp263 = select i1 %sel_tmp262, i32 %p_Val2_235_3_3, i32 %sel_tmp260" [./imgproc.h:28]   --->   Operation 5156 'select' 'sel_tmp263' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5157 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_3_V_3_w)   --->   "%sel_tmp925_demorgan = or i1 %sel_tmp918_demorgan, %tmp_487_3_3" [./imgproc.h:64]   --->   Operation 5157 'or' 'sel_tmp925_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5158 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_3_V_3_w)   --->   "%sel_tmp264 = xor i1 %sel_tmp925_demorgan, true" [./imgproc.h:64]   --->   Operation 5158 'xor' 'sel_tmp264' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5159 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_3_V_3_w)   --->   "%sel_tmp265 = and i1 %icmp27, %sel_tmp264" [./imgproc.h:64]   --->   Operation 5159 'and' 'sel_tmp265' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5160 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_3_V_3_w = select i1 %sel_tmp265, i32 %tmp_498_3_3, i32 %sel_tmp263" [./imgproc.h:28]   --->   Operation 5160 'select' 'kernel_val_3_V_3_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5161 [1/1] (0.00ns)   --->   "%tmp_199 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_586)" [./imgproc.h:64]   --->   Operation 5161 'bitconcatenate' 'tmp_199' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5162 [1/1] (0.00ns)   --->   "%p_Result_280_3_4 = zext i53 %tmp_199 to i54" [./imgproc.h:64]   --->   Operation 5162 'zext' 'p_Result_280_3_4' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5163 [1/1] (1.67ns)   --->   "%man_V_4_3_4 = sub i54 0, %p_Result_280_3_4" [./imgproc.h:64]   --->   Operation 5163 'sub' 'man_V_4_3_4' <Predicate = (tmp_585)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5164 [1/1] (0.53ns)   --->   "%man_V_7_3_4 = select i1 %tmp_585, i54 %man_V_4_3_4, i54 %p_Result_280_3_4" [./imgproc.h:64]   --->   Operation 5164 'select' 'man_V_7_3_4' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5165 [1/1] (0.00ns)   --->   "%sh_amt_3_4_cast = sext i12 %sh_amt_3_4 to i32" [./imgproc.h:64]   --->   Operation 5165 'sext' 'sh_amt_3_4_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5166 [1/1] (1.11ns)   --->   "%tmp_490_3_4 = icmp eq i12 %F2_3_4, 22" [./imgproc.h:64]   --->   Operation 5166 'icmp' 'tmp_490_3_4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5167 [1/1] (0.00ns)   --->   "%tmp_587 = trunc i54 %man_V_7_3_4 to i32" [./imgproc.h:64]   --->   Operation 5167 'trunc' 'tmp_587' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5168 [1/1] (1.11ns)   --->   "%tmp_492_3_4 = icmp ult i12 %sh_amt_3_4, 54" [./imgproc.h:64]   --->   Operation 5168 'icmp' 'tmp_492_3_4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5169 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_3_4)   --->   "%tmp_495_3_4 = zext i32 %sh_amt_3_4_cast to i54" [./imgproc.h:64]   --->   Operation 5169 'zext' 'tmp_495_3_4' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5170 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_3_4)   --->   "%tmp_496_3_4 = ashr i54 %man_V_7_3_4, %tmp_495_3_4" [./imgproc.h:64]   --->   Operation 5170 'ashr' 'tmp_496_3_4' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5171 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_3_4)   --->   "%tmp_589 = trunc i54 %tmp_496_3_4 to i32" [./imgproc.h:64]   --->   Operation 5171 'trunc' 'tmp_589' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5172 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_3_4)   --->   "%storemerge_3_4 = select i1 %tmp_585, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 5172 'select' 'storemerge_3_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5173 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_3_V_4_w)   --->   "%tmp_498_3_4 = shl i32 %tmp_587, %sh_amt_3_4_cast" [./imgproc.h:64]   --->   Operation 5173 'shl' 'tmp_498_3_4' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5174 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_3_4 = select i1 %tmp_492_3_4, i32 %tmp_589, i32 %storemerge_3_4" [./imgproc.h:64]   --->   Operation 5174 'select' 'p_Val2_234_3_4' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5175 [1/1] (1.26ns)   --->   "%tmp_500_3_4 = add i12 -23, %F2_3_4" [./imgproc.h:64]   --->   Operation 5175 'add' 'tmp_500_3_4' <Predicate = (!tmp_499_3_4)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5176 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_3_4)   --->   "%tmp_500_3_4_cast = zext i12 %tmp_500_3_4 to i32" [./imgproc.h:64]   --->   Operation 5176 'zext' 'tmp_500_3_4_cast' <Predicate = (!tmp_499_3_4)> <Delay = 0.00>
ST_932 : Operation 5177 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_3_4)   --->   "%tmp_590 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_3_4, i32 %tmp_500_3_4_cast)" [./imgproc.h:64]   --->   Operation 5177 'bitselect' 'tmp_590' <Predicate = (!tmp_499_3_4)> <Delay = 0.00>
ST_932 : Operation 5178 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_3_4)   --->   "%qb_3_4 = select i1 %tmp_499_3_4, i1 %tmp_585, i1 %tmp_590" [./imgproc.h:64]   --->   Operation 5178 'select' 'qb_3_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5179 [1/1] (1.11ns)   --->   "%tmp_503_3_4 = icmp sgt i12 %F2_3_4, 23" [./imgproc.h:64]   --->   Operation 5179 'icmp' 'tmp_503_3_4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5180 [1/1] (1.26ns)   --->   "%tmp_504_3_4 = add i12 -24, %F2_3_4" [./imgproc.h:64]   --->   Operation 5180 'add' 'tmp_504_3_4' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5181 [1/1] (1.11ns)   --->   "%tmp_505_3_4 = icmp sgt i12 %tmp_504_3_4, 53" [./imgproc.h:64]   --->   Operation 5181 'icmp' 'tmp_505_3_4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5182 [1/1] (1.18ns)   --->   "%tmp_504_3_4_cast_op = sub i6 13, %tmp_591" [./imgproc.h:64]   --->   Operation 5182 'sub' 'tmp_504_3_4_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5183 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_3_4)   --->   "%tmp_592 = select i1 %tmp_505_3_4, i6 0, i6 %tmp_504_3_4_cast_op" [./imgproc.h:64]   --->   Operation 5183 'select' 'tmp_592' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5184 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_3_4)   --->   "%tmp_593 = zext i6 %tmp_592 to i54" [./imgproc.h:64]   --->   Operation 5184 'zext' 'tmp_593' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5185 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_3_4)   --->   "%tmp_594 = lshr i54 -1, %tmp_593" [./imgproc.h:64]   --->   Operation 5185 'lshr' 'tmp_594' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5186 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_3_4)   --->   "%tmp_595 = and i54 %man_V_7_3_4, %tmp_594" [./imgproc.h:64]   --->   Operation 5186 'and' 'tmp_595' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5187 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_3_4 = icmp ne i54 %tmp_595, 0" [./imgproc.h:64]   --->   Operation 5187 'icmp' 'tmp_507_3_4' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5188 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_3_4)   --->   "%r_3_4 = and i1 %tmp_503_3_4, %tmp_507_3_4" [./imgproc.h:64]   --->   Operation 5188 'and' 'r_3_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5189 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_3_4 = or i1 %tmp_585, %r_3_4" [./imgproc.h:64]   --->   Operation 5189 'or' 'p_r_i_i_i_3_4' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5190 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_3_4)   --->   "%qb_assign_1_3_4 = and i1 %p_r_i_i_i_3_4, %qb_3_4" [./imgproc.h:64]   --->   Operation 5190 'and' 'qb_assign_1_3_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5191 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_3_4)   --->   "%tmp_509_3_4 = zext i1 %qb_assign_1_3_4 to i32" [./imgproc.h:64]   --->   Operation 5191 'zext' 'tmp_509_3_4' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5192 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_3_4 = add nsw i32 %tmp_509_3_4, %p_Val2_234_3_4" [./imgproc.h:64]   --->   Operation 5192 'add' 'p_Val2_235_3_4' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5193 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp271)   --->   "%sel_tmp266 = xor i1 %tmp_485_3_4, true" [./imgproc.h:64]   --->   Operation 5193 'xor' 'sel_tmp266' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5194 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp271)   --->   "%sel_tmp267 = and i1 %tmp_490_3_4, %sel_tmp266" [./imgproc.h:64]   --->   Operation 5194 'and' 'sel_tmp267' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5195 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp271)   --->   "%sel_tmp268 = select i1 %sel_tmp267, i32 %tmp_587, i32 0" [./imgproc.h:28]   --->   Operation 5195 'select' 'sel_tmp268' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5196 [1/1] (0.46ns)   --->   "%sel_tmp937_demorgan = or i1 %tmp_485_3_4, %tmp_490_3_4" [./imgproc.h:64]   --->   Operation 5196 'or' 'sel_tmp937_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5197 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp271)   --->   "%sel_tmp269 = xor i1 %sel_tmp937_demorgan, true" [./imgproc.h:64]   --->   Operation 5197 'xor' 'sel_tmp269' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5198 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp271)   --->   "%sel_tmp270 = and i1 %tmp_487_3_4, %sel_tmp269" [./imgproc.h:64]   --->   Operation 5198 'and' 'sel_tmp270' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5199 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp271 = select i1 %sel_tmp270, i32 %p_Val2_235_3_4, i32 %sel_tmp268" [./imgproc.h:28]   --->   Operation 5199 'select' 'sel_tmp271' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5200 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_3_V_4_w)   --->   "%sel_tmp944_demorgan = or i1 %sel_tmp937_demorgan, %tmp_487_3_4" [./imgproc.h:64]   --->   Operation 5200 'or' 'sel_tmp944_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5201 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_3_V_4_w)   --->   "%sel_tmp272 = xor i1 %sel_tmp944_demorgan, true" [./imgproc.h:64]   --->   Operation 5201 'xor' 'sel_tmp272' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5202 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_3_V_4_w)   --->   "%sel_tmp273 = and i1 %icmp28, %sel_tmp272" [./imgproc.h:64]   --->   Operation 5202 'and' 'sel_tmp273' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5203 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_3_V_4_w = select i1 %sel_tmp273, i32 %tmp_498_3_4, i32 %sel_tmp271" [./imgproc.h:28]   --->   Operation 5203 'select' 'kernel_val_3_V_4_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5204 [1/1] (0.00ns)   --->   "%tmp_200 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_598)" [./imgproc.h:64]   --->   Operation 5204 'bitconcatenate' 'tmp_200' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5205 [1/1] (0.00ns)   --->   "%p_Result_280_3_5 = zext i53 %tmp_200 to i54" [./imgproc.h:64]   --->   Operation 5205 'zext' 'p_Result_280_3_5' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5206 [1/1] (1.67ns)   --->   "%man_V_4_3_5 = sub i54 0, %p_Result_280_3_5" [./imgproc.h:64]   --->   Operation 5206 'sub' 'man_V_4_3_5' <Predicate = (tmp_597)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5207 [1/1] (0.53ns)   --->   "%man_V_7_3_5 = select i1 %tmp_597, i54 %man_V_4_3_5, i54 %p_Result_280_3_5" [./imgproc.h:64]   --->   Operation 5207 'select' 'man_V_7_3_5' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5208 [1/1] (0.00ns)   --->   "%sh_amt_3_5_cast = sext i12 %sh_amt_3_5 to i32" [./imgproc.h:64]   --->   Operation 5208 'sext' 'sh_amt_3_5_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5209 [1/1] (1.11ns)   --->   "%tmp_490_3_5 = icmp eq i12 %F2_3_5, 22" [./imgproc.h:64]   --->   Operation 5209 'icmp' 'tmp_490_3_5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5210 [1/1] (0.00ns)   --->   "%tmp_599 = trunc i54 %man_V_7_3_5 to i32" [./imgproc.h:64]   --->   Operation 5210 'trunc' 'tmp_599' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5211 [1/1] (1.11ns)   --->   "%tmp_492_3_5 = icmp ult i12 %sh_amt_3_5, 54" [./imgproc.h:64]   --->   Operation 5211 'icmp' 'tmp_492_3_5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5212 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_3_5)   --->   "%tmp_495_3_5 = zext i32 %sh_amt_3_5_cast to i54" [./imgproc.h:64]   --->   Operation 5212 'zext' 'tmp_495_3_5' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5213 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_3_5)   --->   "%tmp_496_3_5 = ashr i54 %man_V_7_3_5, %tmp_495_3_5" [./imgproc.h:64]   --->   Operation 5213 'ashr' 'tmp_496_3_5' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5214 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_3_5)   --->   "%tmp_601 = trunc i54 %tmp_496_3_5 to i32" [./imgproc.h:64]   --->   Operation 5214 'trunc' 'tmp_601' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5215 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_3_5)   --->   "%storemerge_3_5 = select i1 %tmp_597, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 5215 'select' 'storemerge_3_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5216 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_3_V_5_w)   --->   "%tmp_498_3_5 = shl i32 %tmp_599, %sh_amt_3_5_cast" [./imgproc.h:64]   --->   Operation 5216 'shl' 'tmp_498_3_5' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5217 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_3_5 = select i1 %tmp_492_3_5, i32 %tmp_601, i32 %storemerge_3_5" [./imgproc.h:64]   --->   Operation 5217 'select' 'p_Val2_234_3_5' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5218 [1/1] (1.26ns)   --->   "%tmp_500_3_5 = add i12 -23, %F2_3_5" [./imgproc.h:64]   --->   Operation 5218 'add' 'tmp_500_3_5' <Predicate = (!tmp_499_3_5)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5219 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_3_5)   --->   "%tmp_500_3_5_cast = zext i12 %tmp_500_3_5 to i32" [./imgproc.h:64]   --->   Operation 5219 'zext' 'tmp_500_3_5_cast' <Predicate = (!tmp_499_3_5)> <Delay = 0.00>
ST_932 : Operation 5220 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_3_5)   --->   "%tmp_602 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_3_5, i32 %tmp_500_3_5_cast)" [./imgproc.h:64]   --->   Operation 5220 'bitselect' 'tmp_602' <Predicate = (!tmp_499_3_5)> <Delay = 0.00>
ST_932 : Operation 5221 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_3_5)   --->   "%qb_3_5 = select i1 %tmp_499_3_5, i1 %tmp_597, i1 %tmp_602" [./imgproc.h:64]   --->   Operation 5221 'select' 'qb_3_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5222 [1/1] (1.11ns)   --->   "%tmp_503_3_5 = icmp sgt i12 %F2_3_5, 23" [./imgproc.h:64]   --->   Operation 5222 'icmp' 'tmp_503_3_5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5223 [1/1] (1.26ns)   --->   "%tmp_504_3_5 = add i12 -24, %F2_3_5" [./imgproc.h:64]   --->   Operation 5223 'add' 'tmp_504_3_5' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5224 [1/1] (1.11ns)   --->   "%tmp_505_3_5 = icmp sgt i12 %tmp_504_3_5, 53" [./imgproc.h:64]   --->   Operation 5224 'icmp' 'tmp_505_3_5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5225 [1/1] (1.18ns)   --->   "%tmp_504_3_5_cast_op = sub i6 13, %tmp_603" [./imgproc.h:64]   --->   Operation 5225 'sub' 'tmp_504_3_5_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5226 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_3_5)   --->   "%tmp_604 = select i1 %tmp_505_3_5, i6 0, i6 %tmp_504_3_5_cast_op" [./imgproc.h:64]   --->   Operation 5226 'select' 'tmp_604' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5227 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_3_5)   --->   "%tmp_605 = zext i6 %tmp_604 to i54" [./imgproc.h:64]   --->   Operation 5227 'zext' 'tmp_605' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5228 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_3_5)   --->   "%tmp_606 = lshr i54 -1, %tmp_605" [./imgproc.h:64]   --->   Operation 5228 'lshr' 'tmp_606' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5229 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_3_5)   --->   "%tmp_607 = and i54 %man_V_7_3_5, %tmp_606" [./imgproc.h:64]   --->   Operation 5229 'and' 'tmp_607' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5230 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_3_5 = icmp ne i54 %tmp_607, 0" [./imgproc.h:64]   --->   Operation 5230 'icmp' 'tmp_507_3_5' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5231 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_3_5)   --->   "%r_3_5 = and i1 %tmp_503_3_5, %tmp_507_3_5" [./imgproc.h:64]   --->   Operation 5231 'and' 'r_3_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5232 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_3_5 = or i1 %tmp_597, %r_3_5" [./imgproc.h:64]   --->   Operation 5232 'or' 'p_r_i_i_i_3_5' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5233 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_3_5)   --->   "%qb_assign_1_3_5 = and i1 %p_r_i_i_i_3_5, %qb_3_5" [./imgproc.h:64]   --->   Operation 5233 'and' 'qb_assign_1_3_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5234 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_3_5)   --->   "%tmp_509_3_5 = zext i1 %qb_assign_1_3_5 to i32" [./imgproc.h:64]   --->   Operation 5234 'zext' 'tmp_509_3_5' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5235 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_3_5 = add nsw i32 %tmp_509_3_5, %p_Val2_234_3_5" [./imgproc.h:64]   --->   Operation 5235 'add' 'p_Val2_235_3_5' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5236 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp279)   --->   "%sel_tmp274 = xor i1 %tmp_485_3_5, true" [./imgproc.h:64]   --->   Operation 5236 'xor' 'sel_tmp274' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5237 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp279)   --->   "%sel_tmp275 = and i1 %tmp_490_3_5, %sel_tmp274" [./imgproc.h:64]   --->   Operation 5237 'and' 'sel_tmp275' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5238 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp279)   --->   "%sel_tmp276 = select i1 %sel_tmp275, i32 %tmp_599, i32 0" [./imgproc.h:28]   --->   Operation 5238 'select' 'sel_tmp276' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5239 [1/1] (0.46ns)   --->   "%sel_tmp956_demorgan = or i1 %tmp_485_3_5, %tmp_490_3_5" [./imgproc.h:64]   --->   Operation 5239 'or' 'sel_tmp956_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5240 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp279)   --->   "%sel_tmp277 = xor i1 %sel_tmp956_demorgan, true" [./imgproc.h:64]   --->   Operation 5240 'xor' 'sel_tmp277' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5241 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp279)   --->   "%sel_tmp278 = and i1 %tmp_487_3_5, %sel_tmp277" [./imgproc.h:64]   --->   Operation 5241 'and' 'sel_tmp278' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5242 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp279 = select i1 %sel_tmp278, i32 %p_Val2_235_3_5, i32 %sel_tmp276" [./imgproc.h:28]   --->   Operation 5242 'select' 'sel_tmp279' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5243 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_3_V_5_w)   --->   "%sel_tmp963_demorgan = or i1 %sel_tmp956_demorgan, %tmp_487_3_5" [./imgproc.h:64]   --->   Operation 5243 'or' 'sel_tmp963_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5244 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_3_V_5_w)   --->   "%sel_tmp280 = xor i1 %sel_tmp963_demorgan, true" [./imgproc.h:64]   --->   Operation 5244 'xor' 'sel_tmp280' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5245 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_3_V_5_w)   --->   "%sel_tmp281 = and i1 %icmp29, %sel_tmp280" [./imgproc.h:64]   --->   Operation 5245 'and' 'sel_tmp281' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5246 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_3_V_5_w = select i1 %sel_tmp281, i32 %tmp_498_3_5, i32 %sel_tmp279" [./imgproc.h:28]   --->   Operation 5246 'select' 'kernel_val_3_V_5_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5247 [1/1] (0.00ns)   --->   "%tmp_201 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_610)" [./imgproc.h:64]   --->   Operation 5247 'bitconcatenate' 'tmp_201' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5248 [1/1] (0.00ns)   --->   "%p_Result_280_3_6 = zext i53 %tmp_201 to i54" [./imgproc.h:64]   --->   Operation 5248 'zext' 'p_Result_280_3_6' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5249 [1/1] (1.67ns)   --->   "%man_V_4_3_6 = sub i54 0, %p_Result_280_3_6" [./imgproc.h:64]   --->   Operation 5249 'sub' 'man_V_4_3_6' <Predicate = (tmp_609)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5250 [1/1] (0.53ns)   --->   "%man_V_7_3_6 = select i1 %tmp_609, i54 %man_V_4_3_6, i54 %p_Result_280_3_6" [./imgproc.h:64]   --->   Operation 5250 'select' 'man_V_7_3_6' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5251 [1/1] (0.00ns)   --->   "%sh_amt_3_6_cast = sext i12 %sh_amt_3_6 to i32" [./imgproc.h:64]   --->   Operation 5251 'sext' 'sh_amt_3_6_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5252 [1/1] (1.11ns)   --->   "%tmp_490_3_6 = icmp eq i12 %F2_3_6, 22" [./imgproc.h:64]   --->   Operation 5252 'icmp' 'tmp_490_3_6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5253 [1/1] (0.00ns)   --->   "%tmp_611 = trunc i54 %man_V_7_3_6 to i32" [./imgproc.h:64]   --->   Operation 5253 'trunc' 'tmp_611' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5254 [1/1] (1.11ns)   --->   "%tmp_492_3_6 = icmp ult i12 %sh_amt_3_6, 54" [./imgproc.h:64]   --->   Operation 5254 'icmp' 'tmp_492_3_6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5255 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_3_6)   --->   "%tmp_495_3_6 = zext i32 %sh_amt_3_6_cast to i54" [./imgproc.h:64]   --->   Operation 5255 'zext' 'tmp_495_3_6' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5256 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_3_6)   --->   "%tmp_496_3_6 = ashr i54 %man_V_7_3_6, %tmp_495_3_6" [./imgproc.h:64]   --->   Operation 5256 'ashr' 'tmp_496_3_6' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5257 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_3_6)   --->   "%tmp_613 = trunc i54 %tmp_496_3_6 to i32" [./imgproc.h:64]   --->   Operation 5257 'trunc' 'tmp_613' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5258 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_3_6)   --->   "%storemerge_3_6 = select i1 %tmp_609, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 5258 'select' 'storemerge_3_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5259 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_3_V_6_w)   --->   "%tmp_498_3_6 = shl i32 %tmp_611, %sh_amt_3_6_cast" [./imgproc.h:64]   --->   Operation 5259 'shl' 'tmp_498_3_6' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5260 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_3_6 = select i1 %tmp_492_3_6, i32 %tmp_613, i32 %storemerge_3_6" [./imgproc.h:64]   --->   Operation 5260 'select' 'p_Val2_234_3_6' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5261 [1/1] (1.26ns)   --->   "%tmp_500_3_6 = add i12 -23, %F2_3_6" [./imgproc.h:64]   --->   Operation 5261 'add' 'tmp_500_3_6' <Predicate = (!tmp_499_3_6)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5262 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_3_6)   --->   "%tmp_500_3_6_cast = zext i12 %tmp_500_3_6 to i32" [./imgproc.h:64]   --->   Operation 5262 'zext' 'tmp_500_3_6_cast' <Predicate = (!tmp_499_3_6)> <Delay = 0.00>
ST_932 : Operation 5263 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_3_6)   --->   "%tmp_614 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_3_6, i32 %tmp_500_3_6_cast)" [./imgproc.h:64]   --->   Operation 5263 'bitselect' 'tmp_614' <Predicate = (!tmp_499_3_6)> <Delay = 0.00>
ST_932 : Operation 5264 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_3_6)   --->   "%qb_3_6 = select i1 %tmp_499_3_6, i1 %tmp_609, i1 %tmp_614" [./imgproc.h:64]   --->   Operation 5264 'select' 'qb_3_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5265 [1/1] (1.11ns)   --->   "%tmp_503_3_6 = icmp sgt i12 %F2_3_6, 23" [./imgproc.h:64]   --->   Operation 5265 'icmp' 'tmp_503_3_6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5266 [1/1] (1.26ns)   --->   "%tmp_504_3_6 = add i12 -24, %F2_3_6" [./imgproc.h:64]   --->   Operation 5266 'add' 'tmp_504_3_6' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5267 [1/1] (1.11ns)   --->   "%tmp_505_3_6 = icmp sgt i12 %tmp_504_3_6, 53" [./imgproc.h:64]   --->   Operation 5267 'icmp' 'tmp_505_3_6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5268 [1/1] (1.18ns)   --->   "%tmp_504_3_6_cast_op = sub i6 13, %tmp_615" [./imgproc.h:64]   --->   Operation 5268 'sub' 'tmp_504_3_6_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5269 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_3_6)   --->   "%tmp_616 = select i1 %tmp_505_3_6, i6 0, i6 %tmp_504_3_6_cast_op" [./imgproc.h:64]   --->   Operation 5269 'select' 'tmp_616' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5270 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_3_6)   --->   "%tmp_617 = zext i6 %tmp_616 to i54" [./imgproc.h:64]   --->   Operation 5270 'zext' 'tmp_617' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5271 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_3_6)   --->   "%tmp_618 = lshr i54 -1, %tmp_617" [./imgproc.h:64]   --->   Operation 5271 'lshr' 'tmp_618' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5272 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_3_6)   --->   "%tmp_619 = and i54 %man_V_7_3_6, %tmp_618" [./imgproc.h:64]   --->   Operation 5272 'and' 'tmp_619' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5273 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_3_6 = icmp ne i54 %tmp_619, 0" [./imgproc.h:64]   --->   Operation 5273 'icmp' 'tmp_507_3_6' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5274 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_3_6)   --->   "%r_3_6 = and i1 %tmp_503_3_6, %tmp_507_3_6" [./imgproc.h:64]   --->   Operation 5274 'and' 'r_3_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5275 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_3_6 = or i1 %tmp_609, %r_3_6" [./imgproc.h:64]   --->   Operation 5275 'or' 'p_r_i_i_i_3_6' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5276 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_3_6)   --->   "%qb_assign_1_3_6 = and i1 %p_r_i_i_i_3_6, %qb_3_6" [./imgproc.h:64]   --->   Operation 5276 'and' 'qb_assign_1_3_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5277 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_3_6)   --->   "%tmp_509_3_6 = zext i1 %qb_assign_1_3_6 to i32" [./imgproc.h:64]   --->   Operation 5277 'zext' 'tmp_509_3_6' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5278 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_3_6 = add nsw i32 %tmp_509_3_6, %p_Val2_234_3_6" [./imgproc.h:64]   --->   Operation 5278 'add' 'p_Val2_235_3_6' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5279 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp287)   --->   "%sel_tmp282 = xor i1 %tmp_485_3_6, true" [./imgproc.h:64]   --->   Operation 5279 'xor' 'sel_tmp282' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5280 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp287)   --->   "%sel_tmp283 = and i1 %tmp_490_3_6, %sel_tmp282" [./imgproc.h:64]   --->   Operation 5280 'and' 'sel_tmp283' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5281 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp287)   --->   "%sel_tmp284 = select i1 %sel_tmp283, i32 %tmp_611, i32 0" [./imgproc.h:28]   --->   Operation 5281 'select' 'sel_tmp284' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5282 [1/1] (0.46ns)   --->   "%sel_tmp975_demorgan = or i1 %tmp_485_3_6, %tmp_490_3_6" [./imgproc.h:64]   --->   Operation 5282 'or' 'sel_tmp975_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5283 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp287)   --->   "%sel_tmp285 = xor i1 %sel_tmp975_demorgan, true" [./imgproc.h:64]   --->   Operation 5283 'xor' 'sel_tmp285' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5284 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp287)   --->   "%sel_tmp286 = and i1 %tmp_487_3_6, %sel_tmp285" [./imgproc.h:64]   --->   Operation 5284 'and' 'sel_tmp286' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5285 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp287 = select i1 %sel_tmp286, i32 %p_Val2_235_3_6, i32 %sel_tmp284" [./imgproc.h:28]   --->   Operation 5285 'select' 'sel_tmp287' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5286 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_3_V_6_w)   --->   "%sel_tmp982_demorgan = or i1 %sel_tmp975_demorgan, %tmp_487_3_6" [./imgproc.h:64]   --->   Operation 5286 'or' 'sel_tmp982_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5287 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_3_V_6_w)   --->   "%sel_tmp288 = xor i1 %sel_tmp982_demorgan, true" [./imgproc.h:64]   --->   Operation 5287 'xor' 'sel_tmp288' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5288 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_3_V_6_w)   --->   "%sel_tmp289 = and i1 %icmp30, %sel_tmp288" [./imgproc.h:64]   --->   Operation 5288 'and' 'sel_tmp289' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5289 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_3_V_6_w = select i1 %sel_tmp289, i32 %tmp_498_3_6, i32 %sel_tmp287" [./imgproc.h:28]   --->   Operation 5289 'select' 'kernel_val_3_V_6_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5290 [1/1] (0.00ns)   --->   "%tmp_202 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_622)" [./imgproc.h:64]   --->   Operation 5290 'bitconcatenate' 'tmp_202' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5291 [1/1] (0.00ns)   --->   "%p_Result_280_3_7 = zext i53 %tmp_202 to i54" [./imgproc.h:64]   --->   Operation 5291 'zext' 'p_Result_280_3_7' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5292 [1/1] (1.67ns)   --->   "%man_V_4_3_7 = sub i54 0, %p_Result_280_3_7" [./imgproc.h:64]   --->   Operation 5292 'sub' 'man_V_4_3_7' <Predicate = (tmp_621)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5293 [1/1] (0.53ns)   --->   "%man_V_7_3_7 = select i1 %tmp_621, i54 %man_V_4_3_7, i54 %p_Result_280_3_7" [./imgproc.h:64]   --->   Operation 5293 'select' 'man_V_7_3_7' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5294 [1/1] (0.00ns)   --->   "%sh_amt_3_7_cast = sext i12 %sh_amt_3_7 to i32" [./imgproc.h:64]   --->   Operation 5294 'sext' 'sh_amt_3_7_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5295 [1/1] (1.11ns)   --->   "%tmp_490_3_7 = icmp eq i12 %F2_3_7, 22" [./imgproc.h:64]   --->   Operation 5295 'icmp' 'tmp_490_3_7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5296 [1/1] (0.00ns)   --->   "%tmp_623 = trunc i54 %man_V_7_3_7 to i32" [./imgproc.h:64]   --->   Operation 5296 'trunc' 'tmp_623' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5297 [1/1] (1.11ns)   --->   "%tmp_492_3_7 = icmp ult i12 %sh_amt_3_7, 54" [./imgproc.h:64]   --->   Operation 5297 'icmp' 'tmp_492_3_7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5298 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_3_7)   --->   "%tmp_495_3_7 = zext i32 %sh_amt_3_7_cast to i54" [./imgproc.h:64]   --->   Operation 5298 'zext' 'tmp_495_3_7' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5299 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_3_7)   --->   "%tmp_496_3_7 = ashr i54 %man_V_7_3_7, %tmp_495_3_7" [./imgproc.h:64]   --->   Operation 5299 'ashr' 'tmp_496_3_7' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5300 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_3_7)   --->   "%tmp_625 = trunc i54 %tmp_496_3_7 to i32" [./imgproc.h:64]   --->   Operation 5300 'trunc' 'tmp_625' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5301 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_3_7)   --->   "%storemerge_3_7 = select i1 %tmp_621, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 5301 'select' 'storemerge_3_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5302 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_3_V_7_w)   --->   "%tmp_498_3_7 = shl i32 %tmp_623, %sh_amt_3_7_cast" [./imgproc.h:64]   --->   Operation 5302 'shl' 'tmp_498_3_7' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5303 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_3_7 = select i1 %tmp_492_3_7, i32 %tmp_625, i32 %storemerge_3_7" [./imgproc.h:64]   --->   Operation 5303 'select' 'p_Val2_234_3_7' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5304 [1/1] (1.26ns)   --->   "%tmp_500_3_7 = add i12 -23, %F2_3_7" [./imgproc.h:64]   --->   Operation 5304 'add' 'tmp_500_3_7' <Predicate = (!tmp_499_3_7)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5305 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_3_7)   --->   "%tmp_500_3_7_cast = zext i12 %tmp_500_3_7 to i32" [./imgproc.h:64]   --->   Operation 5305 'zext' 'tmp_500_3_7_cast' <Predicate = (!tmp_499_3_7)> <Delay = 0.00>
ST_932 : Operation 5306 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_3_7)   --->   "%tmp_626 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_3_7, i32 %tmp_500_3_7_cast)" [./imgproc.h:64]   --->   Operation 5306 'bitselect' 'tmp_626' <Predicate = (!tmp_499_3_7)> <Delay = 0.00>
ST_932 : Operation 5307 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_3_7)   --->   "%qb_3_7 = select i1 %tmp_499_3_7, i1 %tmp_621, i1 %tmp_626" [./imgproc.h:64]   --->   Operation 5307 'select' 'qb_3_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5308 [1/1] (1.11ns)   --->   "%tmp_503_3_7 = icmp sgt i12 %F2_3_7, 23" [./imgproc.h:64]   --->   Operation 5308 'icmp' 'tmp_503_3_7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5309 [1/1] (1.26ns)   --->   "%tmp_504_3_7 = add i12 -24, %F2_3_7" [./imgproc.h:64]   --->   Operation 5309 'add' 'tmp_504_3_7' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5310 [1/1] (1.11ns)   --->   "%tmp_505_3_7 = icmp sgt i12 %tmp_504_3_7, 53" [./imgproc.h:64]   --->   Operation 5310 'icmp' 'tmp_505_3_7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5311 [1/1] (1.18ns)   --->   "%tmp_504_3_7_cast_op = sub i6 13, %tmp_627" [./imgproc.h:64]   --->   Operation 5311 'sub' 'tmp_504_3_7_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5312 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_3_7)   --->   "%tmp_628 = select i1 %tmp_505_3_7, i6 0, i6 %tmp_504_3_7_cast_op" [./imgproc.h:64]   --->   Operation 5312 'select' 'tmp_628' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5313 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_3_7)   --->   "%tmp_629 = zext i6 %tmp_628 to i54" [./imgproc.h:64]   --->   Operation 5313 'zext' 'tmp_629' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5314 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_3_7)   --->   "%tmp_630 = lshr i54 -1, %tmp_629" [./imgproc.h:64]   --->   Operation 5314 'lshr' 'tmp_630' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5315 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_3_7)   --->   "%tmp_631 = and i54 %man_V_7_3_7, %tmp_630" [./imgproc.h:64]   --->   Operation 5315 'and' 'tmp_631' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5316 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_3_7 = icmp ne i54 %tmp_631, 0" [./imgproc.h:64]   --->   Operation 5316 'icmp' 'tmp_507_3_7' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5317 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_3_7)   --->   "%r_3_7 = and i1 %tmp_503_3_7, %tmp_507_3_7" [./imgproc.h:64]   --->   Operation 5317 'and' 'r_3_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5318 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_3_7 = or i1 %tmp_621, %r_3_7" [./imgproc.h:64]   --->   Operation 5318 'or' 'p_r_i_i_i_3_7' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5319 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_3_7)   --->   "%qb_assign_1_3_7 = and i1 %p_r_i_i_i_3_7, %qb_3_7" [./imgproc.h:64]   --->   Operation 5319 'and' 'qb_assign_1_3_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5320 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_3_7)   --->   "%tmp_509_3_7 = zext i1 %qb_assign_1_3_7 to i32" [./imgproc.h:64]   --->   Operation 5320 'zext' 'tmp_509_3_7' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5321 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_3_7 = add nsw i32 %tmp_509_3_7, %p_Val2_234_3_7" [./imgproc.h:64]   --->   Operation 5321 'add' 'p_Val2_235_3_7' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5322 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp295)   --->   "%sel_tmp290 = xor i1 %tmp_485_3_7, true" [./imgproc.h:64]   --->   Operation 5322 'xor' 'sel_tmp290' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5323 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp295)   --->   "%sel_tmp291 = and i1 %tmp_490_3_7, %sel_tmp290" [./imgproc.h:64]   --->   Operation 5323 'and' 'sel_tmp291' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5324 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp295)   --->   "%sel_tmp292 = select i1 %sel_tmp291, i32 %tmp_623, i32 0" [./imgproc.h:28]   --->   Operation 5324 'select' 'sel_tmp292' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5325 [1/1] (0.46ns)   --->   "%sel_tmp994_demorgan = or i1 %tmp_485_3_7, %tmp_490_3_7" [./imgproc.h:64]   --->   Operation 5325 'or' 'sel_tmp994_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5326 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp295)   --->   "%sel_tmp293 = xor i1 %sel_tmp994_demorgan, true" [./imgproc.h:64]   --->   Operation 5326 'xor' 'sel_tmp293' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5327 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp295)   --->   "%sel_tmp294 = and i1 %tmp_487_3_7, %sel_tmp293" [./imgproc.h:64]   --->   Operation 5327 'and' 'sel_tmp294' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5328 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp295 = select i1 %sel_tmp294, i32 %p_Val2_235_3_7, i32 %sel_tmp292" [./imgproc.h:28]   --->   Operation 5328 'select' 'sel_tmp295' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5329 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_3_V_7_w)   --->   "%sel_tmp1001_demorgan = or i1 %sel_tmp994_demorgan, %tmp_487_3_7" [./imgproc.h:64]   --->   Operation 5329 'or' 'sel_tmp1001_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5330 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_3_V_7_w)   --->   "%sel_tmp296 = xor i1 %sel_tmp1001_demorgan, true" [./imgproc.h:64]   --->   Operation 5330 'xor' 'sel_tmp296' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5331 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_3_V_7_w)   --->   "%sel_tmp297 = and i1 %icmp31, %sel_tmp296" [./imgproc.h:64]   --->   Operation 5331 'and' 'sel_tmp297' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5332 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_3_V_7_w = select i1 %sel_tmp297, i32 %tmp_498_3_7, i32 %sel_tmp295" [./imgproc.h:28]   --->   Operation 5332 'select' 'kernel_val_3_V_7_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5333 [1/1] (0.00ns)   --->   "%tmp_203 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_634)" [./imgproc.h:64]   --->   Operation 5333 'bitconcatenate' 'tmp_203' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5334 [1/1] (0.00ns)   --->   "%p_Result_280_4 = zext i53 %tmp_203 to i54" [./imgproc.h:64]   --->   Operation 5334 'zext' 'p_Result_280_4' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5335 [1/1] (1.67ns)   --->   "%man_V_4_4 = sub i54 0, %p_Result_280_4" [./imgproc.h:64]   --->   Operation 5335 'sub' 'man_V_4_4' <Predicate = (tmp_633)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5336 [1/1] (0.53ns)   --->   "%man_V_7_4 = select i1 %tmp_633, i54 %man_V_4_4, i54 %p_Result_280_4" [./imgproc.h:64]   --->   Operation 5336 'select' 'man_V_7_4' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5337 [1/1] (0.00ns)   --->   "%sh_amt_4_cast = sext i12 %sh_amt_4 to i32" [./imgproc.h:64]   --->   Operation 5337 'sext' 'sh_amt_4_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5338 [1/1] (1.11ns)   --->   "%tmp_490_4 = icmp eq i12 %F2_4, 22" [./imgproc.h:64]   --->   Operation 5338 'icmp' 'tmp_490_4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5339 [1/1] (0.00ns)   --->   "%tmp_635 = trunc i54 %man_V_7_4 to i32" [./imgproc.h:64]   --->   Operation 5339 'trunc' 'tmp_635' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5340 [1/1] (1.11ns)   --->   "%tmp_492_4 = icmp ult i12 %sh_amt_4, 54" [./imgproc.h:64]   --->   Operation 5340 'icmp' 'tmp_492_4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5341 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_4)   --->   "%tmp_495_4 = zext i32 %sh_amt_4_cast to i54" [./imgproc.h:64]   --->   Operation 5341 'zext' 'tmp_495_4' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5342 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_4)   --->   "%tmp_496_4 = ashr i54 %man_V_7_4, %tmp_495_4" [./imgproc.h:64]   --->   Operation 5342 'ashr' 'tmp_496_4' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5343 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_4)   --->   "%tmp_637 = trunc i54 %tmp_496_4 to i32" [./imgproc.h:64]   --->   Operation 5343 'trunc' 'tmp_637' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5344 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_4)   --->   "%storemerge_4 = select i1 %tmp_633, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 5344 'select' 'storemerge_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5345 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_4_V_0_w)   --->   "%tmp_498_4 = shl i32 %tmp_635, %sh_amt_4_cast" [./imgproc.h:64]   --->   Operation 5345 'shl' 'tmp_498_4' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5346 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_4 = select i1 %tmp_492_4, i32 %tmp_637, i32 %storemerge_4" [./imgproc.h:64]   --->   Operation 5346 'select' 'p_Val2_234_4' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5347 [1/1] (1.26ns)   --->   "%tmp_500_4 = add i12 -23, %F2_4" [./imgproc.h:64]   --->   Operation 5347 'add' 'tmp_500_4' <Predicate = (!tmp_499_4)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5348 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_4)   --->   "%tmp_500_4_cast = zext i12 %tmp_500_4 to i32" [./imgproc.h:64]   --->   Operation 5348 'zext' 'tmp_500_4_cast' <Predicate = (!tmp_499_4)> <Delay = 0.00>
ST_932 : Operation 5349 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_4)   --->   "%tmp_638 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_4, i32 %tmp_500_4_cast)" [./imgproc.h:64]   --->   Operation 5349 'bitselect' 'tmp_638' <Predicate = (!tmp_499_4)> <Delay = 0.00>
ST_932 : Operation 5350 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_4)   --->   "%qb_4 = select i1 %tmp_499_4, i1 %tmp_633, i1 %tmp_638" [./imgproc.h:64]   --->   Operation 5350 'select' 'qb_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5351 [1/1] (1.11ns)   --->   "%tmp_503_4 = icmp sgt i12 %F2_4, 23" [./imgproc.h:64]   --->   Operation 5351 'icmp' 'tmp_503_4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5352 [1/1] (1.26ns)   --->   "%tmp_504_4 = add i12 -24, %F2_4" [./imgproc.h:64]   --->   Operation 5352 'add' 'tmp_504_4' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5353 [1/1] (1.11ns)   --->   "%tmp_505_4 = icmp sgt i12 %tmp_504_4, 53" [./imgproc.h:64]   --->   Operation 5353 'icmp' 'tmp_505_4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5354 [1/1] (1.18ns)   --->   "%tmp_504_4_cast_op = sub i6 13, %tmp_639" [./imgproc.h:64]   --->   Operation 5354 'sub' 'tmp_504_4_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5355 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_4)   --->   "%tmp_640 = select i1 %tmp_505_4, i6 0, i6 %tmp_504_4_cast_op" [./imgproc.h:64]   --->   Operation 5355 'select' 'tmp_640' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5356 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_4)   --->   "%tmp_641 = zext i6 %tmp_640 to i54" [./imgproc.h:64]   --->   Operation 5356 'zext' 'tmp_641' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5357 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_4)   --->   "%tmp_642 = lshr i54 -1, %tmp_641" [./imgproc.h:64]   --->   Operation 5357 'lshr' 'tmp_642' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5358 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_4)   --->   "%tmp_643 = and i54 %man_V_7_4, %tmp_642" [./imgproc.h:64]   --->   Operation 5358 'and' 'tmp_643' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5359 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_4 = icmp ne i54 %tmp_643, 0" [./imgproc.h:64]   --->   Operation 5359 'icmp' 'tmp_507_4' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5360 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_4)   --->   "%r_4 = and i1 %tmp_503_4, %tmp_507_4" [./imgproc.h:64]   --->   Operation 5360 'and' 'r_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5361 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_4 = or i1 %tmp_633, %r_4" [./imgproc.h:64]   --->   Operation 5361 'or' 'p_r_i_i_i_4' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5362 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_4)   --->   "%qb_assign_1_4 = and i1 %p_r_i_i_i_4, %qb_4" [./imgproc.h:64]   --->   Operation 5362 'and' 'qb_assign_1_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5363 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_4)   --->   "%tmp_509_4 = zext i1 %qb_assign_1_4 to i32" [./imgproc.h:64]   --->   Operation 5363 'zext' 'tmp_509_4' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5364 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_4 = add nsw i32 %tmp_509_4, %p_Val2_234_4" [./imgproc.h:64]   --->   Operation 5364 'add' 'p_Val2_235_4' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5365 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp303)   --->   "%sel_tmp298 = xor i1 %tmp_485_4, true" [./imgproc.h:64]   --->   Operation 5365 'xor' 'sel_tmp298' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5366 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp303)   --->   "%sel_tmp299 = and i1 %tmp_490_4, %sel_tmp298" [./imgproc.h:64]   --->   Operation 5366 'and' 'sel_tmp299' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5367 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp303)   --->   "%sel_tmp300 = select i1 %sel_tmp299, i32 %tmp_635, i32 0" [./imgproc.h:28]   --->   Operation 5367 'select' 'sel_tmp300' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5368 [1/1] (0.46ns)   --->   "%sel_tmp1146_demorgan = or i1 %tmp_485_4, %tmp_490_4" [./imgproc.h:64]   --->   Operation 5368 'or' 'sel_tmp1146_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5369 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp303)   --->   "%sel_tmp301 = xor i1 %sel_tmp1146_demorgan, true" [./imgproc.h:64]   --->   Operation 5369 'xor' 'sel_tmp301' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5370 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp303)   --->   "%sel_tmp302 = and i1 %tmp_487_4, %sel_tmp301" [./imgproc.h:64]   --->   Operation 5370 'and' 'sel_tmp302' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5371 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp303 = select i1 %sel_tmp302, i32 %p_Val2_235_4, i32 %sel_tmp300" [./imgproc.h:28]   --->   Operation 5371 'select' 'sel_tmp303' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5372 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_4_V_0_w)   --->   "%sel_tmp1153_demorgan = or i1 %sel_tmp1146_demorgan, %tmp_487_4" [./imgproc.h:64]   --->   Operation 5372 'or' 'sel_tmp1153_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5373 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_4_V_0_w)   --->   "%sel_tmp304 = xor i1 %sel_tmp1153_demorgan, true" [./imgproc.h:64]   --->   Operation 5373 'xor' 'sel_tmp304' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5374 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_4_V_0_w)   --->   "%sel_tmp305 = and i1 %icmp32, %sel_tmp304" [./imgproc.h:64]   --->   Operation 5374 'and' 'sel_tmp305' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5375 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_4_V_0_w = select i1 %sel_tmp305, i32 %tmp_498_4, i32 %sel_tmp303" [./imgproc.h:28]   --->   Operation 5375 'select' 'kernel_val_4_V_0_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5376 [1/1] (0.00ns)   --->   "%tmp_204 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_646)" [./imgproc.h:64]   --->   Operation 5376 'bitconcatenate' 'tmp_204' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5377 [1/1] (0.00ns)   --->   "%p_Result_280_4_1 = zext i53 %tmp_204 to i54" [./imgproc.h:64]   --->   Operation 5377 'zext' 'p_Result_280_4_1' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5378 [1/1] (1.67ns)   --->   "%man_V_4_4_1 = sub i54 0, %p_Result_280_4_1" [./imgproc.h:64]   --->   Operation 5378 'sub' 'man_V_4_4_1' <Predicate = (tmp_645)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5379 [1/1] (0.53ns)   --->   "%man_V_7_4_1 = select i1 %tmp_645, i54 %man_V_4_4_1, i54 %p_Result_280_4_1" [./imgproc.h:64]   --->   Operation 5379 'select' 'man_V_7_4_1' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5380 [1/1] (0.00ns)   --->   "%sh_amt_4_1_cast = sext i12 %sh_amt_4_1 to i32" [./imgproc.h:64]   --->   Operation 5380 'sext' 'sh_amt_4_1_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5381 [1/1] (1.11ns)   --->   "%tmp_490_4_1 = icmp eq i12 %F2_4_1, 22" [./imgproc.h:64]   --->   Operation 5381 'icmp' 'tmp_490_4_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5382 [1/1] (0.00ns)   --->   "%tmp_647 = trunc i54 %man_V_7_4_1 to i32" [./imgproc.h:64]   --->   Operation 5382 'trunc' 'tmp_647' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5383 [1/1] (1.11ns)   --->   "%tmp_492_4_1 = icmp ult i12 %sh_amt_4_1, 54" [./imgproc.h:64]   --->   Operation 5383 'icmp' 'tmp_492_4_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5384 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_4_1)   --->   "%tmp_495_4_1 = zext i32 %sh_amt_4_1_cast to i54" [./imgproc.h:64]   --->   Operation 5384 'zext' 'tmp_495_4_1' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5385 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_4_1)   --->   "%tmp_496_4_1 = ashr i54 %man_V_7_4_1, %tmp_495_4_1" [./imgproc.h:64]   --->   Operation 5385 'ashr' 'tmp_496_4_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5386 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_4_1)   --->   "%tmp_649 = trunc i54 %tmp_496_4_1 to i32" [./imgproc.h:64]   --->   Operation 5386 'trunc' 'tmp_649' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5387 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_4_1)   --->   "%storemerge_4_1 = select i1 %tmp_645, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 5387 'select' 'storemerge_4_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5388 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_4_V_1_w)   --->   "%tmp_498_4_1 = shl i32 %tmp_647, %sh_amt_4_1_cast" [./imgproc.h:64]   --->   Operation 5388 'shl' 'tmp_498_4_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5389 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_4_1 = select i1 %tmp_492_4_1, i32 %tmp_649, i32 %storemerge_4_1" [./imgproc.h:64]   --->   Operation 5389 'select' 'p_Val2_234_4_1' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5390 [1/1] (1.26ns)   --->   "%tmp_500_4_1 = add i12 -23, %F2_4_1" [./imgproc.h:64]   --->   Operation 5390 'add' 'tmp_500_4_1' <Predicate = (!tmp_499_4_1)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5391 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_4_1)   --->   "%tmp_500_4_1_cast = zext i12 %tmp_500_4_1 to i32" [./imgproc.h:64]   --->   Operation 5391 'zext' 'tmp_500_4_1_cast' <Predicate = (!tmp_499_4_1)> <Delay = 0.00>
ST_932 : Operation 5392 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_4_1)   --->   "%tmp_650 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_4_1, i32 %tmp_500_4_1_cast)" [./imgproc.h:64]   --->   Operation 5392 'bitselect' 'tmp_650' <Predicate = (!tmp_499_4_1)> <Delay = 0.00>
ST_932 : Operation 5393 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_4_1)   --->   "%qb_4_1 = select i1 %tmp_499_4_1, i1 %tmp_645, i1 %tmp_650" [./imgproc.h:64]   --->   Operation 5393 'select' 'qb_4_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5394 [1/1] (1.11ns)   --->   "%tmp_503_4_1 = icmp sgt i12 %F2_4_1, 23" [./imgproc.h:64]   --->   Operation 5394 'icmp' 'tmp_503_4_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5395 [1/1] (1.26ns)   --->   "%tmp_504_4_1 = add i12 -24, %F2_4_1" [./imgproc.h:64]   --->   Operation 5395 'add' 'tmp_504_4_1' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5396 [1/1] (1.11ns)   --->   "%tmp_505_4_1 = icmp sgt i12 %tmp_504_4_1, 53" [./imgproc.h:64]   --->   Operation 5396 'icmp' 'tmp_505_4_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5397 [1/1] (1.18ns)   --->   "%tmp_504_4_1_cast_op = sub i6 13, %tmp_651" [./imgproc.h:64]   --->   Operation 5397 'sub' 'tmp_504_4_1_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5398 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_4_1)   --->   "%tmp_652 = select i1 %tmp_505_4_1, i6 0, i6 %tmp_504_4_1_cast_op" [./imgproc.h:64]   --->   Operation 5398 'select' 'tmp_652' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5399 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_4_1)   --->   "%tmp_653 = zext i6 %tmp_652 to i54" [./imgproc.h:64]   --->   Operation 5399 'zext' 'tmp_653' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5400 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_4_1)   --->   "%tmp_654 = lshr i54 -1, %tmp_653" [./imgproc.h:64]   --->   Operation 5400 'lshr' 'tmp_654' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5401 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_4_1)   --->   "%tmp_655 = and i54 %man_V_7_4_1, %tmp_654" [./imgproc.h:64]   --->   Operation 5401 'and' 'tmp_655' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5402 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_4_1 = icmp ne i54 %tmp_655, 0" [./imgproc.h:64]   --->   Operation 5402 'icmp' 'tmp_507_4_1' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5403 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_4_1)   --->   "%r_4_1 = and i1 %tmp_503_4_1, %tmp_507_4_1" [./imgproc.h:64]   --->   Operation 5403 'and' 'r_4_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5404 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_4_1 = or i1 %tmp_645, %r_4_1" [./imgproc.h:64]   --->   Operation 5404 'or' 'p_r_i_i_i_4_1' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5405 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_4_1)   --->   "%qb_assign_1_4_1 = and i1 %p_r_i_i_i_4_1, %qb_4_1" [./imgproc.h:64]   --->   Operation 5405 'and' 'qb_assign_1_4_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5406 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_4_1)   --->   "%tmp_509_4_1 = zext i1 %qb_assign_1_4_1 to i32" [./imgproc.h:64]   --->   Operation 5406 'zext' 'tmp_509_4_1' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5407 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_4_1 = add nsw i32 %tmp_509_4_1, %p_Val2_234_4_1" [./imgproc.h:64]   --->   Operation 5407 'add' 'p_Val2_235_4_1' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5408 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp311)   --->   "%sel_tmp306 = xor i1 %tmp_485_4_1, true" [./imgproc.h:64]   --->   Operation 5408 'xor' 'sel_tmp306' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5409 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp311)   --->   "%sel_tmp307 = and i1 %tmp_490_4_1, %sel_tmp306" [./imgproc.h:64]   --->   Operation 5409 'and' 'sel_tmp307' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5410 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp311)   --->   "%sel_tmp308 = select i1 %sel_tmp307, i32 %tmp_647, i32 0" [./imgproc.h:28]   --->   Operation 5410 'select' 'sel_tmp308' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5411 [1/1] (0.46ns)   --->   "%sel_tmp1165_demorgan = or i1 %tmp_485_4_1, %tmp_490_4_1" [./imgproc.h:64]   --->   Operation 5411 'or' 'sel_tmp1165_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5412 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp311)   --->   "%sel_tmp309 = xor i1 %sel_tmp1165_demorgan, true" [./imgproc.h:64]   --->   Operation 5412 'xor' 'sel_tmp309' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5413 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp311)   --->   "%sel_tmp310 = and i1 %tmp_487_4_1, %sel_tmp309" [./imgproc.h:64]   --->   Operation 5413 'and' 'sel_tmp310' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5414 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp311 = select i1 %sel_tmp310, i32 %p_Val2_235_4_1, i32 %sel_tmp308" [./imgproc.h:28]   --->   Operation 5414 'select' 'sel_tmp311' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5415 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_4_V_1_w)   --->   "%sel_tmp1172_demorgan = or i1 %sel_tmp1165_demorgan, %tmp_487_4_1" [./imgproc.h:64]   --->   Operation 5415 'or' 'sel_tmp1172_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5416 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_4_V_1_w)   --->   "%sel_tmp312 = xor i1 %sel_tmp1172_demorgan, true" [./imgproc.h:64]   --->   Operation 5416 'xor' 'sel_tmp312' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5417 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_4_V_1_w)   --->   "%sel_tmp313 = and i1 %icmp33, %sel_tmp312" [./imgproc.h:64]   --->   Operation 5417 'and' 'sel_tmp313' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5418 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_4_V_1_w = select i1 %sel_tmp313, i32 %tmp_498_4_1, i32 %sel_tmp311" [./imgproc.h:28]   --->   Operation 5418 'select' 'kernel_val_4_V_1_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5419 [1/1] (0.00ns)   --->   "%tmp_205 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_658)" [./imgproc.h:64]   --->   Operation 5419 'bitconcatenate' 'tmp_205' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5420 [1/1] (0.00ns)   --->   "%p_Result_280_4_2 = zext i53 %tmp_205 to i54" [./imgproc.h:64]   --->   Operation 5420 'zext' 'p_Result_280_4_2' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5421 [1/1] (1.67ns)   --->   "%man_V_4_4_2 = sub i54 0, %p_Result_280_4_2" [./imgproc.h:64]   --->   Operation 5421 'sub' 'man_V_4_4_2' <Predicate = (tmp_657)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5422 [1/1] (0.53ns)   --->   "%man_V_7_4_2 = select i1 %tmp_657, i54 %man_V_4_4_2, i54 %p_Result_280_4_2" [./imgproc.h:64]   --->   Operation 5422 'select' 'man_V_7_4_2' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5423 [1/1] (0.00ns)   --->   "%sh_amt_4_2_cast = sext i12 %sh_amt_4_2 to i32" [./imgproc.h:64]   --->   Operation 5423 'sext' 'sh_amt_4_2_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5424 [1/1] (1.11ns)   --->   "%tmp_490_4_2 = icmp eq i12 %F2_4_2, 22" [./imgproc.h:64]   --->   Operation 5424 'icmp' 'tmp_490_4_2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5425 [1/1] (0.00ns)   --->   "%tmp_659 = trunc i54 %man_V_7_4_2 to i32" [./imgproc.h:64]   --->   Operation 5425 'trunc' 'tmp_659' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5426 [1/1] (1.11ns)   --->   "%tmp_492_4_2 = icmp ult i12 %sh_amt_4_2, 54" [./imgproc.h:64]   --->   Operation 5426 'icmp' 'tmp_492_4_2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5427 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_4_2)   --->   "%tmp_495_4_2 = zext i32 %sh_amt_4_2_cast to i54" [./imgproc.h:64]   --->   Operation 5427 'zext' 'tmp_495_4_2' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5428 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_4_2)   --->   "%tmp_496_4_2 = ashr i54 %man_V_7_4_2, %tmp_495_4_2" [./imgproc.h:64]   --->   Operation 5428 'ashr' 'tmp_496_4_2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5429 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_4_2)   --->   "%tmp_661 = trunc i54 %tmp_496_4_2 to i32" [./imgproc.h:64]   --->   Operation 5429 'trunc' 'tmp_661' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5430 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_4_2)   --->   "%storemerge_4_2 = select i1 %tmp_657, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 5430 'select' 'storemerge_4_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5431 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_4_V_2_w)   --->   "%tmp_498_4_2 = shl i32 %tmp_659, %sh_amt_4_2_cast" [./imgproc.h:64]   --->   Operation 5431 'shl' 'tmp_498_4_2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5432 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_4_2 = select i1 %tmp_492_4_2, i32 %tmp_661, i32 %storemerge_4_2" [./imgproc.h:64]   --->   Operation 5432 'select' 'p_Val2_234_4_2' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5433 [1/1] (1.26ns)   --->   "%tmp_500_4_2 = add i12 -23, %F2_4_2" [./imgproc.h:64]   --->   Operation 5433 'add' 'tmp_500_4_2' <Predicate = (!tmp_499_4_2)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5434 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_4_2)   --->   "%tmp_500_4_2_cast = zext i12 %tmp_500_4_2 to i32" [./imgproc.h:64]   --->   Operation 5434 'zext' 'tmp_500_4_2_cast' <Predicate = (!tmp_499_4_2)> <Delay = 0.00>
ST_932 : Operation 5435 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_4_2)   --->   "%tmp_662 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_4_2, i32 %tmp_500_4_2_cast)" [./imgproc.h:64]   --->   Operation 5435 'bitselect' 'tmp_662' <Predicate = (!tmp_499_4_2)> <Delay = 0.00>
ST_932 : Operation 5436 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_4_2)   --->   "%qb_4_2 = select i1 %tmp_499_4_2, i1 %tmp_657, i1 %tmp_662" [./imgproc.h:64]   --->   Operation 5436 'select' 'qb_4_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5437 [1/1] (1.11ns)   --->   "%tmp_503_4_2 = icmp sgt i12 %F2_4_2, 23" [./imgproc.h:64]   --->   Operation 5437 'icmp' 'tmp_503_4_2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5438 [1/1] (1.26ns)   --->   "%tmp_504_4_2 = add i12 -24, %F2_4_2" [./imgproc.h:64]   --->   Operation 5438 'add' 'tmp_504_4_2' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5439 [1/1] (1.11ns)   --->   "%tmp_505_4_2 = icmp sgt i12 %tmp_504_4_2, 53" [./imgproc.h:64]   --->   Operation 5439 'icmp' 'tmp_505_4_2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5440 [1/1] (1.18ns)   --->   "%tmp_504_4_2_cast_op = sub i6 13, %tmp_663" [./imgproc.h:64]   --->   Operation 5440 'sub' 'tmp_504_4_2_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5441 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_4_2)   --->   "%tmp_664 = select i1 %tmp_505_4_2, i6 0, i6 %tmp_504_4_2_cast_op" [./imgproc.h:64]   --->   Operation 5441 'select' 'tmp_664' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5442 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_4_2)   --->   "%tmp_665 = zext i6 %tmp_664 to i54" [./imgproc.h:64]   --->   Operation 5442 'zext' 'tmp_665' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5443 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_4_2)   --->   "%tmp_666 = lshr i54 -1, %tmp_665" [./imgproc.h:64]   --->   Operation 5443 'lshr' 'tmp_666' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5444 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_4_2)   --->   "%tmp_667 = and i54 %man_V_7_4_2, %tmp_666" [./imgproc.h:64]   --->   Operation 5444 'and' 'tmp_667' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5445 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_4_2 = icmp ne i54 %tmp_667, 0" [./imgproc.h:64]   --->   Operation 5445 'icmp' 'tmp_507_4_2' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5446 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_4_2)   --->   "%r_4_2 = and i1 %tmp_503_4_2, %tmp_507_4_2" [./imgproc.h:64]   --->   Operation 5446 'and' 'r_4_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5447 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_4_2 = or i1 %tmp_657, %r_4_2" [./imgproc.h:64]   --->   Operation 5447 'or' 'p_r_i_i_i_4_2' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5448 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_4_2)   --->   "%qb_assign_1_4_2 = and i1 %p_r_i_i_i_4_2, %qb_4_2" [./imgproc.h:64]   --->   Operation 5448 'and' 'qb_assign_1_4_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5449 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_4_2)   --->   "%tmp_509_4_2 = zext i1 %qb_assign_1_4_2 to i32" [./imgproc.h:64]   --->   Operation 5449 'zext' 'tmp_509_4_2' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5450 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_4_2 = add nsw i32 %tmp_509_4_2, %p_Val2_234_4_2" [./imgproc.h:64]   --->   Operation 5450 'add' 'p_Val2_235_4_2' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5451 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp319)   --->   "%sel_tmp314 = xor i1 %tmp_485_4_2, true" [./imgproc.h:64]   --->   Operation 5451 'xor' 'sel_tmp314' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5452 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp319)   --->   "%sel_tmp315 = and i1 %tmp_490_4_2, %sel_tmp314" [./imgproc.h:64]   --->   Operation 5452 'and' 'sel_tmp315' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5453 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp319)   --->   "%sel_tmp316 = select i1 %sel_tmp315, i32 %tmp_659, i32 0" [./imgproc.h:28]   --->   Operation 5453 'select' 'sel_tmp316' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5454 [1/1] (0.46ns)   --->   "%sel_tmp1184_demorgan = or i1 %tmp_485_4_2, %tmp_490_4_2" [./imgproc.h:64]   --->   Operation 5454 'or' 'sel_tmp1184_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5455 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp319)   --->   "%sel_tmp317 = xor i1 %sel_tmp1184_demorgan, true" [./imgproc.h:64]   --->   Operation 5455 'xor' 'sel_tmp317' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5456 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp319)   --->   "%sel_tmp318 = and i1 %tmp_487_4_2, %sel_tmp317" [./imgproc.h:64]   --->   Operation 5456 'and' 'sel_tmp318' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5457 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp319 = select i1 %sel_tmp318, i32 %p_Val2_235_4_2, i32 %sel_tmp316" [./imgproc.h:28]   --->   Operation 5457 'select' 'sel_tmp319' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5458 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_4_V_2_w)   --->   "%sel_tmp1191_demorgan = or i1 %sel_tmp1184_demorgan, %tmp_487_4_2" [./imgproc.h:64]   --->   Operation 5458 'or' 'sel_tmp1191_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5459 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_4_V_2_w)   --->   "%sel_tmp320 = xor i1 %sel_tmp1191_demorgan, true" [./imgproc.h:64]   --->   Operation 5459 'xor' 'sel_tmp320' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5460 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_4_V_2_w)   --->   "%sel_tmp321 = and i1 %icmp34, %sel_tmp320" [./imgproc.h:64]   --->   Operation 5460 'and' 'sel_tmp321' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5461 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_4_V_2_w = select i1 %sel_tmp321, i32 %tmp_498_4_2, i32 %sel_tmp319" [./imgproc.h:28]   --->   Operation 5461 'select' 'kernel_val_4_V_2_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5462 [1/1] (0.00ns)   --->   "%tmp_206 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_670)" [./imgproc.h:64]   --->   Operation 5462 'bitconcatenate' 'tmp_206' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5463 [1/1] (0.00ns)   --->   "%p_Result_280_4_3 = zext i53 %tmp_206 to i54" [./imgproc.h:64]   --->   Operation 5463 'zext' 'p_Result_280_4_3' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5464 [1/1] (1.67ns)   --->   "%man_V_4_4_3 = sub i54 0, %p_Result_280_4_3" [./imgproc.h:64]   --->   Operation 5464 'sub' 'man_V_4_4_3' <Predicate = (tmp_669)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5465 [1/1] (0.53ns)   --->   "%man_V_7_4_3 = select i1 %tmp_669, i54 %man_V_4_4_3, i54 %p_Result_280_4_3" [./imgproc.h:64]   --->   Operation 5465 'select' 'man_V_7_4_3' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5466 [1/1] (0.00ns)   --->   "%sh_amt_4_3_cast = sext i12 %sh_amt_4_3 to i32" [./imgproc.h:64]   --->   Operation 5466 'sext' 'sh_amt_4_3_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5467 [1/1] (1.11ns)   --->   "%tmp_490_4_3 = icmp eq i12 %F2_4_3, 22" [./imgproc.h:64]   --->   Operation 5467 'icmp' 'tmp_490_4_3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5468 [1/1] (0.00ns)   --->   "%tmp_671 = trunc i54 %man_V_7_4_3 to i32" [./imgproc.h:64]   --->   Operation 5468 'trunc' 'tmp_671' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5469 [1/1] (1.11ns)   --->   "%tmp_492_4_3 = icmp ult i12 %sh_amt_4_3, 54" [./imgproc.h:64]   --->   Operation 5469 'icmp' 'tmp_492_4_3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5470 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_4_3)   --->   "%tmp_495_4_3 = zext i32 %sh_amt_4_3_cast to i54" [./imgproc.h:64]   --->   Operation 5470 'zext' 'tmp_495_4_3' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5471 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_4_3)   --->   "%tmp_496_4_3 = ashr i54 %man_V_7_4_3, %tmp_495_4_3" [./imgproc.h:64]   --->   Operation 5471 'ashr' 'tmp_496_4_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5472 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_4_3)   --->   "%tmp_673 = trunc i54 %tmp_496_4_3 to i32" [./imgproc.h:64]   --->   Operation 5472 'trunc' 'tmp_673' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5473 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_4_3)   --->   "%storemerge_4_3 = select i1 %tmp_669, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 5473 'select' 'storemerge_4_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5474 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_4_V_3_w)   --->   "%tmp_498_4_3 = shl i32 %tmp_671, %sh_amt_4_3_cast" [./imgproc.h:64]   --->   Operation 5474 'shl' 'tmp_498_4_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5475 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_4_3 = select i1 %tmp_492_4_3, i32 %tmp_673, i32 %storemerge_4_3" [./imgproc.h:64]   --->   Operation 5475 'select' 'p_Val2_234_4_3' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5476 [1/1] (1.26ns)   --->   "%tmp_500_4_3 = add i12 -23, %F2_4_3" [./imgproc.h:64]   --->   Operation 5476 'add' 'tmp_500_4_3' <Predicate = (!tmp_499_4_3)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5477 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_4_3)   --->   "%tmp_500_4_3_cast = zext i12 %tmp_500_4_3 to i32" [./imgproc.h:64]   --->   Operation 5477 'zext' 'tmp_500_4_3_cast' <Predicate = (!tmp_499_4_3)> <Delay = 0.00>
ST_932 : Operation 5478 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_4_3)   --->   "%tmp_674 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_4_3, i32 %tmp_500_4_3_cast)" [./imgproc.h:64]   --->   Operation 5478 'bitselect' 'tmp_674' <Predicate = (!tmp_499_4_3)> <Delay = 0.00>
ST_932 : Operation 5479 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_4_3)   --->   "%qb_4_3 = select i1 %tmp_499_4_3, i1 %tmp_669, i1 %tmp_674" [./imgproc.h:64]   --->   Operation 5479 'select' 'qb_4_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5480 [1/1] (1.11ns)   --->   "%tmp_503_4_3 = icmp sgt i12 %F2_4_3, 23" [./imgproc.h:64]   --->   Operation 5480 'icmp' 'tmp_503_4_3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5481 [1/1] (1.26ns)   --->   "%tmp_504_4_3 = add i12 -24, %F2_4_3" [./imgproc.h:64]   --->   Operation 5481 'add' 'tmp_504_4_3' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5482 [1/1] (1.11ns)   --->   "%tmp_505_4_3 = icmp sgt i12 %tmp_504_4_3, 53" [./imgproc.h:64]   --->   Operation 5482 'icmp' 'tmp_505_4_3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5483 [1/1] (1.18ns)   --->   "%tmp_504_4_3_cast_op = sub i6 13, %tmp_675" [./imgproc.h:64]   --->   Operation 5483 'sub' 'tmp_504_4_3_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5484 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_4_3)   --->   "%tmp_676 = select i1 %tmp_505_4_3, i6 0, i6 %tmp_504_4_3_cast_op" [./imgproc.h:64]   --->   Operation 5484 'select' 'tmp_676' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5485 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_4_3)   --->   "%tmp_677 = zext i6 %tmp_676 to i54" [./imgproc.h:64]   --->   Operation 5485 'zext' 'tmp_677' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5486 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_4_3)   --->   "%tmp_678 = lshr i54 -1, %tmp_677" [./imgproc.h:64]   --->   Operation 5486 'lshr' 'tmp_678' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5487 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_4_3)   --->   "%tmp_679 = and i54 %man_V_7_4_3, %tmp_678" [./imgproc.h:64]   --->   Operation 5487 'and' 'tmp_679' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5488 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_4_3 = icmp ne i54 %tmp_679, 0" [./imgproc.h:64]   --->   Operation 5488 'icmp' 'tmp_507_4_3' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5489 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_4_3)   --->   "%r_4_3 = and i1 %tmp_503_4_3, %tmp_507_4_3" [./imgproc.h:64]   --->   Operation 5489 'and' 'r_4_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5490 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_4_3 = or i1 %tmp_669, %r_4_3" [./imgproc.h:64]   --->   Operation 5490 'or' 'p_r_i_i_i_4_3' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5491 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_4_3)   --->   "%qb_assign_1_4_3 = and i1 %p_r_i_i_i_4_3, %qb_4_3" [./imgproc.h:64]   --->   Operation 5491 'and' 'qb_assign_1_4_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5492 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_4_3)   --->   "%tmp_509_4_3 = zext i1 %qb_assign_1_4_3 to i32" [./imgproc.h:64]   --->   Operation 5492 'zext' 'tmp_509_4_3' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5493 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_4_3 = add nsw i32 %tmp_509_4_3, %p_Val2_234_4_3" [./imgproc.h:64]   --->   Operation 5493 'add' 'p_Val2_235_4_3' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5494 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp327)   --->   "%sel_tmp322 = xor i1 %tmp_485_4_3, true" [./imgproc.h:64]   --->   Operation 5494 'xor' 'sel_tmp322' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5495 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp327)   --->   "%sel_tmp323 = and i1 %tmp_490_4_3, %sel_tmp322" [./imgproc.h:64]   --->   Operation 5495 'and' 'sel_tmp323' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5496 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp327)   --->   "%sel_tmp324 = select i1 %sel_tmp323, i32 %tmp_671, i32 0" [./imgproc.h:28]   --->   Operation 5496 'select' 'sel_tmp324' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5497 [1/1] (0.46ns)   --->   "%sel_tmp1203_demorgan = or i1 %tmp_485_4_3, %tmp_490_4_3" [./imgproc.h:64]   --->   Operation 5497 'or' 'sel_tmp1203_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5498 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp327)   --->   "%sel_tmp325 = xor i1 %sel_tmp1203_demorgan, true" [./imgproc.h:64]   --->   Operation 5498 'xor' 'sel_tmp325' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5499 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp327)   --->   "%sel_tmp326 = and i1 %tmp_487_4_3, %sel_tmp325" [./imgproc.h:64]   --->   Operation 5499 'and' 'sel_tmp326' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5500 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp327 = select i1 %sel_tmp326, i32 %p_Val2_235_4_3, i32 %sel_tmp324" [./imgproc.h:28]   --->   Operation 5500 'select' 'sel_tmp327' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5501 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_4_V_3_w)   --->   "%sel_tmp1210_demorgan = or i1 %sel_tmp1203_demorgan, %tmp_487_4_3" [./imgproc.h:64]   --->   Operation 5501 'or' 'sel_tmp1210_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5502 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_4_V_3_w)   --->   "%sel_tmp328 = xor i1 %sel_tmp1210_demorgan, true" [./imgproc.h:64]   --->   Operation 5502 'xor' 'sel_tmp328' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5503 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_4_V_3_w)   --->   "%sel_tmp329 = and i1 %icmp35, %sel_tmp328" [./imgproc.h:64]   --->   Operation 5503 'and' 'sel_tmp329' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5504 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_4_V_3_w = select i1 %sel_tmp329, i32 %tmp_498_4_3, i32 %sel_tmp327" [./imgproc.h:28]   --->   Operation 5504 'select' 'kernel_val_4_V_3_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5505 [1/1] (0.00ns)   --->   "%tmp_207 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_682)" [./imgproc.h:64]   --->   Operation 5505 'bitconcatenate' 'tmp_207' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5506 [1/1] (0.00ns)   --->   "%p_Result_280_4_4 = zext i53 %tmp_207 to i54" [./imgproc.h:64]   --->   Operation 5506 'zext' 'p_Result_280_4_4' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5507 [1/1] (1.67ns)   --->   "%man_V_4_4_4 = sub i54 0, %p_Result_280_4_4" [./imgproc.h:64]   --->   Operation 5507 'sub' 'man_V_4_4_4' <Predicate = (tmp_681)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5508 [1/1] (0.53ns)   --->   "%man_V_7_4_4 = select i1 %tmp_681, i54 %man_V_4_4_4, i54 %p_Result_280_4_4" [./imgproc.h:64]   --->   Operation 5508 'select' 'man_V_7_4_4' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5509 [1/1] (0.00ns)   --->   "%sh_amt_4_4_cast = sext i12 %sh_amt_4_4 to i32" [./imgproc.h:64]   --->   Operation 5509 'sext' 'sh_amt_4_4_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5510 [1/1] (1.11ns)   --->   "%tmp_490_4_4 = icmp eq i12 %F2_4_4, 22" [./imgproc.h:64]   --->   Operation 5510 'icmp' 'tmp_490_4_4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5511 [1/1] (0.00ns)   --->   "%tmp_683 = trunc i54 %man_V_7_4_4 to i32" [./imgproc.h:64]   --->   Operation 5511 'trunc' 'tmp_683' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5512 [1/1] (1.11ns)   --->   "%tmp_492_4_4 = icmp ult i12 %sh_amt_4_4, 54" [./imgproc.h:64]   --->   Operation 5512 'icmp' 'tmp_492_4_4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5513 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_4_4)   --->   "%tmp_495_4_4 = zext i32 %sh_amt_4_4_cast to i54" [./imgproc.h:64]   --->   Operation 5513 'zext' 'tmp_495_4_4' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5514 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_4_4)   --->   "%tmp_496_4_4 = ashr i54 %man_V_7_4_4, %tmp_495_4_4" [./imgproc.h:64]   --->   Operation 5514 'ashr' 'tmp_496_4_4' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5515 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_4_4)   --->   "%tmp_685 = trunc i54 %tmp_496_4_4 to i32" [./imgproc.h:64]   --->   Operation 5515 'trunc' 'tmp_685' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5516 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_4_4)   --->   "%storemerge_4_4 = select i1 %tmp_681, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 5516 'select' 'storemerge_4_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5517 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_4_V_4_w)   --->   "%tmp_498_4_4 = shl i32 %tmp_683, %sh_amt_4_4_cast" [./imgproc.h:64]   --->   Operation 5517 'shl' 'tmp_498_4_4' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5518 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_4_4 = select i1 %tmp_492_4_4, i32 %tmp_685, i32 %storemerge_4_4" [./imgproc.h:64]   --->   Operation 5518 'select' 'p_Val2_234_4_4' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5519 [1/1] (1.26ns)   --->   "%tmp_500_4_4 = add i12 -23, %F2_4_4" [./imgproc.h:64]   --->   Operation 5519 'add' 'tmp_500_4_4' <Predicate = (!tmp_499_4_4)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5520 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_4_4)   --->   "%tmp_500_4_4_cast = zext i12 %tmp_500_4_4 to i32" [./imgproc.h:64]   --->   Operation 5520 'zext' 'tmp_500_4_4_cast' <Predicate = (!tmp_499_4_4)> <Delay = 0.00>
ST_932 : Operation 5521 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_4_4)   --->   "%tmp_686 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_4_4, i32 %tmp_500_4_4_cast)" [./imgproc.h:64]   --->   Operation 5521 'bitselect' 'tmp_686' <Predicate = (!tmp_499_4_4)> <Delay = 0.00>
ST_932 : Operation 5522 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_4_4)   --->   "%qb_4_4 = select i1 %tmp_499_4_4, i1 %tmp_681, i1 %tmp_686" [./imgproc.h:64]   --->   Operation 5522 'select' 'qb_4_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5523 [1/1] (1.11ns)   --->   "%tmp_503_4_4 = icmp sgt i12 %F2_4_4, 23" [./imgproc.h:64]   --->   Operation 5523 'icmp' 'tmp_503_4_4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5524 [1/1] (1.26ns)   --->   "%tmp_504_4_4 = add i12 -24, %F2_4_4" [./imgproc.h:64]   --->   Operation 5524 'add' 'tmp_504_4_4' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5525 [1/1] (1.11ns)   --->   "%tmp_505_4_4 = icmp sgt i12 %tmp_504_4_4, 53" [./imgproc.h:64]   --->   Operation 5525 'icmp' 'tmp_505_4_4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5526 [1/1] (1.18ns)   --->   "%tmp_504_4_4_cast_op = sub i6 13, %tmp_687" [./imgproc.h:64]   --->   Operation 5526 'sub' 'tmp_504_4_4_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5527 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_4_4)   --->   "%tmp_688 = select i1 %tmp_505_4_4, i6 0, i6 %tmp_504_4_4_cast_op" [./imgproc.h:64]   --->   Operation 5527 'select' 'tmp_688' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5528 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_4_4)   --->   "%tmp_689 = zext i6 %tmp_688 to i54" [./imgproc.h:64]   --->   Operation 5528 'zext' 'tmp_689' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5529 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_4_4)   --->   "%tmp_690 = lshr i54 -1, %tmp_689" [./imgproc.h:64]   --->   Operation 5529 'lshr' 'tmp_690' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5530 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_4_4)   --->   "%tmp_691 = and i54 %man_V_7_4_4, %tmp_690" [./imgproc.h:64]   --->   Operation 5530 'and' 'tmp_691' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5531 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_4_4 = icmp ne i54 %tmp_691, 0" [./imgproc.h:64]   --->   Operation 5531 'icmp' 'tmp_507_4_4' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5532 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_4_4)   --->   "%r_4_4 = and i1 %tmp_503_4_4, %tmp_507_4_4" [./imgproc.h:64]   --->   Operation 5532 'and' 'r_4_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5533 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_4_4 = or i1 %tmp_681, %r_4_4" [./imgproc.h:64]   --->   Operation 5533 'or' 'p_r_i_i_i_4_4' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5534 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_4_4)   --->   "%qb_assign_1_4_4 = and i1 %p_r_i_i_i_4_4, %qb_4_4" [./imgproc.h:64]   --->   Operation 5534 'and' 'qb_assign_1_4_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5535 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_4_4)   --->   "%tmp_509_4_4 = zext i1 %qb_assign_1_4_4 to i32" [./imgproc.h:64]   --->   Operation 5535 'zext' 'tmp_509_4_4' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5536 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_4_4 = add nsw i32 %tmp_509_4_4, %p_Val2_234_4_4" [./imgproc.h:64]   --->   Operation 5536 'add' 'p_Val2_235_4_4' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5537 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp335)   --->   "%sel_tmp330 = xor i1 %tmp_485_4_4, true" [./imgproc.h:64]   --->   Operation 5537 'xor' 'sel_tmp330' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5538 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp335)   --->   "%sel_tmp331 = and i1 %tmp_490_4_4, %sel_tmp330" [./imgproc.h:64]   --->   Operation 5538 'and' 'sel_tmp331' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5539 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp335)   --->   "%sel_tmp332 = select i1 %sel_tmp331, i32 %tmp_683, i32 0" [./imgproc.h:28]   --->   Operation 5539 'select' 'sel_tmp332' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5540 [1/1] (0.46ns)   --->   "%sel_tmp1222_demorgan = or i1 %tmp_485_4_4, %tmp_490_4_4" [./imgproc.h:64]   --->   Operation 5540 'or' 'sel_tmp1222_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5541 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp335)   --->   "%sel_tmp333 = xor i1 %sel_tmp1222_demorgan, true" [./imgproc.h:64]   --->   Operation 5541 'xor' 'sel_tmp333' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5542 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp335)   --->   "%sel_tmp334 = and i1 %tmp_487_4_4, %sel_tmp333" [./imgproc.h:64]   --->   Operation 5542 'and' 'sel_tmp334' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5543 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp335 = select i1 %sel_tmp334, i32 %p_Val2_235_4_4, i32 %sel_tmp332" [./imgproc.h:28]   --->   Operation 5543 'select' 'sel_tmp335' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5544 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_4_V_4_w)   --->   "%sel_tmp1229_demorgan = or i1 %sel_tmp1222_demorgan, %tmp_487_4_4" [./imgproc.h:64]   --->   Operation 5544 'or' 'sel_tmp1229_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5545 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_4_V_4_w)   --->   "%sel_tmp336 = xor i1 %sel_tmp1229_demorgan, true" [./imgproc.h:64]   --->   Operation 5545 'xor' 'sel_tmp336' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5546 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_4_V_4_w)   --->   "%sel_tmp337 = and i1 %icmp36, %sel_tmp336" [./imgproc.h:64]   --->   Operation 5546 'and' 'sel_tmp337' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5547 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_4_V_4_w = select i1 %sel_tmp337, i32 %tmp_498_4_4, i32 %sel_tmp335" [./imgproc.h:28]   --->   Operation 5547 'select' 'kernel_val_4_V_4_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5548 [1/1] (0.00ns)   --->   "%tmp_208 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_694)" [./imgproc.h:64]   --->   Operation 5548 'bitconcatenate' 'tmp_208' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5549 [1/1] (0.00ns)   --->   "%p_Result_280_4_5 = zext i53 %tmp_208 to i54" [./imgproc.h:64]   --->   Operation 5549 'zext' 'p_Result_280_4_5' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5550 [1/1] (1.67ns)   --->   "%man_V_4_4_5 = sub i54 0, %p_Result_280_4_5" [./imgproc.h:64]   --->   Operation 5550 'sub' 'man_V_4_4_5' <Predicate = (tmp_693)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5551 [1/1] (0.53ns)   --->   "%man_V_7_4_5 = select i1 %tmp_693, i54 %man_V_4_4_5, i54 %p_Result_280_4_5" [./imgproc.h:64]   --->   Operation 5551 'select' 'man_V_7_4_5' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5552 [1/1] (0.00ns)   --->   "%sh_amt_4_5_cast = sext i12 %sh_amt_4_5 to i32" [./imgproc.h:64]   --->   Operation 5552 'sext' 'sh_amt_4_5_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5553 [1/1] (1.11ns)   --->   "%tmp_490_4_5 = icmp eq i12 %F2_4_5, 22" [./imgproc.h:64]   --->   Operation 5553 'icmp' 'tmp_490_4_5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5554 [1/1] (0.00ns)   --->   "%tmp_695 = trunc i54 %man_V_7_4_5 to i32" [./imgproc.h:64]   --->   Operation 5554 'trunc' 'tmp_695' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5555 [1/1] (1.11ns)   --->   "%tmp_492_4_5 = icmp ult i12 %sh_amt_4_5, 54" [./imgproc.h:64]   --->   Operation 5555 'icmp' 'tmp_492_4_5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5556 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_4_5)   --->   "%tmp_495_4_5 = zext i32 %sh_amt_4_5_cast to i54" [./imgproc.h:64]   --->   Operation 5556 'zext' 'tmp_495_4_5' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5557 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_4_5)   --->   "%tmp_496_4_5 = ashr i54 %man_V_7_4_5, %tmp_495_4_5" [./imgproc.h:64]   --->   Operation 5557 'ashr' 'tmp_496_4_5' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5558 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_4_5)   --->   "%tmp_697 = trunc i54 %tmp_496_4_5 to i32" [./imgproc.h:64]   --->   Operation 5558 'trunc' 'tmp_697' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5559 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_4_5)   --->   "%storemerge_4_5 = select i1 %tmp_693, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 5559 'select' 'storemerge_4_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5560 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_4_V_5_w)   --->   "%tmp_498_4_5 = shl i32 %tmp_695, %sh_amt_4_5_cast" [./imgproc.h:64]   --->   Operation 5560 'shl' 'tmp_498_4_5' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5561 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_4_5 = select i1 %tmp_492_4_5, i32 %tmp_697, i32 %storemerge_4_5" [./imgproc.h:64]   --->   Operation 5561 'select' 'p_Val2_234_4_5' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5562 [1/1] (1.26ns)   --->   "%tmp_500_4_5 = add i12 -23, %F2_4_5" [./imgproc.h:64]   --->   Operation 5562 'add' 'tmp_500_4_5' <Predicate = (!tmp_499_4_5)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5563 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_4_5)   --->   "%tmp_500_4_5_cast = zext i12 %tmp_500_4_5 to i32" [./imgproc.h:64]   --->   Operation 5563 'zext' 'tmp_500_4_5_cast' <Predicate = (!tmp_499_4_5)> <Delay = 0.00>
ST_932 : Operation 5564 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_4_5)   --->   "%tmp_698 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_4_5, i32 %tmp_500_4_5_cast)" [./imgproc.h:64]   --->   Operation 5564 'bitselect' 'tmp_698' <Predicate = (!tmp_499_4_5)> <Delay = 0.00>
ST_932 : Operation 5565 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_4_5)   --->   "%qb_4_5 = select i1 %tmp_499_4_5, i1 %tmp_693, i1 %tmp_698" [./imgproc.h:64]   --->   Operation 5565 'select' 'qb_4_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5566 [1/1] (1.11ns)   --->   "%tmp_503_4_5 = icmp sgt i12 %F2_4_5, 23" [./imgproc.h:64]   --->   Operation 5566 'icmp' 'tmp_503_4_5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5567 [1/1] (1.26ns)   --->   "%tmp_504_4_5 = add i12 -24, %F2_4_5" [./imgproc.h:64]   --->   Operation 5567 'add' 'tmp_504_4_5' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5568 [1/1] (1.11ns)   --->   "%tmp_505_4_5 = icmp sgt i12 %tmp_504_4_5, 53" [./imgproc.h:64]   --->   Operation 5568 'icmp' 'tmp_505_4_5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5569 [1/1] (1.18ns)   --->   "%tmp_504_4_5_cast_op = sub i6 13, %tmp_699" [./imgproc.h:64]   --->   Operation 5569 'sub' 'tmp_504_4_5_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5570 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_4_5)   --->   "%tmp_700 = select i1 %tmp_505_4_5, i6 0, i6 %tmp_504_4_5_cast_op" [./imgproc.h:64]   --->   Operation 5570 'select' 'tmp_700' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5571 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_4_5)   --->   "%tmp_701 = zext i6 %tmp_700 to i54" [./imgproc.h:64]   --->   Operation 5571 'zext' 'tmp_701' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5572 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_4_5)   --->   "%tmp_702 = lshr i54 -1, %tmp_701" [./imgproc.h:64]   --->   Operation 5572 'lshr' 'tmp_702' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5573 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_4_5)   --->   "%tmp_703 = and i54 %man_V_7_4_5, %tmp_702" [./imgproc.h:64]   --->   Operation 5573 'and' 'tmp_703' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5574 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_4_5 = icmp ne i54 %tmp_703, 0" [./imgproc.h:64]   --->   Operation 5574 'icmp' 'tmp_507_4_5' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5575 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_4_5)   --->   "%r_4_5 = and i1 %tmp_503_4_5, %tmp_507_4_5" [./imgproc.h:64]   --->   Operation 5575 'and' 'r_4_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5576 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_4_5 = or i1 %tmp_693, %r_4_5" [./imgproc.h:64]   --->   Operation 5576 'or' 'p_r_i_i_i_4_5' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5577 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_4_5)   --->   "%qb_assign_1_4_5 = and i1 %p_r_i_i_i_4_5, %qb_4_5" [./imgproc.h:64]   --->   Operation 5577 'and' 'qb_assign_1_4_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5578 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_4_5)   --->   "%tmp_509_4_5 = zext i1 %qb_assign_1_4_5 to i32" [./imgproc.h:64]   --->   Operation 5578 'zext' 'tmp_509_4_5' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5579 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_4_5 = add nsw i32 %tmp_509_4_5, %p_Val2_234_4_5" [./imgproc.h:64]   --->   Operation 5579 'add' 'p_Val2_235_4_5' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5580 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp343)   --->   "%sel_tmp338 = xor i1 %tmp_485_4_5, true" [./imgproc.h:64]   --->   Operation 5580 'xor' 'sel_tmp338' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5581 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp343)   --->   "%sel_tmp339 = and i1 %tmp_490_4_5, %sel_tmp338" [./imgproc.h:64]   --->   Operation 5581 'and' 'sel_tmp339' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5582 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp343)   --->   "%sel_tmp340 = select i1 %sel_tmp339, i32 %tmp_695, i32 0" [./imgproc.h:28]   --->   Operation 5582 'select' 'sel_tmp340' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5583 [1/1] (0.46ns)   --->   "%sel_tmp1241_demorgan = or i1 %tmp_485_4_5, %tmp_490_4_5" [./imgproc.h:64]   --->   Operation 5583 'or' 'sel_tmp1241_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5584 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp343)   --->   "%sel_tmp341 = xor i1 %sel_tmp1241_demorgan, true" [./imgproc.h:64]   --->   Operation 5584 'xor' 'sel_tmp341' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5585 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp343)   --->   "%sel_tmp342 = and i1 %tmp_487_4_5, %sel_tmp341" [./imgproc.h:64]   --->   Operation 5585 'and' 'sel_tmp342' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5586 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp343 = select i1 %sel_tmp342, i32 %p_Val2_235_4_5, i32 %sel_tmp340" [./imgproc.h:28]   --->   Operation 5586 'select' 'sel_tmp343' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5587 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_4_V_5_w)   --->   "%sel_tmp1248_demorgan = or i1 %sel_tmp1241_demorgan, %tmp_487_4_5" [./imgproc.h:64]   --->   Operation 5587 'or' 'sel_tmp1248_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5588 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_4_V_5_w)   --->   "%sel_tmp344 = xor i1 %sel_tmp1248_demorgan, true" [./imgproc.h:64]   --->   Operation 5588 'xor' 'sel_tmp344' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5589 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_4_V_5_w)   --->   "%sel_tmp345 = and i1 %icmp37, %sel_tmp344" [./imgproc.h:64]   --->   Operation 5589 'and' 'sel_tmp345' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5590 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_4_V_5_w = select i1 %sel_tmp345, i32 %tmp_498_4_5, i32 %sel_tmp343" [./imgproc.h:28]   --->   Operation 5590 'select' 'kernel_val_4_V_5_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5591 [1/1] (0.00ns)   --->   "%tmp_209 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_706)" [./imgproc.h:64]   --->   Operation 5591 'bitconcatenate' 'tmp_209' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5592 [1/1] (0.00ns)   --->   "%p_Result_280_4_6 = zext i53 %tmp_209 to i54" [./imgproc.h:64]   --->   Operation 5592 'zext' 'p_Result_280_4_6' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5593 [1/1] (1.67ns)   --->   "%man_V_4_4_6 = sub i54 0, %p_Result_280_4_6" [./imgproc.h:64]   --->   Operation 5593 'sub' 'man_V_4_4_6' <Predicate = (tmp_705)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5594 [1/1] (0.53ns)   --->   "%man_V_7_4_6 = select i1 %tmp_705, i54 %man_V_4_4_6, i54 %p_Result_280_4_6" [./imgproc.h:64]   --->   Operation 5594 'select' 'man_V_7_4_6' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5595 [1/1] (0.00ns)   --->   "%sh_amt_4_6_cast = sext i12 %sh_amt_4_6 to i32" [./imgproc.h:64]   --->   Operation 5595 'sext' 'sh_amt_4_6_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5596 [1/1] (1.11ns)   --->   "%tmp_490_4_6 = icmp eq i12 %F2_4_6, 22" [./imgproc.h:64]   --->   Operation 5596 'icmp' 'tmp_490_4_6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5597 [1/1] (0.00ns)   --->   "%tmp_707 = trunc i54 %man_V_7_4_6 to i32" [./imgproc.h:64]   --->   Operation 5597 'trunc' 'tmp_707' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5598 [1/1] (1.11ns)   --->   "%tmp_492_4_6 = icmp ult i12 %sh_amt_4_6, 54" [./imgproc.h:64]   --->   Operation 5598 'icmp' 'tmp_492_4_6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5599 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_4_6)   --->   "%tmp_495_4_6 = zext i32 %sh_amt_4_6_cast to i54" [./imgproc.h:64]   --->   Operation 5599 'zext' 'tmp_495_4_6' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5600 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_4_6)   --->   "%tmp_496_4_6 = ashr i54 %man_V_7_4_6, %tmp_495_4_6" [./imgproc.h:64]   --->   Operation 5600 'ashr' 'tmp_496_4_6' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5601 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_4_6)   --->   "%tmp_709 = trunc i54 %tmp_496_4_6 to i32" [./imgproc.h:64]   --->   Operation 5601 'trunc' 'tmp_709' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5602 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_4_6)   --->   "%storemerge_4_6 = select i1 %tmp_705, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 5602 'select' 'storemerge_4_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5603 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_4_V_6_w)   --->   "%tmp_498_4_6 = shl i32 %tmp_707, %sh_amt_4_6_cast" [./imgproc.h:64]   --->   Operation 5603 'shl' 'tmp_498_4_6' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5604 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_4_6 = select i1 %tmp_492_4_6, i32 %tmp_709, i32 %storemerge_4_6" [./imgproc.h:64]   --->   Operation 5604 'select' 'p_Val2_234_4_6' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5605 [1/1] (1.26ns)   --->   "%tmp_500_4_6 = add i12 -23, %F2_4_6" [./imgproc.h:64]   --->   Operation 5605 'add' 'tmp_500_4_6' <Predicate = (!tmp_499_4_6)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5606 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_4_6)   --->   "%tmp_500_4_6_cast = zext i12 %tmp_500_4_6 to i32" [./imgproc.h:64]   --->   Operation 5606 'zext' 'tmp_500_4_6_cast' <Predicate = (!tmp_499_4_6)> <Delay = 0.00>
ST_932 : Operation 5607 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_4_6)   --->   "%tmp_710 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_4_6, i32 %tmp_500_4_6_cast)" [./imgproc.h:64]   --->   Operation 5607 'bitselect' 'tmp_710' <Predicate = (!tmp_499_4_6)> <Delay = 0.00>
ST_932 : Operation 5608 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_4_6)   --->   "%qb_4_6 = select i1 %tmp_499_4_6, i1 %tmp_705, i1 %tmp_710" [./imgproc.h:64]   --->   Operation 5608 'select' 'qb_4_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5609 [1/1] (1.11ns)   --->   "%tmp_503_4_6 = icmp sgt i12 %F2_4_6, 23" [./imgproc.h:64]   --->   Operation 5609 'icmp' 'tmp_503_4_6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5610 [1/1] (1.26ns)   --->   "%tmp_504_4_6 = add i12 -24, %F2_4_6" [./imgproc.h:64]   --->   Operation 5610 'add' 'tmp_504_4_6' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5611 [1/1] (1.11ns)   --->   "%tmp_505_4_6 = icmp sgt i12 %tmp_504_4_6, 53" [./imgproc.h:64]   --->   Operation 5611 'icmp' 'tmp_505_4_6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5612 [1/1] (1.18ns)   --->   "%tmp_504_4_6_cast_op = sub i6 13, %tmp_711" [./imgproc.h:64]   --->   Operation 5612 'sub' 'tmp_504_4_6_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5613 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_4_6)   --->   "%tmp_712 = select i1 %tmp_505_4_6, i6 0, i6 %tmp_504_4_6_cast_op" [./imgproc.h:64]   --->   Operation 5613 'select' 'tmp_712' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5614 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_4_6)   --->   "%tmp_713 = zext i6 %tmp_712 to i54" [./imgproc.h:64]   --->   Operation 5614 'zext' 'tmp_713' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5615 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_4_6)   --->   "%tmp_714 = lshr i54 -1, %tmp_713" [./imgproc.h:64]   --->   Operation 5615 'lshr' 'tmp_714' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5616 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_4_6)   --->   "%tmp_715 = and i54 %man_V_7_4_6, %tmp_714" [./imgproc.h:64]   --->   Operation 5616 'and' 'tmp_715' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5617 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_4_6 = icmp ne i54 %tmp_715, 0" [./imgproc.h:64]   --->   Operation 5617 'icmp' 'tmp_507_4_6' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5618 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_4_6)   --->   "%r_4_6 = and i1 %tmp_503_4_6, %tmp_507_4_6" [./imgproc.h:64]   --->   Operation 5618 'and' 'r_4_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5619 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_4_6 = or i1 %tmp_705, %r_4_6" [./imgproc.h:64]   --->   Operation 5619 'or' 'p_r_i_i_i_4_6' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5620 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_4_6)   --->   "%qb_assign_1_4_6 = and i1 %p_r_i_i_i_4_6, %qb_4_6" [./imgproc.h:64]   --->   Operation 5620 'and' 'qb_assign_1_4_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5621 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_4_6)   --->   "%tmp_509_4_6 = zext i1 %qb_assign_1_4_6 to i32" [./imgproc.h:64]   --->   Operation 5621 'zext' 'tmp_509_4_6' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5622 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_4_6 = add nsw i32 %tmp_509_4_6, %p_Val2_234_4_6" [./imgproc.h:64]   --->   Operation 5622 'add' 'p_Val2_235_4_6' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5623 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp351)   --->   "%sel_tmp346 = xor i1 %tmp_485_4_6, true" [./imgproc.h:64]   --->   Operation 5623 'xor' 'sel_tmp346' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5624 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp351)   --->   "%sel_tmp347 = and i1 %tmp_490_4_6, %sel_tmp346" [./imgproc.h:64]   --->   Operation 5624 'and' 'sel_tmp347' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5625 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp351)   --->   "%sel_tmp348 = select i1 %sel_tmp347, i32 %tmp_707, i32 0" [./imgproc.h:28]   --->   Operation 5625 'select' 'sel_tmp348' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5626 [1/1] (0.46ns)   --->   "%sel_tmp1260_demorgan = or i1 %tmp_485_4_6, %tmp_490_4_6" [./imgproc.h:64]   --->   Operation 5626 'or' 'sel_tmp1260_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5627 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp351)   --->   "%sel_tmp349 = xor i1 %sel_tmp1260_demorgan, true" [./imgproc.h:64]   --->   Operation 5627 'xor' 'sel_tmp349' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5628 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp351)   --->   "%sel_tmp350 = and i1 %tmp_487_4_6, %sel_tmp349" [./imgproc.h:64]   --->   Operation 5628 'and' 'sel_tmp350' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5629 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp351 = select i1 %sel_tmp350, i32 %p_Val2_235_4_6, i32 %sel_tmp348" [./imgproc.h:28]   --->   Operation 5629 'select' 'sel_tmp351' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5630 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_4_V_6_w)   --->   "%sel_tmp1267_demorgan = or i1 %sel_tmp1260_demorgan, %tmp_487_4_6" [./imgproc.h:64]   --->   Operation 5630 'or' 'sel_tmp1267_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5631 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_4_V_6_w)   --->   "%sel_tmp352 = xor i1 %sel_tmp1267_demorgan, true" [./imgproc.h:64]   --->   Operation 5631 'xor' 'sel_tmp352' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5632 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_4_V_6_w)   --->   "%sel_tmp353 = and i1 %icmp38, %sel_tmp352" [./imgproc.h:64]   --->   Operation 5632 'and' 'sel_tmp353' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5633 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_4_V_6_w = select i1 %sel_tmp353, i32 %tmp_498_4_6, i32 %sel_tmp351" [./imgproc.h:28]   --->   Operation 5633 'select' 'kernel_val_4_V_6_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5634 [1/1] (0.00ns)   --->   "%tmp_210 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_718)" [./imgproc.h:64]   --->   Operation 5634 'bitconcatenate' 'tmp_210' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5635 [1/1] (0.00ns)   --->   "%p_Result_280_4_7 = zext i53 %tmp_210 to i54" [./imgproc.h:64]   --->   Operation 5635 'zext' 'p_Result_280_4_7' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5636 [1/1] (1.67ns)   --->   "%man_V_4_4_7 = sub i54 0, %p_Result_280_4_7" [./imgproc.h:64]   --->   Operation 5636 'sub' 'man_V_4_4_7' <Predicate = (tmp_717)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5637 [1/1] (0.53ns)   --->   "%man_V_7_4_7 = select i1 %tmp_717, i54 %man_V_4_4_7, i54 %p_Result_280_4_7" [./imgproc.h:64]   --->   Operation 5637 'select' 'man_V_7_4_7' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5638 [1/1] (0.00ns)   --->   "%sh_amt_4_7_cast = sext i12 %sh_amt_4_7 to i32" [./imgproc.h:64]   --->   Operation 5638 'sext' 'sh_amt_4_7_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5639 [1/1] (1.11ns)   --->   "%tmp_490_4_7 = icmp eq i12 %F2_4_7, 22" [./imgproc.h:64]   --->   Operation 5639 'icmp' 'tmp_490_4_7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5640 [1/1] (0.00ns)   --->   "%tmp_719 = trunc i54 %man_V_7_4_7 to i32" [./imgproc.h:64]   --->   Operation 5640 'trunc' 'tmp_719' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5641 [1/1] (1.11ns)   --->   "%tmp_492_4_7 = icmp ult i12 %sh_amt_4_7, 54" [./imgproc.h:64]   --->   Operation 5641 'icmp' 'tmp_492_4_7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5642 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_4_7)   --->   "%tmp_495_4_7 = zext i32 %sh_amt_4_7_cast to i54" [./imgproc.h:64]   --->   Operation 5642 'zext' 'tmp_495_4_7' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5643 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_4_7)   --->   "%tmp_496_4_7 = ashr i54 %man_V_7_4_7, %tmp_495_4_7" [./imgproc.h:64]   --->   Operation 5643 'ashr' 'tmp_496_4_7' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5644 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_4_7)   --->   "%tmp_721 = trunc i54 %tmp_496_4_7 to i32" [./imgproc.h:64]   --->   Operation 5644 'trunc' 'tmp_721' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5645 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_4_7)   --->   "%storemerge_4_7 = select i1 %tmp_717, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 5645 'select' 'storemerge_4_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5646 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_4_V_7_w)   --->   "%tmp_498_4_7 = shl i32 %tmp_719, %sh_amt_4_7_cast" [./imgproc.h:64]   --->   Operation 5646 'shl' 'tmp_498_4_7' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5647 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_4_7 = select i1 %tmp_492_4_7, i32 %tmp_721, i32 %storemerge_4_7" [./imgproc.h:64]   --->   Operation 5647 'select' 'p_Val2_234_4_7' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5648 [1/1] (1.26ns)   --->   "%tmp_500_4_7 = add i12 -23, %F2_4_7" [./imgproc.h:64]   --->   Operation 5648 'add' 'tmp_500_4_7' <Predicate = (!tmp_499_4_7)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5649 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_4_7)   --->   "%tmp_500_4_7_cast = zext i12 %tmp_500_4_7 to i32" [./imgproc.h:64]   --->   Operation 5649 'zext' 'tmp_500_4_7_cast' <Predicate = (!tmp_499_4_7)> <Delay = 0.00>
ST_932 : Operation 5650 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_4_7)   --->   "%tmp_722 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_4_7, i32 %tmp_500_4_7_cast)" [./imgproc.h:64]   --->   Operation 5650 'bitselect' 'tmp_722' <Predicate = (!tmp_499_4_7)> <Delay = 0.00>
ST_932 : Operation 5651 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_4_7)   --->   "%qb_4_7 = select i1 %tmp_499_4_7, i1 %tmp_717, i1 %tmp_722" [./imgproc.h:64]   --->   Operation 5651 'select' 'qb_4_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5652 [1/1] (1.11ns)   --->   "%tmp_503_4_7 = icmp sgt i12 %F2_4_7, 23" [./imgproc.h:64]   --->   Operation 5652 'icmp' 'tmp_503_4_7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5653 [1/1] (1.26ns)   --->   "%tmp_504_4_7 = add i12 -24, %F2_4_7" [./imgproc.h:64]   --->   Operation 5653 'add' 'tmp_504_4_7' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5654 [1/1] (1.11ns)   --->   "%tmp_505_4_7 = icmp sgt i12 %tmp_504_4_7, 53" [./imgproc.h:64]   --->   Operation 5654 'icmp' 'tmp_505_4_7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5655 [1/1] (1.18ns)   --->   "%tmp_504_4_7_cast_op = sub i6 13, %tmp_723" [./imgproc.h:64]   --->   Operation 5655 'sub' 'tmp_504_4_7_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5656 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_4_7)   --->   "%tmp_724 = select i1 %tmp_505_4_7, i6 0, i6 %tmp_504_4_7_cast_op" [./imgproc.h:64]   --->   Operation 5656 'select' 'tmp_724' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5657 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_4_7)   --->   "%tmp_725 = zext i6 %tmp_724 to i54" [./imgproc.h:64]   --->   Operation 5657 'zext' 'tmp_725' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5658 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_4_7)   --->   "%tmp_726 = lshr i54 -1, %tmp_725" [./imgproc.h:64]   --->   Operation 5658 'lshr' 'tmp_726' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5659 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_4_7)   --->   "%tmp_727 = and i54 %man_V_7_4_7, %tmp_726" [./imgproc.h:64]   --->   Operation 5659 'and' 'tmp_727' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5660 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_4_7 = icmp ne i54 %tmp_727, 0" [./imgproc.h:64]   --->   Operation 5660 'icmp' 'tmp_507_4_7' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5661 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_4_7)   --->   "%r_4_7 = and i1 %tmp_503_4_7, %tmp_507_4_7" [./imgproc.h:64]   --->   Operation 5661 'and' 'r_4_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5662 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_4_7 = or i1 %tmp_717, %r_4_7" [./imgproc.h:64]   --->   Operation 5662 'or' 'p_r_i_i_i_4_7' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5663 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_4_7)   --->   "%qb_assign_1_4_7 = and i1 %p_r_i_i_i_4_7, %qb_4_7" [./imgproc.h:64]   --->   Operation 5663 'and' 'qb_assign_1_4_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5664 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_4_7)   --->   "%tmp_509_4_7 = zext i1 %qb_assign_1_4_7 to i32" [./imgproc.h:64]   --->   Operation 5664 'zext' 'tmp_509_4_7' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5665 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_4_7 = add nsw i32 %tmp_509_4_7, %p_Val2_234_4_7" [./imgproc.h:64]   --->   Operation 5665 'add' 'p_Val2_235_4_7' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5666 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp359)   --->   "%sel_tmp354 = xor i1 %tmp_485_4_7, true" [./imgproc.h:64]   --->   Operation 5666 'xor' 'sel_tmp354' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5667 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp359)   --->   "%sel_tmp355 = and i1 %tmp_490_4_7, %sel_tmp354" [./imgproc.h:64]   --->   Operation 5667 'and' 'sel_tmp355' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5668 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp359)   --->   "%sel_tmp356 = select i1 %sel_tmp355, i32 %tmp_719, i32 0" [./imgproc.h:28]   --->   Operation 5668 'select' 'sel_tmp356' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5669 [1/1] (0.46ns)   --->   "%sel_tmp1279_demorgan = or i1 %tmp_485_4_7, %tmp_490_4_7" [./imgproc.h:64]   --->   Operation 5669 'or' 'sel_tmp1279_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5670 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp359)   --->   "%sel_tmp357 = xor i1 %sel_tmp1279_demorgan, true" [./imgproc.h:64]   --->   Operation 5670 'xor' 'sel_tmp357' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5671 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp359)   --->   "%sel_tmp358 = and i1 %tmp_487_4_7, %sel_tmp357" [./imgproc.h:64]   --->   Operation 5671 'and' 'sel_tmp358' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5672 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp359 = select i1 %sel_tmp358, i32 %p_Val2_235_4_7, i32 %sel_tmp356" [./imgproc.h:28]   --->   Operation 5672 'select' 'sel_tmp359' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5673 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_4_V_7_w)   --->   "%sel_tmp1286_demorgan = or i1 %sel_tmp1279_demorgan, %tmp_487_4_7" [./imgproc.h:64]   --->   Operation 5673 'or' 'sel_tmp1286_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5674 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_4_V_7_w)   --->   "%sel_tmp360 = xor i1 %sel_tmp1286_demorgan, true" [./imgproc.h:64]   --->   Operation 5674 'xor' 'sel_tmp360' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5675 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_4_V_7_w)   --->   "%sel_tmp361 = and i1 %icmp39, %sel_tmp360" [./imgproc.h:64]   --->   Operation 5675 'and' 'sel_tmp361' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5676 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_4_V_7_w = select i1 %sel_tmp361, i32 %tmp_498_4_7, i32 %sel_tmp359" [./imgproc.h:28]   --->   Operation 5676 'select' 'kernel_val_4_V_7_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5677 [1/1] (0.00ns)   --->   "%tmp_211 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_730)" [./imgproc.h:64]   --->   Operation 5677 'bitconcatenate' 'tmp_211' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5678 [1/1] (0.00ns)   --->   "%p_Result_280_5 = zext i53 %tmp_211 to i54" [./imgproc.h:64]   --->   Operation 5678 'zext' 'p_Result_280_5' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5679 [1/1] (1.67ns)   --->   "%man_V_4_5 = sub i54 0, %p_Result_280_5" [./imgproc.h:64]   --->   Operation 5679 'sub' 'man_V_4_5' <Predicate = (tmp_729)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5680 [1/1] (0.53ns)   --->   "%man_V_7_5 = select i1 %tmp_729, i54 %man_V_4_5, i54 %p_Result_280_5" [./imgproc.h:64]   --->   Operation 5680 'select' 'man_V_7_5' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5681 [1/1] (0.00ns)   --->   "%sh_amt_5_cast = sext i12 %sh_amt_5 to i32" [./imgproc.h:64]   --->   Operation 5681 'sext' 'sh_amt_5_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5682 [1/1] (1.11ns)   --->   "%tmp_490_5 = icmp eq i12 %F2_5, 22" [./imgproc.h:64]   --->   Operation 5682 'icmp' 'tmp_490_5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5683 [1/1] (0.00ns)   --->   "%tmp_731 = trunc i54 %man_V_7_5 to i32" [./imgproc.h:64]   --->   Operation 5683 'trunc' 'tmp_731' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5684 [1/1] (1.11ns)   --->   "%tmp_492_5 = icmp ult i12 %sh_amt_5, 54" [./imgproc.h:64]   --->   Operation 5684 'icmp' 'tmp_492_5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5685 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_5)   --->   "%tmp_495_5 = zext i32 %sh_amt_5_cast to i54" [./imgproc.h:64]   --->   Operation 5685 'zext' 'tmp_495_5' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5686 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_5)   --->   "%tmp_496_5 = ashr i54 %man_V_7_5, %tmp_495_5" [./imgproc.h:64]   --->   Operation 5686 'ashr' 'tmp_496_5' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5687 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_5)   --->   "%tmp_733 = trunc i54 %tmp_496_5 to i32" [./imgproc.h:64]   --->   Operation 5687 'trunc' 'tmp_733' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5688 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_5)   --->   "%storemerge_5 = select i1 %tmp_729, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 5688 'select' 'storemerge_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5689 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_5_V_0_w)   --->   "%tmp_498_5 = shl i32 %tmp_731, %sh_amt_5_cast" [./imgproc.h:64]   --->   Operation 5689 'shl' 'tmp_498_5' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5690 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_5 = select i1 %tmp_492_5, i32 %tmp_733, i32 %storemerge_5" [./imgproc.h:64]   --->   Operation 5690 'select' 'p_Val2_234_5' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5691 [1/1] (1.26ns)   --->   "%tmp_500_5 = add i12 -23, %F2_5" [./imgproc.h:64]   --->   Operation 5691 'add' 'tmp_500_5' <Predicate = (!tmp_499_5)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5692 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_5)   --->   "%tmp_500_5_cast = zext i12 %tmp_500_5 to i32" [./imgproc.h:64]   --->   Operation 5692 'zext' 'tmp_500_5_cast' <Predicate = (!tmp_499_5)> <Delay = 0.00>
ST_932 : Operation 5693 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_5)   --->   "%tmp_734 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_5, i32 %tmp_500_5_cast)" [./imgproc.h:64]   --->   Operation 5693 'bitselect' 'tmp_734' <Predicate = (!tmp_499_5)> <Delay = 0.00>
ST_932 : Operation 5694 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_5)   --->   "%qb_5 = select i1 %tmp_499_5, i1 %tmp_729, i1 %tmp_734" [./imgproc.h:64]   --->   Operation 5694 'select' 'qb_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5695 [1/1] (1.11ns)   --->   "%tmp_503_5 = icmp sgt i12 %F2_5, 23" [./imgproc.h:64]   --->   Operation 5695 'icmp' 'tmp_503_5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5696 [1/1] (1.26ns)   --->   "%tmp_504_5 = add i12 -24, %F2_5" [./imgproc.h:64]   --->   Operation 5696 'add' 'tmp_504_5' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5697 [1/1] (1.11ns)   --->   "%tmp_505_5 = icmp sgt i12 %tmp_504_5, 53" [./imgproc.h:64]   --->   Operation 5697 'icmp' 'tmp_505_5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5698 [1/1] (1.18ns)   --->   "%tmp_504_5_cast_op = sub i6 13, %tmp_735" [./imgproc.h:64]   --->   Operation 5698 'sub' 'tmp_504_5_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5699 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_5)   --->   "%tmp_736 = select i1 %tmp_505_5, i6 0, i6 %tmp_504_5_cast_op" [./imgproc.h:64]   --->   Operation 5699 'select' 'tmp_736' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5700 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_5)   --->   "%tmp_737 = zext i6 %tmp_736 to i54" [./imgproc.h:64]   --->   Operation 5700 'zext' 'tmp_737' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5701 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_5)   --->   "%tmp_738 = lshr i54 -1, %tmp_737" [./imgproc.h:64]   --->   Operation 5701 'lshr' 'tmp_738' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5702 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_5)   --->   "%tmp_739 = and i54 %man_V_7_5, %tmp_738" [./imgproc.h:64]   --->   Operation 5702 'and' 'tmp_739' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5703 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_5 = icmp ne i54 %tmp_739, 0" [./imgproc.h:64]   --->   Operation 5703 'icmp' 'tmp_507_5' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5704 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_5)   --->   "%r_5 = and i1 %tmp_503_5, %tmp_507_5" [./imgproc.h:64]   --->   Operation 5704 'and' 'r_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5705 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_5 = or i1 %tmp_729, %r_5" [./imgproc.h:64]   --->   Operation 5705 'or' 'p_r_i_i_i_5' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5706 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_5)   --->   "%qb_assign_1_5 = and i1 %p_r_i_i_i_5, %qb_5" [./imgproc.h:64]   --->   Operation 5706 'and' 'qb_assign_1_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5707 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_5)   --->   "%tmp_509_5 = zext i1 %qb_assign_1_5 to i32" [./imgproc.h:64]   --->   Operation 5707 'zext' 'tmp_509_5' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5708 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_5 = add nsw i32 %tmp_509_5, %p_Val2_234_5" [./imgproc.h:64]   --->   Operation 5708 'add' 'p_Val2_235_5' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5709 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp367)   --->   "%sel_tmp362 = xor i1 %tmp_485_5, true" [./imgproc.h:64]   --->   Operation 5709 'xor' 'sel_tmp362' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5710 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp367)   --->   "%sel_tmp363 = and i1 %tmp_490_5, %sel_tmp362" [./imgproc.h:64]   --->   Operation 5710 'and' 'sel_tmp363' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5711 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp367)   --->   "%sel_tmp364 = select i1 %sel_tmp363, i32 %tmp_731, i32 0" [./imgproc.h:28]   --->   Operation 5711 'select' 'sel_tmp364' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5712 [1/1] (0.46ns)   --->   "%sel_tmp1431_demorgan = or i1 %tmp_485_5, %tmp_490_5" [./imgproc.h:64]   --->   Operation 5712 'or' 'sel_tmp1431_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5713 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp367)   --->   "%sel_tmp365 = xor i1 %sel_tmp1431_demorgan, true" [./imgproc.h:64]   --->   Operation 5713 'xor' 'sel_tmp365' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5714 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp367)   --->   "%sel_tmp366 = and i1 %tmp_487_5, %sel_tmp365" [./imgproc.h:64]   --->   Operation 5714 'and' 'sel_tmp366' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5715 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp367 = select i1 %sel_tmp366, i32 %p_Val2_235_5, i32 %sel_tmp364" [./imgproc.h:28]   --->   Operation 5715 'select' 'sel_tmp367' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5716 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_5_V_0_w)   --->   "%sel_tmp1438_demorgan = or i1 %sel_tmp1431_demorgan, %tmp_487_5" [./imgproc.h:64]   --->   Operation 5716 'or' 'sel_tmp1438_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5717 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_5_V_0_w)   --->   "%sel_tmp368 = xor i1 %sel_tmp1438_demorgan, true" [./imgproc.h:64]   --->   Operation 5717 'xor' 'sel_tmp368' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5718 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_5_V_0_w)   --->   "%sel_tmp369 = and i1 %icmp40, %sel_tmp368" [./imgproc.h:64]   --->   Operation 5718 'and' 'sel_tmp369' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5719 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_5_V_0_w = select i1 %sel_tmp369, i32 %tmp_498_5, i32 %sel_tmp367" [./imgproc.h:28]   --->   Operation 5719 'select' 'kernel_val_5_V_0_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5720 [1/1] (0.00ns)   --->   "%tmp_212 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_742)" [./imgproc.h:64]   --->   Operation 5720 'bitconcatenate' 'tmp_212' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5721 [1/1] (0.00ns)   --->   "%p_Result_280_5_1 = zext i53 %tmp_212 to i54" [./imgproc.h:64]   --->   Operation 5721 'zext' 'p_Result_280_5_1' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5722 [1/1] (1.67ns)   --->   "%man_V_4_5_1 = sub i54 0, %p_Result_280_5_1" [./imgproc.h:64]   --->   Operation 5722 'sub' 'man_V_4_5_1' <Predicate = (tmp_741)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5723 [1/1] (0.53ns)   --->   "%man_V_7_5_1 = select i1 %tmp_741, i54 %man_V_4_5_1, i54 %p_Result_280_5_1" [./imgproc.h:64]   --->   Operation 5723 'select' 'man_V_7_5_1' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5724 [1/1] (0.00ns)   --->   "%sh_amt_5_1_cast = sext i12 %sh_amt_5_1 to i32" [./imgproc.h:64]   --->   Operation 5724 'sext' 'sh_amt_5_1_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5725 [1/1] (1.11ns)   --->   "%tmp_490_5_1 = icmp eq i12 %F2_5_1, 22" [./imgproc.h:64]   --->   Operation 5725 'icmp' 'tmp_490_5_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5726 [1/1] (0.00ns)   --->   "%tmp_743 = trunc i54 %man_V_7_5_1 to i32" [./imgproc.h:64]   --->   Operation 5726 'trunc' 'tmp_743' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5727 [1/1] (1.11ns)   --->   "%tmp_492_5_1 = icmp ult i12 %sh_amt_5_1, 54" [./imgproc.h:64]   --->   Operation 5727 'icmp' 'tmp_492_5_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5728 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_5_1)   --->   "%tmp_495_5_1 = zext i32 %sh_amt_5_1_cast to i54" [./imgproc.h:64]   --->   Operation 5728 'zext' 'tmp_495_5_1' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5729 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_5_1)   --->   "%tmp_496_5_1 = ashr i54 %man_V_7_5_1, %tmp_495_5_1" [./imgproc.h:64]   --->   Operation 5729 'ashr' 'tmp_496_5_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5730 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_5_1)   --->   "%tmp_745 = trunc i54 %tmp_496_5_1 to i32" [./imgproc.h:64]   --->   Operation 5730 'trunc' 'tmp_745' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5731 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_5_1)   --->   "%storemerge_5_1 = select i1 %tmp_741, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 5731 'select' 'storemerge_5_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5732 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_5_V_1_w)   --->   "%tmp_498_5_1 = shl i32 %tmp_743, %sh_amt_5_1_cast" [./imgproc.h:64]   --->   Operation 5732 'shl' 'tmp_498_5_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5733 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_5_1 = select i1 %tmp_492_5_1, i32 %tmp_745, i32 %storemerge_5_1" [./imgproc.h:64]   --->   Operation 5733 'select' 'p_Val2_234_5_1' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5734 [1/1] (1.26ns)   --->   "%tmp_500_5_1 = add i12 -23, %F2_5_1" [./imgproc.h:64]   --->   Operation 5734 'add' 'tmp_500_5_1' <Predicate = (!tmp_499_5_1)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5735 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_5_1)   --->   "%tmp_500_5_1_cast = zext i12 %tmp_500_5_1 to i32" [./imgproc.h:64]   --->   Operation 5735 'zext' 'tmp_500_5_1_cast' <Predicate = (!tmp_499_5_1)> <Delay = 0.00>
ST_932 : Operation 5736 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_5_1)   --->   "%tmp_746 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_5_1, i32 %tmp_500_5_1_cast)" [./imgproc.h:64]   --->   Operation 5736 'bitselect' 'tmp_746' <Predicate = (!tmp_499_5_1)> <Delay = 0.00>
ST_932 : Operation 5737 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_5_1)   --->   "%qb_5_1 = select i1 %tmp_499_5_1, i1 %tmp_741, i1 %tmp_746" [./imgproc.h:64]   --->   Operation 5737 'select' 'qb_5_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5738 [1/1] (1.11ns)   --->   "%tmp_503_5_1 = icmp sgt i12 %F2_5_1, 23" [./imgproc.h:64]   --->   Operation 5738 'icmp' 'tmp_503_5_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5739 [1/1] (1.26ns)   --->   "%tmp_504_5_1 = add i12 -24, %F2_5_1" [./imgproc.h:64]   --->   Operation 5739 'add' 'tmp_504_5_1' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5740 [1/1] (1.11ns)   --->   "%tmp_505_5_1 = icmp sgt i12 %tmp_504_5_1, 53" [./imgproc.h:64]   --->   Operation 5740 'icmp' 'tmp_505_5_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5741 [1/1] (1.18ns)   --->   "%tmp_504_5_1_cast_op = sub i6 13, %tmp_747" [./imgproc.h:64]   --->   Operation 5741 'sub' 'tmp_504_5_1_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5742 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_5_1)   --->   "%tmp_748 = select i1 %tmp_505_5_1, i6 0, i6 %tmp_504_5_1_cast_op" [./imgproc.h:64]   --->   Operation 5742 'select' 'tmp_748' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5743 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_5_1)   --->   "%tmp_749 = zext i6 %tmp_748 to i54" [./imgproc.h:64]   --->   Operation 5743 'zext' 'tmp_749' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5744 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_5_1)   --->   "%tmp_750 = lshr i54 -1, %tmp_749" [./imgproc.h:64]   --->   Operation 5744 'lshr' 'tmp_750' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5745 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_5_1)   --->   "%tmp_751 = and i54 %man_V_7_5_1, %tmp_750" [./imgproc.h:64]   --->   Operation 5745 'and' 'tmp_751' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5746 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_5_1 = icmp ne i54 %tmp_751, 0" [./imgproc.h:64]   --->   Operation 5746 'icmp' 'tmp_507_5_1' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5747 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_5_1)   --->   "%r_5_1 = and i1 %tmp_503_5_1, %tmp_507_5_1" [./imgproc.h:64]   --->   Operation 5747 'and' 'r_5_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5748 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_5_1 = or i1 %tmp_741, %r_5_1" [./imgproc.h:64]   --->   Operation 5748 'or' 'p_r_i_i_i_5_1' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5749 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_5_1)   --->   "%qb_assign_1_5_1 = and i1 %p_r_i_i_i_5_1, %qb_5_1" [./imgproc.h:64]   --->   Operation 5749 'and' 'qb_assign_1_5_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5750 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_5_1)   --->   "%tmp_509_5_1 = zext i1 %qb_assign_1_5_1 to i32" [./imgproc.h:64]   --->   Operation 5750 'zext' 'tmp_509_5_1' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5751 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_5_1 = add nsw i32 %tmp_509_5_1, %p_Val2_234_5_1" [./imgproc.h:64]   --->   Operation 5751 'add' 'p_Val2_235_5_1' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5752 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp375)   --->   "%sel_tmp370 = xor i1 %tmp_485_5_1, true" [./imgproc.h:64]   --->   Operation 5752 'xor' 'sel_tmp370' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5753 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp375)   --->   "%sel_tmp371 = and i1 %tmp_490_5_1, %sel_tmp370" [./imgproc.h:64]   --->   Operation 5753 'and' 'sel_tmp371' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5754 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp375)   --->   "%sel_tmp372 = select i1 %sel_tmp371, i32 %tmp_743, i32 0" [./imgproc.h:28]   --->   Operation 5754 'select' 'sel_tmp372' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5755 [1/1] (0.46ns)   --->   "%sel_tmp1450_demorgan = or i1 %tmp_485_5_1, %tmp_490_5_1" [./imgproc.h:64]   --->   Operation 5755 'or' 'sel_tmp1450_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5756 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp375)   --->   "%sel_tmp373 = xor i1 %sel_tmp1450_demorgan, true" [./imgproc.h:64]   --->   Operation 5756 'xor' 'sel_tmp373' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5757 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp375)   --->   "%sel_tmp374 = and i1 %tmp_487_5_1, %sel_tmp373" [./imgproc.h:64]   --->   Operation 5757 'and' 'sel_tmp374' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5758 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp375 = select i1 %sel_tmp374, i32 %p_Val2_235_5_1, i32 %sel_tmp372" [./imgproc.h:28]   --->   Operation 5758 'select' 'sel_tmp375' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5759 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_5_V_1_w)   --->   "%sel_tmp1457_demorgan = or i1 %sel_tmp1450_demorgan, %tmp_487_5_1" [./imgproc.h:64]   --->   Operation 5759 'or' 'sel_tmp1457_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5760 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_5_V_1_w)   --->   "%sel_tmp376 = xor i1 %sel_tmp1457_demorgan, true" [./imgproc.h:64]   --->   Operation 5760 'xor' 'sel_tmp376' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5761 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_5_V_1_w)   --->   "%sel_tmp377 = and i1 %icmp41, %sel_tmp376" [./imgproc.h:64]   --->   Operation 5761 'and' 'sel_tmp377' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5762 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_5_V_1_w = select i1 %sel_tmp377, i32 %tmp_498_5_1, i32 %sel_tmp375" [./imgproc.h:28]   --->   Operation 5762 'select' 'kernel_val_5_V_1_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5763 [1/1] (0.00ns)   --->   "%tmp_213 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_754)" [./imgproc.h:64]   --->   Operation 5763 'bitconcatenate' 'tmp_213' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5764 [1/1] (0.00ns)   --->   "%p_Result_280_5_2 = zext i53 %tmp_213 to i54" [./imgproc.h:64]   --->   Operation 5764 'zext' 'p_Result_280_5_2' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5765 [1/1] (1.67ns)   --->   "%man_V_4_5_2 = sub i54 0, %p_Result_280_5_2" [./imgproc.h:64]   --->   Operation 5765 'sub' 'man_V_4_5_2' <Predicate = (tmp_753)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5766 [1/1] (0.53ns)   --->   "%man_V_7_5_2 = select i1 %tmp_753, i54 %man_V_4_5_2, i54 %p_Result_280_5_2" [./imgproc.h:64]   --->   Operation 5766 'select' 'man_V_7_5_2' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5767 [1/1] (0.00ns)   --->   "%sh_amt_5_2_cast = sext i12 %sh_amt_5_2 to i32" [./imgproc.h:64]   --->   Operation 5767 'sext' 'sh_amt_5_2_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5768 [1/1] (1.11ns)   --->   "%tmp_490_5_2 = icmp eq i12 %F2_5_2, 22" [./imgproc.h:64]   --->   Operation 5768 'icmp' 'tmp_490_5_2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5769 [1/1] (0.00ns)   --->   "%tmp_755 = trunc i54 %man_V_7_5_2 to i32" [./imgproc.h:64]   --->   Operation 5769 'trunc' 'tmp_755' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5770 [1/1] (1.11ns)   --->   "%tmp_492_5_2 = icmp ult i12 %sh_amt_5_2, 54" [./imgproc.h:64]   --->   Operation 5770 'icmp' 'tmp_492_5_2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5771 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_5_2)   --->   "%tmp_495_5_2 = zext i32 %sh_amt_5_2_cast to i54" [./imgproc.h:64]   --->   Operation 5771 'zext' 'tmp_495_5_2' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5772 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_5_2)   --->   "%tmp_496_5_2 = ashr i54 %man_V_7_5_2, %tmp_495_5_2" [./imgproc.h:64]   --->   Operation 5772 'ashr' 'tmp_496_5_2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5773 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_5_2)   --->   "%tmp_757 = trunc i54 %tmp_496_5_2 to i32" [./imgproc.h:64]   --->   Operation 5773 'trunc' 'tmp_757' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5774 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_5_2)   --->   "%storemerge_5_2 = select i1 %tmp_753, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 5774 'select' 'storemerge_5_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5775 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_5_V_2_w)   --->   "%tmp_498_5_2 = shl i32 %tmp_755, %sh_amt_5_2_cast" [./imgproc.h:64]   --->   Operation 5775 'shl' 'tmp_498_5_2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5776 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_5_2 = select i1 %tmp_492_5_2, i32 %tmp_757, i32 %storemerge_5_2" [./imgproc.h:64]   --->   Operation 5776 'select' 'p_Val2_234_5_2' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5777 [1/1] (1.26ns)   --->   "%tmp_500_5_2 = add i12 -23, %F2_5_2" [./imgproc.h:64]   --->   Operation 5777 'add' 'tmp_500_5_2' <Predicate = (!tmp_499_5_2)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5778 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_5_2)   --->   "%tmp_500_5_2_cast = zext i12 %tmp_500_5_2 to i32" [./imgproc.h:64]   --->   Operation 5778 'zext' 'tmp_500_5_2_cast' <Predicate = (!tmp_499_5_2)> <Delay = 0.00>
ST_932 : Operation 5779 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_5_2)   --->   "%tmp_758 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_5_2, i32 %tmp_500_5_2_cast)" [./imgproc.h:64]   --->   Operation 5779 'bitselect' 'tmp_758' <Predicate = (!tmp_499_5_2)> <Delay = 0.00>
ST_932 : Operation 5780 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_5_2)   --->   "%qb_5_2 = select i1 %tmp_499_5_2, i1 %tmp_753, i1 %tmp_758" [./imgproc.h:64]   --->   Operation 5780 'select' 'qb_5_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5781 [1/1] (1.11ns)   --->   "%tmp_503_5_2 = icmp sgt i12 %F2_5_2, 23" [./imgproc.h:64]   --->   Operation 5781 'icmp' 'tmp_503_5_2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5782 [1/1] (1.26ns)   --->   "%tmp_504_5_2 = add i12 -24, %F2_5_2" [./imgproc.h:64]   --->   Operation 5782 'add' 'tmp_504_5_2' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5783 [1/1] (1.11ns)   --->   "%tmp_505_5_2 = icmp sgt i12 %tmp_504_5_2, 53" [./imgproc.h:64]   --->   Operation 5783 'icmp' 'tmp_505_5_2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5784 [1/1] (1.18ns)   --->   "%tmp_504_5_2_cast_op = sub i6 13, %tmp_759" [./imgproc.h:64]   --->   Operation 5784 'sub' 'tmp_504_5_2_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5785 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_5_2)   --->   "%tmp_760 = select i1 %tmp_505_5_2, i6 0, i6 %tmp_504_5_2_cast_op" [./imgproc.h:64]   --->   Operation 5785 'select' 'tmp_760' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5786 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_5_2)   --->   "%tmp_761 = zext i6 %tmp_760 to i54" [./imgproc.h:64]   --->   Operation 5786 'zext' 'tmp_761' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5787 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_5_2)   --->   "%tmp_762 = lshr i54 -1, %tmp_761" [./imgproc.h:64]   --->   Operation 5787 'lshr' 'tmp_762' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5788 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_5_2)   --->   "%tmp_763 = and i54 %man_V_7_5_2, %tmp_762" [./imgproc.h:64]   --->   Operation 5788 'and' 'tmp_763' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5789 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_5_2 = icmp ne i54 %tmp_763, 0" [./imgproc.h:64]   --->   Operation 5789 'icmp' 'tmp_507_5_2' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5790 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_5_2)   --->   "%r_5_2 = and i1 %tmp_503_5_2, %tmp_507_5_2" [./imgproc.h:64]   --->   Operation 5790 'and' 'r_5_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5791 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_5_2 = or i1 %tmp_753, %r_5_2" [./imgproc.h:64]   --->   Operation 5791 'or' 'p_r_i_i_i_5_2' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5792 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_5_2)   --->   "%qb_assign_1_5_2 = and i1 %p_r_i_i_i_5_2, %qb_5_2" [./imgproc.h:64]   --->   Operation 5792 'and' 'qb_assign_1_5_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5793 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_5_2)   --->   "%tmp_509_5_2 = zext i1 %qb_assign_1_5_2 to i32" [./imgproc.h:64]   --->   Operation 5793 'zext' 'tmp_509_5_2' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5794 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_5_2 = add nsw i32 %tmp_509_5_2, %p_Val2_234_5_2" [./imgproc.h:64]   --->   Operation 5794 'add' 'p_Val2_235_5_2' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5795 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp383)   --->   "%sel_tmp378 = xor i1 %tmp_485_5_2, true" [./imgproc.h:64]   --->   Operation 5795 'xor' 'sel_tmp378' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5796 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp383)   --->   "%sel_tmp379 = and i1 %tmp_490_5_2, %sel_tmp378" [./imgproc.h:64]   --->   Operation 5796 'and' 'sel_tmp379' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5797 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp383)   --->   "%sel_tmp380 = select i1 %sel_tmp379, i32 %tmp_755, i32 0" [./imgproc.h:28]   --->   Operation 5797 'select' 'sel_tmp380' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5798 [1/1] (0.46ns)   --->   "%sel_tmp1469_demorgan = or i1 %tmp_485_5_2, %tmp_490_5_2" [./imgproc.h:64]   --->   Operation 5798 'or' 'sel_tmp1469_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5799 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp383)   --->   "%sel_tmp381 = xor i1 %sel_tmp1469_demorgan, true" [./imgproc.h:64]   --->   Operation 5799 'xor' 'sel_tmp381' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5800 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp383)   --->   "%sel_tmp382 = and i1 %tmp_487_5_2, %sel_tmp381" [./imgproc.h:64]   --->   Operation 5800 'and' 'sel_tmp382' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5801 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp383 = select i1 %sel_tmp382, i32 %p_Val2_235_5_2, i32 %sel_tmp380" [./imgproc.h:28]   --->   Operation 5801 'select' 'sel_tmp383' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5802 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_5_V_2_w)   --->   "%sel_tmp1476_demorgan = or i1 %sel_tmp1469_demorgan, %tmp_487_5_2" [./imgproc.h:64]   --->   Operation 5802 'or' 'sel_tmp1476_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5803 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_5_V_2_w)   --->   "%sel_tmp384 = xor i1 %sel_tmp1476_demorgan, true" [./imgproc.h:64]   --->   Operation 5803 'xor' 'sel_tmp384' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5804 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_5_V_2_w)   --->   "%sel_tmp385 = and i1 %icmp42, %sel_tmp384" [./imgproc.h:64]   --->   Operation 5804 'and' 'sel_tmp385' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5805 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_5_V_2_w = select i1 %sel_tmp385, i32 %tmp_498_5_2, i32 %sel_tmp383" [./imgproc.h:28]   --->   Operation 5805 'select' 'kernel_val_5_V_2_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5806 [1/1] (0.00ns)   --->   "%tmp_214 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_766)" [./imgproc.h:64]   --->   Operation 5806 'bitconcatenate' 'tmp_214' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5807 [1/1] (0.00ns)   --->   "%p_Result_280_5_3 = zext i53 %tmp_214 to i54" [./imgproc.h:64]   --->   Operation 5807 'zext' 'p_Result_280_5_3' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5808 [1/1] (1.67ns)   --->   "%man_V_4_5_3 = sub i54 0, %p_Result_280_5_3" [./imgproc.h:64]   --->   Operation 5808 'sub' 'man_V_4_5_3' <Predicate = (tmp_765)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5809 [1/1] (0.53ns)   --->   "%man_V_7_5_3 = select i1 %tmp_765, i54 %man_V_4_5_3, i54 %p_Result_280_5_3" [./imgproc.h:64]   --->   Operation 5809 'select' 'man_V_7_5_3' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5810 [1/1] (0.00ns)   --->   "%sh_amt_5_3_cast = sext i12 %sh_amt_5_3 to i32" [./imgproc.h:64]   --->   Operation 5810 'sext' 'sh_amt_5_3_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5811 [1/1] (1.11ns)   --->   "%tmp_490_5_3 = icmp eq i12 %F2_5_3, 22" [./imgproc.h:64]   --->   Operation 5811 'icmp' 'tmp_490_5_3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5812 [1/1] (0.00ns)   --->   "%tmp_767 = trunc i54 %man_V_7_5_3 to i32" [./imgproc.h:64]   --->   Operation 5812 'trunc' 'tmp_767' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5813 [1/1] (1.11ns)   --->   "%tmp_492_5_3 = icmp ult i12 %sh_amt_5_3, 54" [./imgproc.h:64]   --->   Operation 5813 'icmp' 'tmp_492_5_3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5814 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_5_3)   --->   "%tmp_495_5_3 = zext i32 %sh_amt_5_3_cast to i54" [./imgproc.h:64]   --->   Operation 5814 'zext' 'tmp_495_5_3' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5815 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_5_3)   --->   "%tmp_496_5_3 = ashr i54 %man_V_7_5_3, %tmp_495_5_3" [./imgproc.h:64]   --->   Operation 5815 'ashr' 'tmp_496_5_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5816 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_5_3)   --->   "%tmp_769 = trunc i54 %tmp_496_5_3 to i32" [./imgproc.h:64]   --->   Operation 5816 'trunc' 'tmp_769' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5817 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_5_3)   --->   "%storemerge_5_3 = select i1 %tmp_765, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 5817 'select' 'storemerge_5_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5818 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_5_V_3_w)   --->   "%tmp_498_5_3 = shl i32 %tmp_767, %sh_amt_5_3_cast" [./imgproc.h:64]   --->   Operation 5818 'shl' 'tmp_498_5_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5819 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_5_3 = select i1 %tmp_492_5_3, i32 %tmp_769, i32 %storemerge_5_3" [./imgproc.h:64]   --->   Operation 5819 'select' 'p_Val2_234_5_3' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5820 [1/1] (1.26ns)   --->   "%tmp_500_5_3 = add i12 -23, %F2_5_3" [./imgproc.h:64]   --->   Operation 5820 'add' 'tmp_500_5_3' <Predicate = (!tmp_499_5_3)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5821 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_5_3)   --->   "%tmp_500_5_3_cast = zext i12 %tmp_500_5_3 to i32" [./imgproc.h:64]   --->   Operation 5821 'zext' 'tmp_500_5_3_cast' <Predicate = (!tmp_499_5_3)> <Delay = 0.00>
ST_932 : Operation 5822 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_5_3)   --->   "%tmp_770 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_5_3, i32 %tmp_500_5_3_cast)" [./imgproc.h:64]   --->   Operation 5822 'bitselect' 'tmp_770' <Predicate = (!tmp_499_5_3)> <Delay = 0.00>
ST_932 : Operation 5823 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_5_3)   --->   "%qb_5_3 = select i1 %tmp_499_5_3, i1 %tmp_765, i1 %tmp_770" [./imgproc.h:64]   --->   Operation 5823 'select' 'qb_5_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5824 [1/1] (1.11ns)   --->   "%tmp_503_5_3 = icmp sgt i12 %F2_5_3, 23" [./imgproc.h:64]   --->   Operation 5824 'icmp' 'tmp_503_5_3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5825 [1/1] (1.26ns)   --->   "%tmp_504_5_3 = add i12 -24, %F2_5_3" [./imgproc.h:64]   --->   Operation 5825 'add' 'tmp_504_5_3' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5826 [1/1] (1.11ns)   --->   "%tmp_505_5_3 = icmp sgt i12 %tmp_504_5_3, 53" [./imgproc.h:64]   --->   Operation 5826 'icmp' 'tmp_505_5_3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5827 [1/1] (1.18ns)   --->   "%tmp_504_5_3_cast_op = sub i6 13, %tmp_771" [./imgproc.h:64]   --->   Operation 5827 'sub' 'tmp_504_5_3_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5828 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_5_3)   --->   "%tmp_772 = select i1 %tmp_505_5_3, i6 0, i6 %tmp_504_5_3_cast_op" [./imgproc.h:64]   --->   Operation 5828 'select' 'tmp_772' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5829 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_5_3)   --->   "%tmp_773 = zext i6 %tmp_772 to i54" [./imgproc.h:64]   --->   Operation 5829 'zext' 'tmp_773' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5830 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_5_3)   --->   "%tmp_774 = lshr i54 -1, %tmp_773" [./imgproc.h:64]   --->   Operation 5830 'lshr' 'tmp_774' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5831 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_5_3)   --->   "%tmp_775 = and i54 %man_V_7_5_3, %tmp_774" [./imgproc.h:64]   --->   Operation 5831 'and' 'tmp_775' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5832 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_5_3 = icmp ne i54 %tmp_775, 0" [./imgproc.h:64]   --->   Operation 5832 'icmp' 'tmp_507_5_3' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5833 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_5_3)   --->   "%r_5_3 = and i1 %tmp_503_5_3, %tmp_507_5_3" [./imgproc.h:64]   --->   Operation 5833 'and' 'r_5_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5834 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_5_3 = or i1 %tmp_765, %r_5_3" [./imgproc.h:64]   --->   Operation 5834 'or' 'p_r_i_i_i_5_3' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5835 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_5_3)   --->   "%qb_assign_1_5_3 = and i1 %p_r_i_i_i_5_3, %qb_5_3" [./imgproc.h:64]   --->   Operation 5835 'and' 'qb_assign_1_5_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5836 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_5_3)   --->   "%tmp_509_5_3 = zext i1 %qb_assign_1_5_3 to i32" [./imgproc.h:64]   --->   Operation 5836 'zext' 'tmp_509_5_3' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5837 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_5_3 = add nsw i32 %tmp_509_5_3, %p_Val2_234_5_3" [./imgproc.h:64]   --->   Operation 5837 'add' 'p_Val2_235_5_3' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5838 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp391)   --->   "%sel_tmp386 = xor i1 %tmp_485_5_3, true" [./imgproc.h:64]   --->   Operation 5838 'xor' 'sel_tmp386' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5839 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp391)   --->   "%sel_tmp387 = and i1 %tmp_490_5_3, %sel_tmp386" [./imgproc.h:64]   --->   Operation 5839 'and' 'sel_tmp387' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5840 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp391)   --->   "%sel_tmp388 = select i1 %sel_tmp387, i32 %tmp_767, i32 0" [./imgproc.h:28]   --->   Operation 5840 'select' 'sel_tmp388' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5841 [1/1] (0.46ns)   --->   "%sel_tmp1488_demorgan = or i1 %tmp_485_5_3, %tmp_490_5_3" [./imgproc.h:64]   --->   Operation 5841 'or' 'sel_tmp1488_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5842 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp391)   --->   "%sel_tmp389 = xor i1 %sel_tmp1488_demorgan, true" [./imgproc.h:64]   --->   Operation 5842 'xor' 'sel_tmp389' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5843 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp391)   --->   "%sel_tmp390 = and i1 %tmp_487_5_3, %sel_tmp389" [./imgproc.h:64]   --->   Operation 5843 'and' 'sel_tmp390' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5844 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp391 = select i1 %sel_tmp390, i32 %p_Val2_235_5_3, i32 %sel_tmp388" [./imgproc.h:28]   --->   Operation 5844 'select' 'sel_tmp391' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5845 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_5_V_3_w)   --->   "%sel_tmp1495_demorgan = or i1 %sel_tmp1488_demorgan, %tmp_487_5_3" [./imgproc.h:64]   --->   Operation 5845 'or' 'sel_tmp1495_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5846 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_5_V_3_w)   --->   "%sel_tmp392 = xor i1 %sel_tmp1495_demorgan, true" [./imgproc.h:64]   --->   Operation 5846 'xor' 'sel_tmp392' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5847 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_5_V_3_w)   --->   "%sel_tmp393 = and i1 %icmp43, %sel_tmp392" [./imgproc.h:64]   --->   Operation 5847 'and' 'sel_tmp393' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5848 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_5_V_3_w = select i1 %sel_tmp393, i32 %tmp_498_5_3, i32 %sel_tmp391" [./imgproc.h:28]   --->   Operation 5848 'select' 'kernel_val_5_V_3_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5849 [1/1] (0.00ns)   --->   "%tmp_215 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_778)" [./imgproc.h:64]   --->   Operation 5849 'bitconcatenate' 'tmp_215' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5850 [1/1] (0.00ns)   --->   "%p_Result_280_5_4 = zext i53 %tmp_215 to i54" [./imgproc.h:64]   --->   Operation 5850 'zext' 'p_Result_280_5_4' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5851 [1/1] (1.67ns)   --->   "%man_V_4_5_4 = sub i54 0, %p_Result_280_5_4" [./imgproc.h:64]   --->   Operation 5851 'sub' 'man_V_4_5_4' <Predicate = (tmp_777)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5852 [1/1] (0.53ns)   --->   "%man_V_7_5_4 = select i1 %tmp_777, i54 %man_V_4_5_4, i54 %p_Result_280_5_4" [./imgproc.h:64]   --->   Operation 5852 'select' 'man_V_7_5_4' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5853 [1/1] (0.00ns)   --->   "%sh_amt_5_4_cast = sext i12 %sh_amt_5_4 to i32" [./imgproc.h:64]   --->   Operation 5853 'sext' 'sh_amt_5_4_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5854 [1/1] (1.11ns)   --->   "%tmp_490_5_4 = icmp eq i12 %F2_5_4, 22" [./imgproc.h:64]   --->   Operation 5854 'icmp' 'tmp_490_5_4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5855 [1/1] (0.00ns)   --->   "%tmp_779 = trunc i54 %man_V_7_5_4 to i32" [./imgproc.h:64]   --->   Operation 5855 'trunc' 'tmp_779' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5856 [1/1] (1.11ns)   --->   "%tmp_492_5_4 = icmp ult i12 %sh_amt_5_4, 54" [./imgproc.h:64]   --->   Operation 5856 'icmp' 'tmp_492_5_4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5857 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_5_4)   --->   "%tmp_495_5_4 = zext i32 %sh_amt_5_4_cast to i54" [./imgproc.h:64]   --->   Operation 5857 'zext' 'tmp_495_5_4' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5858 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_5_4)   --->   "%tmp_496_5_4 = ashr i54 %man_V_7_5_4, %tmp_495_5_4" [./imgproc.h:64]   --->   Operation 5858 'ashr' 'tmp_496_5_4' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5859 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_5_4)   --->   "%tmp_781 = trunc i54 %tmp_496_5_4 to i32" [./imgproc.h:64]   --->   Operation 5859 'trunc' 'tmp_781' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5860 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_5_4)   --->   "%storemerge_5_4 = select i1 %tmp_777, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 5860 'select' 'storemerge_5_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5861 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_5_V_4_w)   --->   "%tmp_498_5_4 = shl i32 %tmp_779, %sh_amt_5_4_cast" [./imgproc.h:64]   --->   Operation 5861 'shl' 'tmp_498_5_4' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5862 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_5_4 = select i1 %tmp_492_5_4, i32 %tmp_781, i32 %storemerge_5_4" [./imgproc.h:64]   --->   Operation 5862 'select' 'p_Val2_234_5_4' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5863 [1/1] (1.26ns)   --->   "%tmp_500_5_4 = add i12 -23, %F2_5_4" [./imgproc.h:64]   --->   Operation 5863 'add' 'tmp_500_5_4' <Predicate = (!tmp_499_5_4)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5864 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_5_4)   --->   "%tmp_500_5_4_cast = zext i12 %tmp_500_5_4 to i32" [./imgproc.h:64]   --->   Operation 5864 'zext' 'tmp_500_5_4_cast' <Predicate = (!tmp_499_5_4)> <Delay = 0.00>
ST_932 : Operation 5865 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_5_4)   --->   "%tmp_782 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_5_4, i32 %tmp_500_5_4_cast)" [./imgproc.h:64]   --->   Operation 5865 'bitselect' 'tmp_782' <Predicate = (!tmp_499_5_4)> <Delay = 0.00>
ST_932 : Operation 5866 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_5_4)   --->   "%qb_5_4 = select i1 %tmp_499_5_4, i1 %tmp_777, i1 %tmp_782" [./imgproc.h:64]   --->   Operation 5866 'select' 'qb_5_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5867 [1/1] (1.11ns)   --->   "%tmp_503_5_4 = icmp sgt i12 %F2_5_4, 23" [./imgproc.h:64]   --->   Operation 5867 'icmp' 'tmp_503_5_4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5868 [1/1] (1.26ns)   --->   "%tmp_504_5_4 = add i12 -24, %F2_5_4" [./imgproc.h:64]   --->   Operation 5868 'add' 'tmp_504_5_4' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5869 [1/1] (1.11ns)   --->   "%tmp_505_5_4 = icmp sgt i12 %tmp_504_5_4, 53" [./imgproc.h:64]   --->   Operation 5869 'icmp' 'tmp_505_5_4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5870 [1/1] (1.18ns)   --->   "%tmp_504_5_4_cast_op = sub i6 13, %tmp_783" [./imgproc.h:64]   --->   Operation 5870 'sub' 'tmp_504_5_4_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5871 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_5_4)   --->   "%tmp_784 = select i1 %tmp_505_5_4, i6 0, i6 %tmp_504_5_4_cast_op" [./imgproc.h:64]   --->   Operation 5871 'select' 'tmp_784' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5872 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_5_4)   --->   "%tmp_785 = zext i6 %tmp_784 to i54" [./imgproc.h:64]   --->   Operation 5872 'zext' 'tmp_785' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5873 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_5_4)   --->   "%tmp_786 = lshr i54 -1, %tmp_785" [./imgproc.h:64]   --->   Operation 5873 'lshr' 'tmp_786' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5874 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_5_4)   --->   "%tmp_787 = and i54 %man_V_7_5_4, %tmp_786" [./imgproc.h:64]   --->   Operation 5874 'and' 'tmp_787' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5875 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_5_4 = icmp ne i54 %tmp_787, 0" [./imgproc.h:64]   --->   Operation 5875 'icmp' 'tmp_507_5_4' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5876 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_5_4)   --->   "%r_5_4 = and i1 %tmp_503_5_4, %tmp_507_5_4" [./imgproc.h:64]   --->   Operation 5876 'and' 'r_5_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5877 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_5_4 = or i1 %tmp_777, %r_5_4" [./imgproc.h:64]   --->   Operation 5877 'or' 'p_r_i_i_i_5_4' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5878 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_5_4)   --->   "%qb_assign_1_5_4 = and i1 %p_r_i_i_i_5_4, %qb_5_4" [./imgproc.h:64]   --->   Operation 5878 'and' 'qb_assign_1_5_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5879 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_5_4)   --->   "%tmp_509_5_4 = zext i1 %qb_assign_1_5_4 to i32" [./imgproc.h:64]   --->   Operation 5879 'zext' 'tmp_509_5_4' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5880 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_5_4 = add nsw i32 %tmp_509_5_4, %p_Val2_234_5_4" [./imgproc.h:64]   --->   Operation 5880 'add' 'p_Val2_235_5_4' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5881 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp399)   --->   "%sel_tmp394 = xor i1 %tmp_485_5_4, true" [./imgproc.h:64]   --->   Operation 5881 'xor' 'sel_tmp394' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5882 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp399)   --->   "%sel_tmp395 = and i1 %tmp_490_5_4, %sel_tmp394" [./imgproc.h:64]   --->   Operation 5882 'and' 'sel_tmp395' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5883 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp399)   --->   "%sel_tmp396 = select i1 %sel_tmp395, i32 %tmp_779, i32 0" [./imgproc.h:28]   --->   Operation 5883 'select' 'sel_tmp396' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5884 [1/1] (0.46ns)   --->   "%sel_tmp1507_demorgan = or i1 %tmp_485_5_4, %tmp_490_5_4" [./imgproc.h:64]   --->   Operation 5884 'or' 'sel_tmp1507_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5885 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp399)   --->   "%sel_tmp397 = xor i1 %sel_tmp1507_demorgan, true" [./imgproc.h:64]   --->   Operation 5885 'xor' 'sel_tmp397' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5886 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp399)   --->   "%sel_tmp398 = and i1 %tmp_487_5_4, %sel_tmp397" [./imgproc.h:64]   --->   Operation 5886 'and' 'sel_tmp398' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5887 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp399 = select i1 %sel_tmp398, i32 %p_Val2_235_5_4, i32 %sel_tmp396" [./imgproc.h:28]   --->   Operation 5887 'select' 'sel_tmp399' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5888 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_5_V_4_w)   --->   "%sel_tmp1514_demorgan = or i1 %sel_tmp1507_demorgan, %tmp_487_5_4" [./imgproc.h:64]   --->   Operation 5888 'or' 'sel_tmp1514_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5889 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_5_V_4_w)   --->   "%sel_tmp400 = xor i1 %sel_tmp1514_demorgan, true" [./imgproc.h:64]   --->   Operation 5889 'xor' 'sel_tmp400' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5890 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_5_V_4_w)   --->   "%sel_tmp401 = and i1 %icmp44, %sel_tmp400" [./imgproc.h:64]   --->   Operation 5890 'and' 'sel_tmp401' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5891 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_5_V_4_w = select i1 %sel_tmp401, i32 %tmp_498_5_4, i32 %sel_tmp399" [./imgproc.h:28]   --->   Operation 5891 'select' 'kernel_val_5_V_4_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5892 [1/1] (0.00ns)   --->   "%tmp_216 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_790)" [./imgproc.h:64]   --->   Operation 5892 'bitconcatenate' 'tmp_216' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5893 [1/1] (0.00ns)   --->   "%p_Result_280_5_5 = zext i53 %tmp_216 to i54" [./imgproc.h:64]   --->   Operation 5893 'zext' 'p_Result_280_5_5' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5894 [1/1] (1.67ns)   --->   "%man_V_4_5_5 = sub i54 0, %p_Result_280_5_5" [./imgproc.h:64]   --->   Operation 5894 'sub' 'man_V_4_5_5' <Predicate = (tmp_789)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5895 [1/1] (0.53ns)   --->   "%man_V_7_5_5 = select i1 %tmp_789, i54 %man_V_4_5_5, i54 %p_Result_280_5_5" [./imgproc.h:64]   --->   Operation 5895 'select' 'man_V_7_5_5' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5896 [1/1] (0.00ns)   --->   "%sh_amt_5_5_cast = sext i12 %sh_amt_5_5 to i32" [./imgproc.h:64]   --->   Operation 5896 'sext' 'sh_amt_5_5_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5897 [1/1] (1.11ns)   --->   "%tmp_490_5_5 = icmp eq i12 %F2_5_5, 22" [./imgproc.h:64]   --->   Operation 5897 'icmp' 'tmp_490_5_5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5898 [1/1] (0.00ns)   --->   "%tmp_791 = trunc i54 %man_V_7_5_5 to i32" [./imgproc.h:64]   --->   Operation 5898 'trunc' 'tmp_791' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5899 [1/1] (1.11ns)   --->   "%tmp_492_5_5 = icmp ult i12 %sh_amt_5_5, 54" [./imgproc.h:64]   --->   Operation 5899 'icmp' 'tmp_492_5_5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5900 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_5_5)   --->   "%tmp_495_5_5 = zext i32 %sh_amt_5_5_cast to i54" [./imgproc.h:64]   --->   Operation 5900 'zext' 'tmp_495_5_5' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5901 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_5_5)   --->   "%tmp_496_5_5 = ashr i54 %man_V_7_5_5, %tmp_495_5_5" [./imgproc.h:64]   --->   Operation 5901 'ashr' 'tmp_496_5_5' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5902 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_5_5)   --->   "%tmp_793 = trunc i54 %tmp_496_5_5 to i32" [./imgproc.h:64]   --->   Operation 5902 'trunc' 'tmp_793' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5903 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_5_5)   --->   "%storemerge_5_5 = select i1 %tmp_789, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 5903 'select' 'storemerge_5_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5904 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_5_V_5_w)   --->   "%tmp_498_5_5 = shl i32 %tmp_791, %sh_amt_5_5_cast" [./imgproc.h:64]   --->   Operation 5904 'shl' 'tmp_498_5_5' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5905 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_5_5 = select i1 %tmp_492_5_5, i32 %tmp_793, i32 %storemerge_5_5" [./imgproc.h:64]   --->   Operation 5905 'select' 'p_Val2_234_5_5' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5906 [1/1] (1.26ns)   --->   "%tmp_500_5_5 = add i12 -23, %F2_5_5" [./imgproc.h:64]   --->   Operation 5906 'add' 'tmp_500_5_5' <Predicate = (!tmp_499_5_5)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5907 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_5_5)   --->   "%tmp_500_5_5_cast = zext i12 %tmp_500_5_5 to i32" [./imgproc.h:64]   --->   Operation 5907 'zext' 'tmp_500_5_5_cast' <Predicate = (!tmp_499_5_5)> <Delay = 0.00>
ST_932 : Operation 5908 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_5_5)   --->   "%tmp_794 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_5_5, i32 %tmp_500_5_5_cast)" [./imgproc.h:64]   --->   Operation 5908 'bitselect' 'tmp_794' <Predicate = (!tmp_499_5_5)> <Delay = 0.00>
ST_932 : Operation 5909 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_5_5)   --->   "%qb_5_5 = select i1 %tmp_499_5_5, i1 %tmp_789, i1 %tmp_794" [./imgproc.h:64]   --->   Operation 5909 'select' 'qb_5_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5910 [1/1] (1.11ns)   --->   "%tmp_503_5_5 = icmp sgt i12 %F2_5_5, 23" [./imgproc.h:64]   --->   Operation 5910 'icmp' 'tmp_503_5_5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5911 [1/1] (1.26ns)   --->   "%tmp_504_5_5 = add i12 -24, %F2_5_5" [./imgproc.h:64]   --->   Operation 5911 'add' 'tmp_504_5_5' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5912 [1/1] (1.11ns)   --->   "%tmp_505_5_5 = icmp sgt i12 %tmp_504_5_5, 53" [./imgproc.h:64]   --->   Operation 5912 'icmp' 'tmp_505_5_5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5913 [1/1] (1.18ns)   --->   "%tmp_504_5_5_cast_op = sub i6 13, %tmp_795" [./imgproc.h:64]   --->   Operation 5913 'sub' 'tmp_504_5_5_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5914 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_5_5)   --->   "%tmp_796 = select i1 %tmp_505_5_5, i6 0, i6 %tmp_504_5_5_cast_op" [./imgproc.h:64]   --->   Operation 5914 'select' 'tmp_796' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5915 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_5_5)   --->   "%tmp_797 = zext i6 %tmp_796 to i54" [./imgproc.h:64]   --->   Operation 5915 'zext' 'tmp_797' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5916 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_5_5)   --->   "%tmp_798 = lshr i54 -1, %tmp_797" [./imgproc.h:64]   --->   Operation 5916 'lshr' 'tmp_798' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5917 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_5_5)   --->   "%tmp_799 = and i54 %man_V_7_5_5, %tmp_798" [./imgproc.h:64]   --->   Operation 5917 'and' 'tmp_799' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5918 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_5_5 = icmp ne i54 %tmp_799, 0" [./imgproc.h:64]   --->   Operation 5918 'icmp' 'tmp_507_5_5' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5919 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_5_5)   --->   "%r_5_5 = and i1 %tmp_503_5_5, %tmp_507_5_5" [./imgproc.h:64]   --->   Operation 5919 'and' 'r_5_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5920 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_5_5 = or i1 %tmp_789, %r_5_5" [./imgproc.h:64]   --->   Operation 5920 'or' 'p_r_i_i_i_5_5' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5921 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_5_5)   --->   "%qb_assign_1_5_5 = and i1 %p_r_i_i_i_5_5, %qb_5_5" [./imgproc.h:64]   --->   Operation 5921 'and' 'qb_assign_1_5_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5922 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_5_5)   --->   "%tmp_509_5_5 = zext i1 %qb_assign_1_5_5 to i32" [./imgproc.h:64]   --->   Operation 5922 'zext' 'tmp_509_5_5' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5923 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_5_5 = add nsw i32 %tmp_509_5_5, %p_Val2_234_5_5" [./imgproc.h:64]   --->   Operation 5923 'add' 'p_Val2_235_5_5' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5924 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp407)   --->   "%sel_tmp402 = xor i1 %tmp_485_5_5, true" [./imgproc.h:64]   --->   Operation 5924 'xor' 'sel_tmp402' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5925 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp407)   --->   "%sel_tmp403 = and i1 %tmp_490_5_5, %sel_tmp402" [./imgproc.h:64]   --->   Operation 5925 'and' 'sel_tmp403' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5926 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp407)   --->   "%sel_tmp404 = select i1 %sel_tmp403, i32 %tmp_791, i32 0" [./imgproc.h:28]   --->   Operation 5926 'select' 'sel_tmp404' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5927 [1/1] (0.46ns)   --->   "%sel_tmp1526_demorgan = or i1 %tmp_485_5_5, %tmp_490_5_5" [./imgproc.h:64]   --->   Operation 5927 'or' 'sel_tmp1526_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5928 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp407)   --->   "%sel_tmp405 = xor i1 %sel_tmp1526_demorgan, true" [./imgproc.h:64]   --->   Operation 5928 'xor' 'sel_tmp405' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5929 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp407)   --->   "%sel_tmp406 = and i1 %tmp_487_5_5, %sel_tmp405" [./imgproc.h:64]   --->   Operation 5929 'and' 'sel_tmp406' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5930 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp407 = select i1 %sel_tmp406, i32 %p_Val2_235_5_5, i32 %sel_tmp404" [./imgproc.h:28]   --->   Operation 5930 'select' 'sel_tmp407' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5931 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_5_V_5_w)   --->   "%sel_tmp1533_demorgan = or i1 %sel_tmp1526_demorgan, %tmp_487_5_5" [./imgproc.h:64]   --->   Operation 5931 'or' 'sel_tmp1533_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5932 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_5_V_5_w)   --->   "%sel_tmp408 = xor i1 %sel_tmp1533_demorgan, true" [./imgproc.h:64]   --->   Operation 5932 'xor' 'sel_tmp408' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5933 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_5_V_5_w)   --->   "%sel_tmp409 = and i1 %icmp45, %sel_tmp408" [./imgproc.h:64]   --->   Operation 5933 'and' 'sel_tmp409' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5934 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_5_V_5_w = select i1 %sel_tmp409, i32 %tmp_498_5_5, i32 %sel_tmp407" [./imgproc.h:28]   --->   Operation 5934 'select' 'kernel_val_5_V_5_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5935 [1/1] (0.00ns)   --->   "%tmp_217 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_802)" [./imgproc.h:64]   --->   Operation 5935 'bitconcatenate' 'tmp_217' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5936 [1/1] (0.00ns)   --->   "%p_Result_280_5_6 = zext i53 %tmp_217 to i54" [./imgproc.h:64]   --->   Operation 5936 'zext' 'p_Result_280_5_6' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5937 [1/1] (1.67ns)   --->   "%man_V_4_5_6 = sub i54 0, %p_Result_280_5_6" [./imgproc.h:64]   --->   Operation 5937 'sub' 'man_V_4_5_6' <Predicate = (tmp_801)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5938 [1/1] (0.53ns)   --->   "%man_V_7_5_6 = select i1 %tmp_801, i54 %man_V_4_5_6, i54 %p_Result_280_5_6" [./imgproc.h:64]   --->   Operation 5938 'select' 'man_V_7_5_6' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5939 [1/1] (0.00ns)   --->   "%sh_amt_5_6_cast = sext i12 %sh_amt_5_6 to i32" [./imgproc.h:64]   --->   Operation 5939 'sext' 'sh_amt_5_6_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5940 [1/1] (1.11ns)   --->   "%tmp_490_5_6 = icmp eq i12 %F2_5_6, 22" [./imgproc.h:64]   --->   Operation 5940 'icmp' 'tmp_490_5_6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5941 [1/1] (0.00ns)   --->   "%tmp_803 = trunc i54 %man_V_7_5_6 to i32" [./imgproc.h:64]   --->   Operation 5941 'trunc' 'tmp_803' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5942 [1/1] (1.11ns)   --->   "%tmp_492_5_6 = icmp ult i12 %sh_amt_5_6, 54" [./imgproc.h:64]   --->   Operation 5942 'icmp' 'tmp_492_5_6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5943 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_5_6)   --->   "%tmp_495_5_6 = zext i32 %sh_amt_5_6_cast to i54" [./imgproc.h:64]   --->   Operation 5943 'zext' 'tmp_495_5_6' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5944 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_5_6)   --->   "%tmp_496_5_6 = ashr i54 %man_V_7_5_6, %tmp_495_5_6" [./imgproc.h:64]   --->   Operation 5944 'ashr' 'tmp_496_5_6' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5945 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_5_6)   --->   "%tmp_805 = trunc i54 %tmp_496_5_6 to i32" [./imgproc.h:64]   --->   Operation 5945 'trunc' 'tmp_805' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5946 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_5_6)   --->   "%storemerge_5_6 = select i1 %tmp_801, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 5946 'select' 'storemerge_5_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5947 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_5_V_6_w)   --->   "%tmp_498_5_6 = shl i32 %tmp_803, %sh_amt_5_6_cast" [./imgproc.h:64]   --->   Operation 5947 'shl' 'tmp_498_5_6' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5948 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_5_6 = select i1 %tmp_492_5_6, i32 %tmp_805, i32 %storemerge_5_6" [./imgproc.h:64]   --->   Operation 5948 'select' 'p_Val2_234_5_6' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5949 [1/1] (1.26ns)   --->   "%tmp_500_5_6 = add i12 -23, %F2_5_6" [./imgproc.h:64]   --->   Operation 5949 'add' 'tmp_500_5_6' <Predicate = (!tmp_499_5_6)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5950 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_5_6)   --->   "%tmp_500_5_6_cast = zext i12 %tmp_500_5_6 to i32" [./imgproc.h:64]   --->   Operation 5950 'zext' 'tmp_500_5_6_cast' <Predicate = (!tmp_499_5_6)> <Delay = 0.00>
ST_932 : Operation 5951 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_5_6)   --->   "%tmp_806 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_5_6, i32 %tmp_500_5_6_cast)" [./imgproc.h:64]   --->   Operation 5951 'bitselect' 'tmp_806' <Predicate = (!tmp_499_5_6)> <Delay = 0.00>
ST_932 : Operation 5952 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_5_6)   --->   "%qb_5_6 = select i1 %tmp_499_5_6, i1 %tmp_801, i1 %tmp_806" [./imgproc.h:64]   --->   Operation 5952 'select' 'qb_5_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5953 [1/1] (1.11ns)   --->   "%tmp_503_5_6 = icmp sgt i12 %F2_5_6, 23" [./imgproc.h:64]   --->   Operation 5953 'icmp' 'tmp_503_5_6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5954 [1/1] (1.26ns)   --->   "%tmp_504_5_6 = add i12 -24, %F2_5_6" [./imgproc.h:64]   --->   Operation 5954 'add' 'tmp_504_5_6' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5955 [1/1] (1.11ns)   --->   "%tmp_505_5_6 = icmp sgt i12 %tmp_504_5_6, 53" [./imgproc.h:64]   --->   Operation 5955 'icmp' 'tmp_505_5_6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5956 [1/1] (1.18ns)   --->   "%tmp_504_5_6_cast_op = sub i6 13, %tmp_807" [./imgproc.h:64]   --->   Operation 5956 'sub' 'tmp_504_5_6_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5957 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_5_6)   --->   "%tmp_808 = select i1 %tmp_505_5_6, i6 0, i6 %tmp_504_5_6_cast_op" [./imgproc.h:64]   --->   Operation 5957 'select' 'tmp_808' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5958 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_5_6)   --->   "%tmp_809 = zext i6 %tmp_808 to i54" [./imgproc.h:64]   --->   Operation 5958 'zext' 'tmp_809' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5959 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_5_6)   --->   "%tmp_810 = lshr i54 -1, %tmp_809" [./imgproc.h:64]   --->   Operation 5959 'lshr' 'tmp_810' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5960 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_5_6)   --->   "%tmp_811 = and i54 %man_V_7_5_6, %tmp_810" [./imgproc.h:64]   --->   Operation 5960 'and' 'tmp_811' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5961 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_5_6 = icmp ne i54 %tmp_811, 0" [./imgproc.h:64]   --->   Operation 5961 'icmp' 'tmp_507_5_6' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5962 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_5_6)   --->   "%r_5_6 = and i1 %tmp_503_5_6, %tmp_507_5_6" [./imgproc.h:64]   --->   Operation 5962 'and' 'r_5_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5963 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_5_6 = or i1 %tmp_801, %r_5_6" [./imgproc.h:64]   --->   Operation 5963 'or' 'p_r_i_i_i_5_6' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5964 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_5_6)   --->   "%qb_assign_1_5_6 = and i1 %p_r_i_i_i_5_6, %qb_5_6" [./imgproc.h:64]   --->   Operation 5964 'and' 'qb_assign_1_5_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5965 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_5_6)   --->   "%tmp_509_5_6 = zext i1 %qb_assign_1_5_6 to i32" [./imgproc.h:64]   --->   Operation 5965 'zext' 'tmp_509_5_6' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5966 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_5_6 = add nsw i32 %tmp_509_5_6, %p_Val2_234_5_6" [./imgproc.h:64]   --->   Operation 5966 'add' 'p_Val2_235_5_6' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5967 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp415)   --->   "%sel_tmp410 = xor i1 %tmp_485_5_6, true" [./imgproc.h:64]   --->   Operation 5967 'xor' 'sel_tmp410' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5968 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp415)   --->   "%sel_tmp411 = and i1 %tmp_490_5_6, %sel_tmp410" [./imgproc.h:64]   --->   Operation 5968 'and' 'sel_tmp411' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5969 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp415)   --->   "%sel_tmp412 = select i1 %sel_tmp411, i32 %tmp_803, i32 0" [./imgproc.h:28]   --->   Operation 5969 'select' 'sel_tmp412' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5970 [1/1] (0.46ns)   --->   "%sel_tmp1545_demorgan = or i1 %tmp_485_5_6, %tmp_490_5_6" [./imgproc.h:64]   --->   Operation 5970 'or' 'sel_tmp1545_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5971 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp415)   --->   "%sel_tmp413 = xor i1 %sel_tmp1545_demorgan, true" [./imgproc.h:64]   --->   Operation 5971 'xor' 'sel_tmp413' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5972 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp415)   --->   "%sel_tmp414 = and i1 %tmp_487_5_6, %sel_tmp413" [./imgproc.h:64]   --->   Operation 5972 'and' 'sel_tmp414' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5973 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp415 = select i1 %sel_tmp414, i32 %p_Val2_235_5_6, i32 %sel_tmp412" [./imgproc.h:28]   --->   Operation 5973 'select' 'sel_tmp415' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5974 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_5_V_6_w)   --->   "%sel_tmp1552_demorgan = or i1 %sel_tmp1545_demorgan, %tmp_487_5_6" [./imgproc.h:64]   --->   Operation 5974 'or' 'sel_tmp1552_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5975 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_5_V_6_w)   --->   "%sel_tmp416 = xor i1 %sel_tmp1552_demorgan, true" [./imgproc.h:64]   --->   Operation 5975 'xor' 'sel_tmp416' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5976 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_5_V_6_w)   --->   "%sel_tmp417 = and i1 %icmp46, %sel_tmp416" [./imgproc.h:64]   --->   Operation 5976 'and' 'sel_tmp417' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5977 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_5_V_6_w = select i1 %sel_tmp417, i32 %tmp_498_5_6, i32 %sel_tmp415" [./imgproc.h:28]   --->   Operation 5977 'select' 'kernel_val_5_V_6_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5978 [1/1] (0.00ns)   --->   "%tmp_218 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_814)" [./imgproc.h:64]   --->   Operation 5978 'bitconcatenate' 'tmp_218' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5979 [1/1] (0.00ns)   --->   "%p_Result_280_5_7 = zext i53 %tmp_218 to i54" [./imgproc.h:64]   --->   Operation 5979 'zext' 'p_Result_280_5_7' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5980 [1/1] (1.67ns)   --->   "%man_V_4_5_7 = sub i54 0, %p_Result_280_5_7" [./imgproc.h:64]   --->   Operation 5980 'sub' 'man_V_4_5_7' <Predicate = (tmp_813)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5981 [1/1] (0.53ns)   --->   "%man_V_7_5_7 = select i1 %tmp_813, i54 %man_V_4_5_7, i54 %p_Result_280_5_7" [./imgproc.h:64]   --->   Operation 5981 'select' 'man_V_7_5_7' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5982 [1/1] (0.00ns)   --->   "%sh_amt_5_7_cast = sext i12 %sh_amt_5_7 to i32" [./imgproc.h:64]   --->   Operation 5982 'sext' 'sh_amt_5_7_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5983 [1/1] (1.11ns)   --->   "%tmp_490_5_7 = icmp eq i12 %F2_5_7, 22" [./imgproc.h:64]   --->   Operation 5983 'icmp' 'tmp_490_5_7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5984 [1/1] (0.00ns)   --->   "%tmp_815 = trunc i54 %man_V_7_5_7 to i32" [./imgproc.h:64]   --->   Operation 5984 'trunc' 'tmp_815' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5985 [1/1] (1.11ns)   --->   "%tmp_492_5_7 = icmp ult i12 %sh_amt_5_7, 54" [./imgproc.h:64]   --->   Operation 5985 'icmp' 'tmp_492_5_7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5986 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_5_7)   --->   "%tmp_495_5_7 = zext i32 %sh_amt_5_7_cast to i54" [./imgproc.h:64]   --->   Operation 5986 'zext' 'tmp_495_5_7' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5987 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_5_7)   --->   "%tmp_496_5_7 = ashr i54 %man_V_7_5_7, %tmp_495_5_7" [./imgproc.h:64]   --->   Operation 5987 'ashr' 'tmp_496_5_7' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5988 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_5_7)   --->   "%tmp_817 = trunc i54 %tmp_496_5_7 to i32" [./imgproc.h:64]   --->   Operation 5988 'trunc' 'tmp_817' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 5989 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_5_7)   --->   "%storemerge_5_7 = select i1 %tmp_813, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 5989 'select' 'storemerge_5_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5990 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_5_V_7_w)   --->   "%tmp_498_5_7 = shl i32 %tmp_815, %sh_amt_5_7_cast" [./imgproc.h:64]   --->   Operation 5990 'shl' 'tmp_498_5_7' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5991 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_5_7 = select i1 %tmp_492_5_7, i32 %tmp_817, i32 %storemerge_5_7" [./imgproc.h:64]   --->   Operation 5991 'select' 'p_Val2_234_5_7' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5992 [1/1] (1.26ns)   --->   "%tmp_500_5_7 = add i12 -23, %F2_5_7" [./imgproc.h:64]   --->   Operation 5992 'add' 'tmp_500_5_7' <Predicate = (!tmp_499_5_7)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5993 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_5_7)   --->   "%tmp_500_5_7_cast = zext i12 %tmp_500_5_7 to i32" [./imgproc.h:64]   --->   Operation 5993 'zext' 'tmp_500_5_7_cast' <Predicate = (!tmp_499_5_7)> <Delay = 0.00>
ST_932 : Operation 5994 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_5_7)   --->   "%tmp_818 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_5_7, i32 %tmp_500_5_7_cast)" [./imgproc.h:64]   --->   Operation 5994 'bitselect' 'tmp_818' <Predicate = (!tmp_499_5_7)> <Delay = 0.00>
ST_932 : Operation 5995 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_5_7)   --->   "%qb_5_7 = select i1 %tmp_499_5_7, i1 %tmp_813, i1 %tmp_818" [./imgproc.h:64]   --->   Operation 5995 'select' 'qb_5_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 5996 [1/1] (1.11ns)   --->   "%tmp_503_5_7 = icmp sgt i12 %F2_5_7, 23" [./imgproc.h:64]   --->   Operation 5996 'icmp' 'tmp_503_5_7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5997 [1/1] (1.26ns)   --->   "%tmp_504_5_7 = add i12 -24, %F2_5_7" [./imgproc.h:64]   --->   Operation 5997 'add' 'tmp_504_5_7' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5998 [1/1] (1.11ns)   --->   "%tmp_505_5_7 = icmp sgt i12 %tmp_504_5_7, 53" [./imgproc.h:64]   --->   Operation 5998 'icmp' 'tmp_505_5_7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5999 [1/1] (1.18ns)   --->   "%tmp_504_5_7_cast_op = sub i6 13, %tmp_819" [./imgproc.h:64]   --->   Operation 5999 'sub' 'tmp_504_5_7_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6000 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_5_7)   --->   "%tmp_820 = select i1 %tmp_505_5_7, i6 0, i6 %tmp_504_5_7_cast_op" [./imgproc.h:64]   --->   Operation 6000 'select' 'tmp_820' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6001 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_5_7)   --->   "%tmp_821 = zext i6 %tmp_820 to i54" [./imgproc.h:64]   --->   Operation 6001 'zext' 'tmp_821' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6002 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_5_7)   --->   "%tmp_822 = lshr i54 -1, %tmp_821" [./imgproc.h:64]   --->   Operation 6002 'lshr' 'tmp_822' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6003 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_5_7)   --->   "%tmp_823 = and i54 %man_V_7_5_7, %tmp_822" [./imgproc.h:64]   --->   Operation 6003 'and' 'tmp_823' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6004 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_5_7 = icmp ne i54 %tmp_823, 0" [./imgproc.h:64]   --->   Operation 6004 'icmp' 'tmp_507_5_7' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6005 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_5_7)   --->   "%r_5_7 = and i1 %tmp_503_5_7, %tmp_507_5_7" [./imgproc.h:64]   --->   Operation 6005 'and' 'r_5_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6006 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_5_7 = or i1 %tmp_813, %r_5_7" [./imgproc.h:64]   --->   Operation 6006 'or' 'p_r_i_i_i_5_7' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6007 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_5_7)   --->   "%qb_assign_1_5_7 = and i1 %p_r_i_i_i_5_7, %qb_5_7" [./imgproc.h:64]   --->   Operation 6007 'and' 'qb_assign_1_5_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6008 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_5_7)   --->   "%tmp_509_5_7 = zext i1 %qb_assign_1_5_7 to i32" [./imgproc.h:64]   --->   Operation 6008 'zext' 'tmp_509_5_7' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6009 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_5_7 = add nsw i32 %tmp_509_5_7, %p_Val2_234_5_7" [./imgproc.h:64]   --->   Operation 6009 'add' 'p_Val2_235_5_7' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6010 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp423)   --->   "%sel_tmp418 = xor i1 %tmp_485_5_7, true" [./imgproc.h:64]   --->   Operation 6010 'xor' 'sel_tmp418' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6011 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp423)   --->   "%sel_tmp419 = and i1 %tmp_490_5_7, %sel_tmp418" [./imgproc.h:64]   --->   Operation 6011 'and' 'sel_tmp419' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6012 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp423)   --->   "%sel_tmp420 = select i1 %sel_tmp419, i32 %tmp_815, i32 0" [./imgproc.h:28]   --->   Operation 6012 'select' 'sel_tmp420' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6013 [1/1] (0.46ns)   --->   "%sel_tmp1564_demorgan = or i1 %tmp_485_5_7, %tmp_490_5_7" [./imgproc.h:64]   --->   Operation 6013 'or' 'sel_tmp1564_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6014 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp423)   --->   "%sel_tmp421 = xor i1 %sel_tmp1564_demorgan, true" [./imgproc.h:64]   --->   Operation 6014 'xor' 'sel_tmp421' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6015 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp423)   --->   "%sel_tmp422 = and i1 %tmp_487_5_7, %sel_tmp421" [./imgproc.h:64]   --->   Operation 6015 'and' 'sel_tmp422' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6016 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp423 = select i1 %sel_tmp422, i32 %p_Val2_235_5_7, i32 %sel_tmp420" [./imgproc.h:28]   --->   Operation 6016 'select' 'sel_tmp423' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6017 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_5_V_7_w)   --->   "%sel_tmp1571_demorgan = or i1 %sel_tmp1564_demorgan, %tmp_487_5_7" [./imgproc.h:64]   --->   Operation 6017 'or' 'sel_tmp1571_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6018 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_5_V_7_w)   --->   "%sel_tmp424 = xor i1 %sel_tmp1571_demorgan, true" [./imgproc.h:64]   --->   Operation 6018 'xor' 'sel_tmp424' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6019 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_5_V_7_w)   --->   "%sel_tmp425 = and i1 %icmp47, %sel_tmp424" [./imgproc.h:64]   --->   Operation 6019 'and' 'sel_tmp425' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6020 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_5_V_7_w = select i1 %sel_tmp425, i32 %tmp_498_5_7, i32 %sel_tmp423" [./imgproc.h:28]   --->   Operation 6020 'select' 'kernel_val_5_V_7_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6021 [1/1] (0.00ns)   --->   "%tmp_219 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_826)" [./imgproc.h:64]   --->   Operation 6021 'bitconcatenate' 'tmp_219' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6022 [1/1] (0.00ns)   --->   "%p_Result_280_6 = zext i53 %tmp_219 to i54" [./imgproc.h:64]   --->   Operation 6022 'zext' 'p_Result_280_6' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6023 [1/1] (1.67ns)   --->   "%man_V_4_6 = sub i54 0, %p_Result_280_6" [./imgproc.h:64]   --->   Operation 6023 'sub' 'man_V_4_6' <Predicate = (tmp_825)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6024 [1/1] (0.53ns)   --->   "%man_V_7_6 = select i1 %tmp_825, i54 %man_V_4_6, i54 %p_Result_280_6" [./imgproc.h:64]   --->   Operation 6024 'select' 'man_V_7_6' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6025 [1/1] (0.00ns)   --->   "%sh_amt_6_cast = sext i12 %sh_amt_6 to i32" [./imgproc.h:64]   --->   Operation 6025 'sext' 'sh_amt_6_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6026 [1/1] (1.11ns)   --->   "%tmp_490_6 = icmp eq i12 %F2_6, 22" [./imgproc.h:64]   --->   Operation 6026 'icmp' 'tmp_490_6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6027 [1/1] (0.00ns)   --->   "%tmp_827 = trunc i54 %man_V_7_6 to i32" [./imgproc.h:64]   --->   Operation 6027 'trunc' 'tmp_827' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6028 [1/1] (1.11ns)   --->   "%tmp_492_6 = icmp ult i12 %sh_amt_6, 54" [./imgproc.h:64]   --->   Operation 6028 'icmp' 'tmp_492_6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6029 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_6)   --->   "%tmp_495_6 = zext i32 %sh_amt_6_cast to i54" [./imgproc.h:64]   --->   Operation 6029 'zext' 'tmp_495_6' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6030 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_6)   --->   "%tmp_496_6 = ashr i54 %man_V_7_6, %tmp_495_6" [./imgproc.h:64]   --->   Operation 6030 'ashr' 'tmp_496_6' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6031 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_6)   --->   "%tmp_829 = trunc i54 %tmp_496_6 to i32" [./imgproc.h:64]   --->   Operation 6031 'trunc' 'tmp_829' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6032 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_6)   --->   "%storemerge_6 = select i1 %tmp_825, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 6032 'select' 'storemerge_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6033 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_6_V_0_w)   --->   "%tmp_498_6 = shl i32 %tmp_827, %sh_amt_6_cast" [./imgproc.h:64]   --->   Operation 6033 'shl' 'tmp_498_6' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6034 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_6 = select i1 %tmp_492_6, i32 %tmp_829, i32 %storemerge_6" [./imgproc.h:64]   --->   Operation 6034 'select' 'p_Val2_234_6' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6035 [1/1] (1.26ns)   --->   "%tmp_500_6 = add i12 -23, %F2_6" [./imgproc.h:64]   --->   Operation 6035 'add' 'tmp_500_6' <Predicate = (!tmp_499_6)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6036 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_6)   --->   "%tmp_500_6_cast = zext i12 %tmp_500_6 to i32" [./imgproc.h:64]   --->   Operation 6036 'zext' 'tmp_500_6_cast' <Predicate = (!tmp_499_6)> <Delay = 0.00>
ST_932 : Operation 6037 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_6)   --->   "%tmp_830 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_6, i32 %tmp_500_6_cast)" [./imgproc.h:64]   --->   Operation 6037 'bitselect' 'tmp_830' <Predicate = (!tmp_499_6)> <Delay = 0.00>
ST_932 : Operation 6038 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_6)   --->   "%qb_6 = select i1 %tmp_499_6, i1 %tmp_825, i1 %tmp_830" [./imgproc.h:64]   --->   Operation 6038 'select' 'qb_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6039 [1/1] (1.11ns)   --->   "%tmp_503_6 = icmp sgt i12 %F2_6, 23" [./imgproc.h:64]   --->   Operation 6039 'icmp' 'tmp_503_6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6040 [1/1] (1.26ns)   --->   "%tmp_504_6 = add i12 -24, %F2_6" [./imgproc.h:64]   --->   Operation 6040 'add' 'tmp_504_6' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6041 [1/1] (1.11ns)   --->   "%tmp_505_6 = icmp sgt i12 %tmp_504_6, 53" [./imgproc.h:64]   --->   Operation 6041 'icmp' 'tmp_505_6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6042 [1/1] (1.18ns)   --->   "%tmp_504_6_cast_op = sub i6 13, %tmp_831" [./imgproc.h:64]   --->   Operation 6042 'sub' 'tmp_504_6_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6043 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_6)   --->   "%tmp_832 = select i1 %tmp_505_6, i6 0, i6 %tmp_504_6_cast_op" [./imgproc.h:64]   --->   Operation 6043 'select' 'tmp_832' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6044 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_6)   --->   "%tmp_833 = zext i6 %tmp_832 to i54" [./imgproc.h:64]   --->   Operation 6044 'zext' 'tmp_833' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6045 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_6)   --->   "%tmp_834 = lshr i54 -1, %tmp_833" [./imgproc.h:64]   --->   Operation 6045 'lshr' 'tmp_834' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6046 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_6)   --->   "%tmp_835 = and i54 %man_V_7_6, %tmp_834" [./imgproc.h:64]   --->   Operation 6046 'and' 'tmp_835' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6047 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_6 = icmp ne i54 %tmp_835, 0" [./imgproc.h:64]   --->   Operation 6047 'icmp' 'tmp_507_6' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6048 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_6)   --->   "%r_6 = and i1 %tmp_503_6, %tmp_507_6" [./imgproc.h:64]   --->   Operation 6048 'and' 'r_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6049 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_6 = or i1 %tmp_825, %r_6" [./imgproc.h:64]   --->   Operation 6049 'or' 'p_r_i_i_i_6' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6050 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_6)   --->   "%qb_assign_1_6 = and i1 %p_r_i_i_i_6, %qb_6" [./imgproc.h:64]   --->   Operation 6050 'and' 'qb_assign_1_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6051 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_6)   --->   "%tmp_509_6 = zext i1 %qb_assign_1_6 to i32" [./imgproc.h:64]   --->   Operation 6051 'zext' 'tmp_509_6' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6052 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_6 = add nsw i32 %tmp_509_6, %p_Val2_234_6" [./imgproc.h:64]   --->   Operation 6052 'add' 'p_Val2_235_6' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6053 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp431)   --->   "%sel_tmp426 = xor i1 %tmp_485_6, true" [./imgproc.h:64]   --->   Operation 6053 'xor' 'sel_tmp426' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6054 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp431)   --->   "%sel_tmp427 = and i1 %tmp_490_6, %sel_tmp426" [./imgproc.h:64]   --->   Operation 6054 'and' 'sel_tmp427' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6055 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp431)   --->   "%sel_tmp428 = select i1 %sel_tmp427, i32 %tmp_827, i32 0" [./imgproc.h:28]   --->   Operation 6055 'select' 'sel_tmp428' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6056 [1/1] (0.46ns)   --->   "%sel_tmp1716_demorgan = or i1 %tmp_485_6, %tmp_490_6" [./imgproc.h:64]   --->   Operation 6056 'or' 'sel_tmp1716_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6057 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp431)   --->   "%sel_tmp429 = xor i1 %sel_tmp1716_demorgan, true" [./imgproc.h:64]   --->   Operation 6057 'xor' 'sel_tmp429' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6058 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp431)   --->   "%sel_tmp430 = and i1 %tmp_487_6, %sel_tmp429" [./imgproc.h:64]   --->   Operation 6058 'and' 'sel_tmp430' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6059 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp431 = select i1 %sel_tmp430, i32 %p_Val2_235_6, i32 %sel_tmp428" [./imgproc.h:28]   --->   Operation 6059 'select' 'sel_tmp431' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6060 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_6_V_0_w)   --->   "%sel_tmp1723_demorgan = or i1 %sel_tmp1716_demorgan, %tmp_487_6" [./imgproc.h:64]   --->   Operation 6060 'or' 'sel_tmp1723_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6061 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_6_V_0_w)   --->   "%sel_tmp432 = xor i1 %sel_tmp1723_demorgan, true" [./imgproc.h:64]   --->   Operation 6061 'xor' 'sel_tmp432' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6062 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_6_V_0_w)   --->   "%sel_tmp433 = and i1 %icmp48, %sel_tmp432" [./imgproc.h:64]   --->   Operation 6062 'and' 'sel_tmp433' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6063 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_6_V_0_w = select i1 %sel_tmp433, i32 %tmp_498_6, i32 %sel_tmp431" [./imgproc.h:28]   --->   Operation 6063 'select' 'kernel_val_6_V_0_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6064 [1/1] (0.00ns)   --->   "%tmp_220 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_838)" [./imgproc.h:64]   --->   Operation 6064 'bitconcatenate' 'tmp_220' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6065 [1/1] (0.00ns)   --->   "%p_Result_280_6_1 = zext i53 %tmp_220 to i54" [./imgproc.h:64]   --->   Operation 6065 'zext' 'p_Result_280_6_1' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6066 [1/1] (1.67ns)   --->   "%man_V_4_6_1 = sub i54 0, %p_Result_280_6_1" [./imgproc.h:64]   --->   Operation 6066 'sub' 'man_V_4_6_1' <Predicate = (tmp_837)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6067 [1/1] (0.53ns)   --->   "%man_V_7_6_1 = select i1 %tmp_837, i54 %man_V_4_6_1, i54 %p_Result_280_6_1" [./imgproc.h:64]   --->   Operation 6067 'select' 'man_V_7_6_1' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6068 [1/1] (0.00ns)   --->   "%sh_amt_6_1_cast = sext i12 %sh_amt_6_1 to i32" [./imgproc.h:64]   --->   Operation 6068 'sext' 'sh_amt_6_1_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6069 [1/1] (1.11ns)   --->   "%tmp_490_6_1 = icmp eq i12 %F2_6_1, 22" [./imgproc.h:64]   --->   Operation 6069 'icmp' 'tmp_490_6_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6070 [1/1] (0.00ns)   --->   "%tmp_839 = trunc i54 %man_V_7_6_1 to i32" [./imgproc.h:64]   --->   Operation 6070 'trunc' 'tmp_839' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6071 [1/1] (1.11ns)   --->   "%tmp_492_6_1 = icmp ult i12 %sh_amt_6_1, 54" [./imgproc.h:64]   --->   Operation 6071 'icmp' 'tmp_492_6_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6072 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_6_1)   --->   "%tmp_495_6_1 = zext i32 %sh_amt_6_1_cast to i54" [./imgproc.h:64]   --->   Operation 6072 'zext' 'tmp_495_6_1' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6073 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_6_1)   --->   "%tmp_496_6_1 = ashr i54 %man_V_7_6_1, %tmp_495_6_1" [./imgproc.h:64]   --->   Operation 6073 'ashr' 'tmp_496_6_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6074 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_6_1)   --->   "%tmp_841 = trunc i54 %tmp_496_6_1 to i32" [./imgproc.h:64]   --->   Operation 6074 'trunc' 'tmp_841' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6075 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_6_1)   --->   "%storemerge_6_1 = select i1 %tmp_837, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 6075 'select' 'storemerge_6_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6076 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_6_V_1_w)   --->   "%tmp_498_6_1 = shl i32 %tmp_839, %sh_amt_6_1_cast" [./imgproc.h:64]   --->   Operation 6076 'shl' 'tmp_498_6_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6077 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_6_1 = select i1 %tmp_492_6_1, i32 %tmp_841, i32 %storemerge_6_1" [./imgproc.h:64]   --->   Operation 6077 'select' 'p_Val2_234_6_1' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6078 [1/1] (1.26ns)   --->   "%tmp_500_6_1 = add i12 -23, %F2_6_1" [./imgproc.h:64]   --->   Operation 6078 'add' 'tmp_500_6_1' <Predicate = (!tmp_499_6_1)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6079 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_6_1)   --->   "%tmp_500_6_1_cast = zext i12 %tmp_500_6_1 to i32" [./imgproc.h:64]   --->   Operation 6079 'zext' 'tmp_500_6_1_cast' <Predicate = (!tmp_499_6_1)> <Delay = 0.00>
ST_932 : Operation 6080 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_6_1)   --->   "%tmp_842 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_6_1, i32 %tmp_500_6_1_cast)" [./imgproc.h:64]   --->   Operation 6080 'bitselect' 'tmp_842' <Predicate = (!tmp_499_6_1)> <Delay = 0.00>
ST_932 : Operation 6081 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_6_1)   --->   "%qb_6_1 = select i1 %tmp_499_6_1, i1 %tmp_837, i1 %tmp_842" [./imgproc.h:64]   --->   Operation 6081 'select' 'qb_6_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6082 [1/1] (1.11ns)   --->   "%tmp_503_6_1 = icmp sgt i12 %F2_6_1, 23" [./imgproc.h:64]   --->   Operation 6082 'icmp' 'tmp_503_6_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6083 [1/1] (1.26ns)   --->   "%tmp_504_6_1 = add i12 -24, %F2_6_1" [./imgproc.h:64]   --->   Operation 6083 'add' 'tmp_504_6_1' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6084 [1/1] (1.11ns)   --->   "%tmp_505_6_1 = icmp sgt i12 %tmp_504_6_1, 53" [./imgproc.h:64]   --->   Operation 6084 'icmp' 'tmp_505_6_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6085 [1/1] (1.18ns)   --->   "%tmp_504_6_1_cast_op = sub i6 13, %tmp_843" [./imgproc.h:64]   --->   Operation 6085 'sub' 'tmp_504_6_1_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6086 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_6_1)   --->   "%tmp_844 = select i1 %tmp_505_6_1, i6 0, i6 %tmp_504_6_1_cast_op" [./imgproc.h:64]   --->   Operation 6086 'select' 'tmp_844' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6087 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_6_1)   --->   "%tmp_845 = zext i6 %tmp_844 to i54" [./imgproc.h:64]   --->   Operation 6087 'zext' 'tmp_845' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6088 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_6_1)   --->   "%tmp_846 = lshr i54 -1, %tmp_845" [./imgproc.h:64]   --->   Operation 6088 'lshr' 'tmp_846' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6089 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_6_1)   --->   "%tmp_847 = and i54 %man_V_7_6_1, %tmp_846" [./imgproc.h:64]   --->   Operation 6089 'and' 'tmp_847' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6090 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_6_1 = icmp ne i54 %tmp_847, 0" [./imgproc.h:64]   --->   Operation 6090 'icmp' 'tmp_507_6_1' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6091 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_6_1)   --->   "%r_6_1 = and i1 %tmp_503_6_1, %tmp_507_6_1" [./imgproc.h:64]   --->   Operation 6091 'and' 'r_6_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6092 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_6_1 = or i1 %tmp_837, %r_6_1" [./imgproc.h:64]   --->   Operation 6092 'or' 'p_r_i_i_i_6_1' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6093 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_6_1)   --->   "%qb_assign_1_6_1 = and i1 %p_r_i_i_i_6_1, %qb_6_1" [./imgproc.h:64]   --->   Operation 6093 'and' 'qb_assign_1_6_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6094 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_6_1)   --->   "%tmp_509_6_1 = zext i1 %qb_assign_1_6_1 to i32" [./imgproc.h:64]   --->   Operation 6094 'zext' 'tmp_509_6_1' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6095 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_6_1 = add nsw i32 %tmp_509_6_1, %p_Val2_234_6_1" [./imgproc.h:64]   --->   Operation 6095 'add' 'p_Val2_235_6_1' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6096 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp439)   --->   "%sel_tmp434 = xor i1 %tmp_485_6_1, true" [./imgproc.h:64]   --->   Operation 6096 'xor' 'sel_tmp434' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6097 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp439)   --->   "%sel_tmp435 = and i1 %tmp_490_6_1, %sel_tmp434" [./imgproc.h:64]   --->   Operation 6097 'and' 'sel_tmp435' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6098 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp439)   --->   "%sel_tmp436 = select i1 %sel_tmp435, i32 %tmp_839, i32 0" [./imgproc.h:28]   --->   Operation 6098 'select' 'sel_tmp436' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6099 [1/1] (0.46ns)   --->   "%sel_tmp1735_demorgan = or i1 %tmp_485_6_1, %tmp_490_6_1" [./imgproc.h:64]   --->   Operation 6099 'or' 'sel_tmp1735_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6100 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp439)   --->   "%sel_tmp437 = xor i1 %sel_tmp1735_demorgan, true" [./imgproc.h:64]   --->   Operation 6100 'xor' 'sel_tmp437' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6101 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp439)   --->   "%sel_tmp438 = and i1 %tmp_487_6_1, %sel_tmp437" [./imgproc.h:64]   --->   Operation 6101 'and' 'sel_tmp438' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6102 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp439 = select i1 %sel_tmp438, i32 %p_Val2_235_6_1, i32 %sel_tmp436" [./imgproc.h:28]   --->   Operation 6102 'select' 'sel_tmp439' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6103 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_6_V_1_w)   --->   "%sel_tmp1742_demorgan = or i1 %sel_tmp1735_demorgan, %tmp_487_6_1" [./imgproc.h:64]   --->   Operation 6103 'or' 'sel_tmp1742_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6104 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_6_V_1_w)   --->   "%sel_tmp440 = xor i1 %sel_tmp1742_demorgan, true" [./imgproc.h:64]   --->   Operation 6104 'xor' 'sel_tmp440' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6105 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_6_V_1_w)   --->   "%sel_tmp441 = and i1 %icmp49, %sel_tmp440" [./imgproc.h:64]   --->   Operation 6105 'and' 'sel_tmp441' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6106 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_6_V_1_w = select i1 %sel_tmp441, i32 %tmp_498_6_1, i32 %sel_tmp439" [./imgproc.h:28]   --->   Operation 6106 'select' 'kernel_val_6_V_1_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6107 [1/1] (0.00ns)   --->   "%tmp_221 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_850)" [./imgproc.h:64]   --->   Operation 6107 'bitconcatenate' 'tmp_221' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6108 [1/1] (0.00ns)   --->   "%p_Result_280_6_2 = zext i53 %tmp_221 to i54" [./imgproc.h:64]   --->   Operation 6108 'zext' 'p_Result_280_6_2' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6109 [1/1] (1.67ns)   --->   "%man_V_4_6_2 = sub i54 0, %p_Result_280_6_2" [./imgproc.h:64]   --->   Operation 6109 'sub' 'man_V_4_6_2' <Predicate = (tmp_849)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6110 [1/1] (0.53ns)   --->   "%man_V_7_6_2 = select i1 %tmp_849, i54 %man_V_4_6_2, i54 %p_Result_280_6_2" [./imgproc.h:64]   --->   Operation 6110 'select' 'man_V_7_6_2' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6111 [1/1] (0.00ns)   --->   "%sh_amt_6_2_cast = sext i12 %sh_amt_6_2 to i32" [./imgproc.h:64]   --->   Operation 6111 'sext' 'sh_amt_6_2_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6112 [1/1] (1.11ns)   --->   "%tmp_490_6_2 = icmp eq i12 %F2_6_2, 22" [./imgproc.h:64]   --->   Operation 6112 'icmp' 'tmp_490_6_2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6113 [1/1] (0.00ns)   --->   "%tmp_851 = trunc i54 %man_V_7_6_2 to i32" [./imgproc.h:64]   --->   Operation 6113 'trunc' 'tmp_851' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6114 [1/1] (1.11ns)   --->   "%tmp_492_6_2 = icmp ult i12 %sh_amt_6_2, 54" [./imgproc.h:64]   --->   Operation 6114 'icmp' 'tmp_492_6_2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6115 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_6_2)   --->   "%tmp_495_6_2 = zext i32 %sh_amt_6_2_cast to i54" [./imgproc.h:64]   --->   Operation 6115 'zext' 'tmp_495_6_2' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6116 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_6_2)   --->   "%tmp_496_6_2 = ashr i54 %man_V_7_6_2, %tmp_495_6_2" [./imgproc.h:64]   --->   Operation 6116 'ashr' 'tmp_496_6_2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6117 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_6_2)   --->   "%tmp_853 = trunc i54 %tmp_496_6_2 to i32" [./imgproc.h:64]   --->   Operation 6117 'trunc' 'tmp_853' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6118 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_6_2)   --->   "%storemerge_6_2 = select i1 %tmp_849, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 6118 'select' 'storemerge_6_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6119 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_6_V_2_w)   --->   "%tmp_498_6_2 = shl i32 %tmp_851, %sh_amt_6_2_cast" [./imgproc.h:64]   --->   Operation 6119 'shl' 'tmp_498_6_2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6120 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_6_2 = select i1 %tmp_492_6_2, i32 %tmp_853, i32 %storemerge_6_2" [./imgproc.h:64]   --->   Operation 6120 'select' 'p_Val2_234_6_2' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6121 [1/1] (1.26ns)   --->   "%tmp_500_6_2 = add i12 -23, %F2_6_2" [./imgproc.h:64]   --->   Operation 6121 'add' 'tmp_500_6_2' <Predicate = (!tmp_499_6_2)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6122 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_6_2)   --->   "%tmp_500_6_2_cast = zext i12 %tmp_500_6_2 to i32" [./imgproc.h:64]   --->   Operation 6122 'zext' 'tmp_500_6_2_cast' <Predicate = (!tmp_499_6_2)> <Delay = 0.00>
ST_932 : Operation 6123 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_6_2)   --->   "%tmp_854 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_6_2, i32 %tmp_500_6_2_cast)" [./imgproc.h:64]   --->   Operation 6123 'bitselect' 'tmp_854' <Predicate = (!tmp_499_6_2)> <Delay = 0.00>
ST_932 : Operation 6124 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_6_2)   --->   "%qb_6_2 = select i1 %tmp_499_6_2, i1 %tmp_849, i1 %tmp_854" [./imgproc.h:64]   --->   Operation 6124 'select' 'qb_6_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6125 [1/1] (1.11ns)   --->   "%tmp_503_6_2 = icmp sgt i12 %F2_6_2, 23" [./imgproc.h:64]   --->   Operation 6125 'icmp' 'tmp_503_6_2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6126 [1/1] (1.26ns)   --->   "%tmp_504_6_2 = add i12 -24, %F2_6_2" [./imgproc.h:64]   --->   Operation 6126 'add' 'tmp_504_6_2' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6127 [1/1] (1.11ns)   --->   "%tmp_505_6_2 = icmp sgt i12 %tmp_504_6_2, 53" [./imgproc.h:64]   --->   Operation 6127 'icmp' 'tmp_505_6_2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6128 [1/1] (1.18ns)   --->   "%tmp_504_6_2_cast_op = sub i6 13, %tmp_855" [./imgproc.h:64]   --->   Operation 6128 'sub' 'tmp_504_6_2_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6129 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_6_2)   --->   "%tmp_856 = select i1 %tmp_505_6_2, i6 0, i6 %tmp_504_6_2_cast_op" [./imgproc.h:64]   --->   Operation 6129 'select' 'tmp_856' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6130 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_6_2)   --->   "%tmp_857 = zext i6 %tmp_856 to i54" [./imgproc.h:64]   --->   Operation 6130 'zext' 'tmp_857' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6131 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_6_2)   --->   "%tmp_858 = lshr i54 -1, %tmp_857" [./imgproc.h:64]   --->   Operation 6131 'lshr' 'tmp_858' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6132 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_6_2)   --->   "%tmp_859 = and i54 %man_V_7_6_2, %tmp_858" [./imgproc.h:64]   --->   Operation 6132 'and' 'tmp_859' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6133 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_6_2 = icmp ne i54 %tmp_859, 0" [./imgproc.h:64]   --->   Operation 6133 'icmp' 'tmp_507_6_2' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6134 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_6_2)   --->   "%r_6_2 = and i1 %tmp_503_6_2, %tmp_507_6_2" [./imgproc.h:64]   --->   Operation 6134 'and' 'r_6_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6135 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_6_2 = or i1 %tmp_849, %r_6_2" [./imgproc.h:64]   --->   Operation 6135 'or' 'p_r_i_i_i_6_2' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6136 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_6_2)   --->   "%qb_assign_1_6_2 = and i1 %p_r_i_i_i_6_2, %qb_6_2" [./imgproc.h:64]   --->   Operation 6136 'and' 'qb_assign_1_6_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6137 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_6_2)   --->   "%tmp_509_6_2 = zext i1 %qb_assign_1_6_2 to i32" [./imgproc.h:64]   --->   Operation 6137 'zext' 'tmp_509_6_2' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6138 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_6_2 = add nsw i32 %tmp_509_6_2, %p_Val2_234_6_2" [./imgproc.h:64]   --->   Operation 6138 'add' 'p_Val2_235_6_2' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6139 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp447)   --->   "%sel_tmp442 = xor i1 %tmp_485_6_2, true" [./imgproc.h:64]   --->   Operation 6139 'xor' 'sel_tmp442' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6140 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp447)   --->   "%sel_tmp443 = and i1 %tmp_490_6_2, %sel_tmp442" [./imgproc.h:64]   --->   Operation 6140 'and' 'sel_tmp443' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6141 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp447)   --->   "%sel_tmp444 = select i1 %sel_tmp443, i32 %tmp_851, i32 0" [./imgproc.h:28]   --->   Operation 6141 'select' 'sel_tmp444' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6142 [1/1] (0.46ns)   --->   "%sel_tmp1754_demorgan = or i1 %tmp_485_6_2, %tmp_490_6_2" [./imgproc.h:64]   --->   Operation 6142 'or' 'sel_tmp1754_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6143 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp447)   --->   "%sel_tmp445 = xor i1 %sel_tmp1754_demorgan, true" [./imgproc.h:64]   --->   Operation 6143 'xor' 'sel_tmp445' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6144 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp447)   --->   "%sel_tmp446 = and i1 %tmp_487_6_2, %sel_tmp445" [./imgproc.h:64]   --->   Operation 6144 'and' 'sel_tmp446' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6145 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp447 = select i1 %sel_tmp446, i32 %p_Val2_235_6_2, i32 %sel_tmp444" [./imgproc.h:28]   --->   Operation 6145 'select' 'sel_tmp447' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6146 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_6_V_2_w)   --->   "%sel_tmp1761_demorgan = or i1 %sel_tmp1754_demorgan, %tmp_487_6_2" [./imgproc.h:64]   --->   Operation 6146 'or' 'sel_tmp1761_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6147 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_6_V_2_w)   --->   "%sel_tmp448 = xor i1 %sel_tmp1761_demorgan, true" [./imgproc.h:64]   --->   Operation 6147 'xor' 'sel_tmp448' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6148 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_6_V_2_w)   --->   "%sel_tmp449 = and i1 %icmp50, %sel_tmp448" [./imgproc.h:64]   --->   Operation 6148 'and' 'sel_tmp449' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6149 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_6_V_2_w = select i1 %sel_tmp449, i32 %tmp_498_6_2, i32 %sel_tmp447" [./imgproc.h:28]   --->   Operation 6149 'select' 'kernel_val_6_V_2_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6150 [1/1] (0.00ns)   --->   "%tmp_222 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_862)" [./imgproc.h:64]   --->   Operation 6150 'bitconcatenate' 'tmp_222' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6151 [1/1] (0.00ns)   --->   "%p_Result_280_6_3 = zext i53 %tmp_222 to i54" [./imgproc.h:64]   --->   Operation 6151 'zext' 'p_Result_280_6_3' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6152 [1/1] (1.67ns)   --->   "%man_V_4_6_3 = sub i54 0, %p_Result_280_6_3" [./imgproc.h:64]   --->   Operation 6152 'sub' 'man_V_4_6_3' <Predicate = (tmp_861)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6153 [1/1] (0.53ns)   --->   "%man_V_7_6_3 = select i1 %tmp_861, i54 %man_V_4_6_3, i54 %p_Result_280_6_3" [./imgproc.h:64]   --->   Operation 6153 'select' 'man_V_7_6_3' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6154 [1/1] (0.00ns)   --->   "%sh_amt_6_3_cast = sext i12 %sh_amt_6_3 to i32" [./imgproc.h:64]   --->   Operation 6154 'sext' 'sh_amt_6_3_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6155 [1/1] (1.11ns)   --->   "%tmp_490_6_3 = icmp eq i12 %F2_6_3, 22" [./imgproc.h:64]   --->   Operation 6155 'icmp' 'tmp_490_6_3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6156 [1/1] (0.00ns)   --->   "%tmp_863 = trunc i54 %man_V_7_6_3 to i32" [./imgproc.h:64]   --->   Operation 6156 'trunc' 'tmp_863' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6157 [1/1] (1.11ns)   --->   "%tmp_492_6_3 = icmp ult i12 %sh_amt_6_3, 54" [./imgproc.h:64]   --->   Operation 6157 'icmp' 'tmp_492_6_3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6158 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_6_3)   --->   "%tmp_495_6_3 = zext i32 %sh_amt_6_3_cast to i54" [./imgproc.h:64]   --->   Operation 6158 'zext' 'tmp_495_6_3' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6159 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_6_3)   --->   "%tmp_496_6_3 = ashr i54 %man_V_7_6_3, %tmp_495_6_3" [./imgproc.h:64]   --->   Operation 6159 'ashr' 'tmp_496_6_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6160 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_6_3)   --->   "%tmp_865 = trunc i54 %tmp_496_6_3 to i32" [./imgproc.h:64]   --->   Operation 6160 'trunc' 'tmp_865' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6161 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_6_3)   --->   "%storemerge_6_3 = select i1 %tmp_861, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 6161 'select' 'storemerge_6_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6162 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_6_V_3_w)   --->   "%tmp_498_6_3 = shl i32 %tmp_863, %sh_amt_6_3_cast" [./imgproc.h:64]   --->   Operation 6162 'shl' 'tmp_498_6_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6163 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_6_3 = select i1 %tmp_492_6_3, i32 %tmp_865, i32 %storemerge_6_3" [./imgproc.h:64]   --->   Operation 6163 'select' 'p_Val2_234_6_3' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6164 [1/1] (1.26ns)   --->   "%tmp_500_6_3 = add i12 -23, %F2_6_3" [./imgproc.h:64]   --->   Operation 6164 'add' 'tmp_500_6_3' <Predicate = (!tmp_499_6_3)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6165 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_6_3)   --->   "%tmp_500_6_3_cast = zext i12 %tmp_500_6_3 to i32" [./imgproc.h:64]   --->   Operation 6165 'zext' 'tmp_500_6_3_cast' <Predicate = (!tmp_499_6_3)> <Delay = 0.00>
ST_932 : Operation 6166 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_6_3)   --->   "%tmp_866 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_6_3, i32 %tmp_500_6_3_cast)" [./imgproc.h:64]   --->   Operation 6166 'bitselect' 'tmp_866' <Predicate = (!tmp_499_6_3)> <Delay = 0.00>
ST_932 : Operation 6167 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_6_3)   --->   "%qb_6_3 = select i1 %tmp_499_6_3, i1 %tmp_861, i1 %tmp_866" [./imgproc.h:64]   --->   Operation 6167 'select' 'qb_6_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6168 [1/1] (1.11ns)   --->   "%tmp_503_6_3 = icmp sgt i12 %F2_6_3, 23" [./imgproc.h:64]   --->   Operation 6168 'icmp' 'tmp_503_6_3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6169 [1/1] (1.26ns)   --->   "%tmp_504_6_3 = add i12 -24, %F2_6_3" [./imgproc.h:64]   --->   Operation 6169 'add' 'tmp_504_6_3' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6170 [1/1] (1.11ns)   --->   "%tmp_505_6_3 = icmp sgt i12 %tmp_504_6_3, 53" [./imgproc.h:64]   --->   Operation 6170 'icmp' 'tmp_505_6_3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6171 [1/1] (1.18ns)   --->   "%tmp_504_6_3_cast_op = sub i6 13, %tmp_867" [./imgproc.h:64]   --->   Operation 6171 'sub' 'tmp_504_6_3_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6172 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_6_3)   --->   "%tmp_868 = select i1 %tmp_505_6_3, i6 0, i6 %tmp_504_6_3_cast_op" [./imgproc.h:64]   --->   Operation 6172 'select' 'tmp_868' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6173 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_6_3)   --->   "%tmp_869 = zext i6 %tmp_868 to i54" [./imgproc.h:64]   --->   Operation 6173 'zext' 'tmp_869' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6174 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_6_3)   --->   "%tmp_870 = lshr i54 -1, %tmp_869" [./imgproc.h:64]   --->   Operation 6174 'lshr' 'tmp_870' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6175 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_6_3)   --->   "%tmp_871 = and i54 %man_V_7_6_3, %tmp_870" [./imgproc.h:64]   --->   Operation 6175 'and' 'tmp_871' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6176 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_6_3 = icmp ne i54 %tmp_871, 0" [./imgproc.h:64]   --->   Operation 6176 'icmp' 'tmp_507_6_3' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6177 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_6_3)   --->   "%r_6_3 = and i1 %tmp_503_6_3, %tmp_507_6_3" [./imgproc.h:64]   --->   Operation 6177 'and' 'r_6_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6178 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_6_3 = or i1 %tmp_861, %r_6_3" [./imgproc.h:64]   --->   Operation 6178 'or' 'p_r_i_i_i_6_3' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6179 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_6_3)   --->   "%qb_assign_1_6_3 = and i1 %p_r_i_i_i_6_3, %qb_6_3" [./imgproc.h:64]   --->   Operation 6179 'and' 'qb_assign_1_6_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6180 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_6_3)   --->   "%tmp_509_6_3 = zext i1 %qb_assign_1_6_3 to i32" [./imgproc.h:64]   --->   Operation 6180 'zext' 'tmp_509_6_3' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6181 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_6_3 = add nsw i32 %tmp_509_6_3, %p_Val2_234_6_3" [./imgproc.h:64]   --->   Operation 6181 'add' 'p_Val2_235_6_3' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6182 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp455)   --->   "%sel_tmp450 = xor i1 %tmp_485_6_3, true" [./imgproc.h:64]   --->   Operation 6182 'xor' 'sel_tmp450' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6183 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp455)   --->   "%sel_tmp451 = and i1 %tmp_490_6_3, %sel_tmp450" [./imgproc.h:64]   --->   Operation 6183 'and' 'sel_tmp451' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6184 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp455)   --->   "%sel_tmp452 = select i1 %sel_tmp451, i32 %tmp_863, i32 0" [./imgproc.h:28]   --->   Operation 6184 'select' 'sel_tmp452' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6185 [1/1] (0.46ns)   --->   "%sel_tmp1773_demorgan = or i1 %tmp_485_6_3, %tmp_490_6_3" [./imgproc.h:64]   --->   Operation 6185 'or' 'sel_tmp1773_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6186 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp455)   --->   "%sel_tmp453 = xor i1 %sel_tmp1773_demorgan, true" [./imgproc.h:64]   --->   Operation 6186 'xor' 'sel_tmp453' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6187 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp455)   --->   "%sel_tmp454 = and i1 %tmp_487_6_3, %sel_tmp453" [./imgproc.h:64]   --->   Operation 6187 'and' 'sel_tmp454' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6188 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp455 = select i1 %sel_tmp454, i32 %p_Val2_235_6_3, i32 %sel_tmp452" [./imgproc.h:28]   --->   Operation 6188 'select' 'sel_tmp455' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6189 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_6_V_3_w)   --->   "%sel_tmp1780_demorgan = or i1 %sel_tmp1773_demorgan, %tmp_487_6_3" [./imgproc.h:64]   --->   Operation 6189 'or' 'sel_tmp1780_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6190 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_6_V_3_w)   --->   "%sel_tmp456 = xor i1 %sel_tmp1780_demorgan, true" [./imgproc.h:64]   --->   Operation 6190 'xor' 'sel_tmp456' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6191 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_6_V_3_w)   --->   "%sel_tmp457 = and i1 %icmp51, %sel_tmp456" [./imgproc.h:64]   --->   Operation 6191 'and' 'sel_tmp457' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6192 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_6_V_3_w = select i1 %sel_tmp457, i32 %tmp_498_6_3, i32 %sel_tmp455" [./imgproc.h:28]   --->   Operation 6192 'select' 'kernel_val_6_V_3_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6193 [1/1] (0.00ns)   --->   "%tmp_223 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_874)" [./imgproc.h:64]   --->   Operation 6193 'bitconcatenate' 'tmp_223' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6194 [1/1] (0.00ns)   --->   "%p_Result_280_6_4 = zext i53 %tmp_223 to i54" [./imgproc.h:64]   --->   Operation 6194 'zext' 'p_Result_280_6_4' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6195 [1/1] (1.67ns)   --->   "%man_V_4_6_4 = sub i54 0, %p_Result_280_6_4" [./imgproc.h:64]   --->   Operation 6195 'sub' 'man_V_4_6_4' <Predicate = (tmp_873)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6196 [1/1] (0.53ns)   --->   "%man_V_7_6_4 = select i1 %tmp_873, i54 %man_V_4_6_4, i54 %p_Result_280_6_4" [./imgproc.h:64]   --->   Operation 6196 'select' 'man_V_7_6_4' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6197 [1/1] (0.00ns)   --->   "%sh_amt_6_4_cast = sext i12 %sh_amt_6_4 to i32" [./imgproc.h:64]   --->   Operation 6197 'sext' 'sh_amt_6_4_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6198 [1/1] (1.11ns)   --->   "%tmp_490_6_4 = icmp eq i12 %F2_6_4, 22" [./imgproc.h:64]   --->   Operation 6198 'icmp' 'tmp_490_6_4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6199 [1/1] (0.00ns)   --->   "%tmp_875 = trunc i54 %man_V_7_6_4 to i32" [./imgproc.h:64]   --->   Operation 6199 'trunc' 'tmp_875' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6200 [1/1] (1.11ns)   --->   "%tmp_492_6_4 = icmp ult i12 %sh_amt_6_4, 54" [./imgproc.h:64]   --->   Operation 6200 'icmp' 'tmp_492_6_4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6201 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_6_4)   --->   "%tmp_495_6_4 = zext i32 %sh_amt_6_4_cast to i54" [./imgproc.h:64]   --->   Operation 6201 'zext' 'tmp_495_6_4' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6202 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_6_4)   --->   "%tmp_496_6_4 = ashr i54 %man_V_7_6_4, %tmp_495_6_4" [./imgproc.h:64]   --->   Operation 6202 'ashr' 'tmp_496_6_4' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6203 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_6_4)   --->   "%tmp_877 = trunc i54 %tmp_496_6_4 to i32" [./imgproc.h:64]   --->   Operation 6203 'trunc' 'tmp_877' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6204 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_6_4)   --->   "%storemerge_6_4 = select i1 %tmp_873, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 6204 'select' 'storemerge_6_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6205 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_6_V_4_w)   --->   "%tmp_498_6_4 = shl i32 %tmp_875, %sh_amt_6_4_cast" [./imgproc.h:64]   --->   Operation 6205 'shl' 'tmp_498_6_4' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6206 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_6_4 = select i1 %tmp_492_6_4, i32 %tmp_877, i32 %storemerge_6_4" [./imgproc.h:64]   --->   Operation 6206 'select' 'p_Val2_234_6_4' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6207 [1/1] (1.26ns)   --->   "%tmp_500_6_4 = add i12 -23, %F2_6_4" [./imgproc.h:64]   --->   Operation 6207 'add' 'tmp_500_6_4' <Predicate = (!tmp_499_6_4)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6208 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_6_4)   --->   "%tmp_500_6_4_cast = zext i12 %tmp_500_6_4 to i32" [./imgproc.h:64]   --->   Operation 6208 'zext' 'tmp_500_6_4_cast' <Predicate = (!tmp_499_6_4)> <Delay = 0.00>
ST_932 : Operation 6209 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_6_4)   --->   "%tmp_878 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_6_4, i32 %tmp_500_6_4_cast)" [./imgproc.h:64]   --->   Operation 6209 'bitselect' 'tmp_878' <Predicate = (!tmp_499_6_4)> <Delay = 0.00>
ST_932 : Operation 6210 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_6_4)   --->   "%qb_6_4 = select i1 %tmp_499_6_4, i1 %tmp_873, i1 %tmp_878" [./imgproc.h:64]   --->   Operation 6210 'select' 'qb_6_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6211 [1/1] (1.11ns)   --->   "%tmp_503_6_4 = icmp sgt i12 %F2_6_4, 23" [./imgproc.h:64]   --->   Operation 6211 'icmp' 'tmp_503_6_4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6212 [1/1] (1.26ns)   --->   "%tmp_504_6_4 = add i12 -24, %F2_6_4" [./imgproc.h:64]   --->   Operation 6212 'add' 'tmp_504_6_4' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6213 [1/1] (1.11ns)   --->   "%tmp_505_6_4 = icmp sgt i12 %tmp_504_6_4, 53" [./imgproc.h:64]   --->   Operation 6213 'icmp' 'tmp_505_6_4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6214 [1/1] (1.18ns)   --->   "%tmp_504_6_4_cast_op = sub i6 13, %tmp_879" [./imgproc.h:64]   --->   Operation 6214 'sub' 'tmp_504_6_4_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6215 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_6_4)   --->   "%tmp_880 = select i1 %tmp_505_6_4, i6 0, i6 %tmp_504_6_4_cast_op" [./imgproc.h:64]   --->   Operation 6215 'select' 'tmp_880' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6216 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_6_4)   --->   "%tmp_881 = zext i6 %tmp_880 to i54" [./imgproc.h:64]   --->   Operation 6216 'zext' 'tmp_881' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6217 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_6_4)   --->   "%tmp_882 = lshr i54 -1, %tmp_881" [./imgproc.h:64]   --->   Operation 6217 'lshr' 'tmp_882' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6218 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_6_4)   --->   "%tmp_883 = and i54 %man_V_7_6_4, %tmp_882" [./imgproc.h:64]   --->   Operation 6218 'and' 'tmp_883' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6219 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_6_4 = icmp ne i54 %tmp_883, 0" [./imgproc.h:64]   --->   Operation 6219 'icmp' 'tmp_507_6_4' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6220 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_6_4)   --->   "%r_6_4 = and i1 %tmp_503_6_4, %tmp_507_6_4" [./imgproc.h:64]   --->   Operation 6220 'and' 'r_6_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6221 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_6_4 = or i1 %tmp_873, %r_6_4" [./imgproc.h:64]   --->   Operation 6221 'or' 'p_r_i_i_i_6_4' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6222 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_6_4)   --->   "%qb_assign_1_6_4 = and i1 %p_r_i_i_i_6_4, %qb_6_4" [./imgproc.h:64]   --->   Operation 6222 'and' 'qb_assign_1_6_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6223 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_6_4)   --->   "%tmp_509_6_4 = zext i1 %qb_assign_1_6_4 to i32" [./imgproc.h:64]   --->   Operation 6223 'zext' 'tmp_509_6_4' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6224 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_6_4 = add nsw i32 %tmp_509_6_4, %p_Val2_234_6_4" [./imgproc.h:64]   --->   Operation 6224 'add' 'p_Val2_235_6_4' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6225 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp463)   --->   "%sel_tmp458 = xor i1 %tmp_485_6_4, true" [./imgproc.h:64]   --->   Operation 6225 'xor' 'sel_tmp458' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6226 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp463)   --->   "%sel_tmp459 = and i1 %tmp_490_6_4, %sel_tmp458" [./imgproc.h:64]   --->   Operation 6226 'and' 'sel_tmp459' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6227 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp463)   --->   "%sel_tmp460 = select i1 %sel_tmp459, i32 %tmp_875, i32 0" [./imgproc.h:28]   --->   Operation 6227 'select' 'sel_tmp460' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6228 [1/1] (0.46ns)   --->   "%sel_tmp1792_demorgan = or i1 %tmp_485_6_4, %tmp_490_6_4" [./imgproc.h:64]   --->   Operation 6228 'or' 'sel_tmp1792_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6229 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp463)   --->   "%sel_tmp461 = xor i1 %sel_tmp1792_demorgan, true" [./imgproc.h:64]   --->   Operation 6229 'xor' 'sel_tmp461' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6230 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp463)   --->   "%sel_tmp462 = and i1 %tmp_487_6_4, %sel_tmp461" [./imgproc.h:64]   --->   Operation 6230 'and' 'sel_tmp462' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6231 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp463 = select i1 %sel_tmp462, i32 %p_Val2_235_6_4, i32 %sel_tmp460" [./imgproc.h:28]   --->   Operation 6231 'select' 'sel_tmp463' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6232 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_6_V_4_w)   --->   "%sel_tmp1799_demorgan = or i1 %sel_tmp1792_demorgan, %tmp_487_6_4" [./imgproc.h:64]   --->   Operation 6232 'or' 'sel_tmp1799_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6233 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_6_V_4_w)   --->   "%sel_tmp464 = xor i1 %sel_tmp1799_demorgan, true" [./imgproc.h:64]   --->   Operation 6233 'xor' 'sel_tmp464' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6234 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_6_V_4_w)   --->   "%sel_tmp465 = and i1 %icmp52, %sel_tmp464" [./imgproc.h:64]   --->   Operation 6234 'and' 'sel_tmp465' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6235 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_6_V_4_w = select i1 %sel_tmp465, i32 %tmp_498_6_4, i32 %sel_tmp463" [./imgproc.h:28]   --->   Operation 6235 'select' 'kernel_val_6_V_4_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6236 [1/1] (0.00ns)   --->   "%tmp_224 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_886)" [./imgproc.h:64]   --->   Operation 6236 'bitconcatenate' 'tmp_224' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6237 [1/1] (0.00ns)   --->   "%p_Result_280_6_5 = zext i53 %tmp_224 to i54" [./imgproc.h:64]   --->   Operation 6237 'zext' 'p_Result_280_6_5' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6238 [1/1] (1.67ns)   --->   "%man_V_4_6_5 = sub i54 0, %p_Result_280_6_5" [./imgproc.h:64]   --->   Operation 6238 'sub' 'man_V_4_6_5' <Predicate = (tmp_885)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6239 [1/1] (0.53ns)   --->   "%man_V_7_6_5 = select i1 %tmp_885, i54 %man_V_4_6_5, i54 %p_Result_280_6_5" [./imgproc.h:64]   --->   Operation 6239 'select' 'man_V_7_6_5' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6240 [1/1] (0.00ns)   --->   "%sh_amt_6_5_cast = sext i12 %sh_amt_6_5 to i32" [./imgproc.h:64]   --->   Operation 6240 'sext' 'sh_amt_6_5_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6241 [1/1] (1.11ns)   --->   "%tmp_490_6_5 = icmp eq i12 %F2_6_5, 22" [./imgproc.h:64]   --->   Operation 6241 'icmp' 'tmp_490_6_5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6242 [1/1] (0.00ns)   --->   "%tmp_887 = trunc i54 %man_V_7_6_5 to i32" [./imgproc.h:64]   --->   Operation 6242 'trunc' 'tmp_887' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6243 [1/1] (1.11ns)   --->   "%tmp_492_6_5 = icmp ult i12 %sh_amt_6_5, 54" [./imgproc.h:64]   --->   Operation 6243 'icmp' 'tmp_492_6_5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6244 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_6_5)   --->   "%tmp_495_6_5 = zext i32 %sh_amt_6_5_cast to i54" [./imgproc.h:64]   --->   Operation 6244 'zext' 'tmp_495_6_5' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6245 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_6_5)   --->   "%tmp_496_6_5 = ashr i54 %man_V_7_6_5, %tmp_495_6_5" [./imgproc.h:64]   --->   Operation 6245 'ashr' 'tmp_496_6_5' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6246 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_6_5)   --->   "%tmp_889 = trunc i54 %tmp_496_6_5 to i32" [./imgproc.h:64]   --->   Operation 6246 'trunc' 'tmp_889' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6247 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_6_5)   --->   "%storemerge_6_5 = select i1 %tmp_885, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 6247 'select' 'storemerge_6_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6248 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_6_V_5_w)   --->   "%tmp_498_6_5 = shl i32 %tmp_887, %sh_amt_6_5_cast" [./imgproc.h:64]   --->   Operation 6248 'shl' 'tmp_498_6_5' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6249 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_6_5 = select i1 %tmp_492_6_5, i32 %tmp_889, i32 %storemerge_6_5" [./imgproc.h:64]   --->   Operation 6249 'select' 'p_Val2_234_6_5' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6250 [1/1] (1.26ns)   --->   "%tmp_500_6_5 = add i12 -23, %F2_6_5" [./imgproc.h:64]   --->   Operation 6250 'add' 'tmp_500_6_5' <Predicate = (!tmp_499_6_5)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6251 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_6_5)   --->   "%tmp_500_6_5_cast = zext i12 %tmp_500_6_5 to i32" [./imgproc.h:64]   --->   Operation 6251 'zext' 'tmp_500_6_5_cast' <Predicate = (!tmp_499_6_5)> <Delay = 0.00>
ST_932 : Operation 6252 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_6_5)   --->   "%tmp_890 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_6_5, i32 %tmp_500_6_5_cast)" [./imgproc.h:64]   --->   Operation 6252 'bitselect' 'tmp_890' <Predicate = (!tmp_499_6_5)> <Delay = 0.00>
ST_932 : Operation 6253 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_6_5)   --->   "%qb_6_5 = select i1 %tmp_499_6_5, i1 %tmp_885, i1 %tmp_890" [./imgproc.h:64]   --->   Operation 6253 'select' 'qb_6_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6254 [1/1] (1.11ns)   --->   "%tmp_503_6_5 = icmp sgt i12 %F2_6_5, 23" [./imgproc.h:64]   --->   Operation 6254 'icmp' 'tmp_503_6_5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6255 [1/1] (1.26ns)   --->   "%tmp_504_6_5 = add i12 -24, %F2_6_5" [./imgproc.h:64]   --->   Operation 6255 'add' 'tmp_504_6_5' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6256 [1/1] (1.11ns)   --->   "%tmp_505_6_5 = icmp sgt i12 %tmp_504_6_5, 53" [./imgproc.h:64]   --->   Operation 6256 'icmp' 'tmp_505_6_5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6257 [1/1] (1.18ns)   --->   "%tmp_504_6_5_cast_op = sub i6 13, %tmp_891" [./imgproc.h:64]   --->   Operation 6257 'sub' 'tmp_504_6_5_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6258 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_6_5)   --->   "%tmp_892 = select i1 %tmp_505_6_5, i6 0, i6 %tmp_504_6_5_cast_op" [./imgproc.h:64]   --->   Operation 6258 'select' 'tmp_892' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6259 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_6_5)   --->   "%tmp_893 = zext i6 %tmp_892 to i54" [./imgproc.h:64]   --->   Operation 6259 'zext' 'tmp_893' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6260 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_6_5)   --->   "%tmp_894 = lshr i54 -1, %tmp_893" [./imgproc.h:64]   --->   Operation 6260 'lshr' 'tmp_894' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6261 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_6_5)   --->   "%tmp_895 = and i54 %man_V_7_6_5, %tmp_894" [./imgproc.h:64]   --->   Operation 6261 'and' 'tmp_895' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6262 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_6_5 = icmp ne i54 %tmp_895, 0" [./imgproc.h:64]   --->   Operation 6262 'icmp' 'tmp_507_6_5' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6263 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_6_5)   --->   "%r_6_5 = and i1 %tmp_503_6_5, %tmp_507_6_5" [./imgproc.h:64]   --->   Operation 6263 'and' 'r_6_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6264 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_6_5 = or i1 %tmp_885, %r_6_5" [./imgproc.h:64]   --->   Operation 6264 'or' 'p_r_i_i_i_6_5' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6265 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_6_5)   --->   "%qb_assign_1_6_5 = and i1 %p_r_i_i_i_6_5, %qb_6_5" [./imgproc.h:64]   --->   Operation 6265 'and' 'qb_assign_1_6_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6266 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_6_5)   --->   "%tmp_509_6_5 = zext i1 %qb_assign_1_6_5 to i32" [./imgproc.h:64]   --->   Operation 6266 'zext' 'tmp_509_6_5' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6267 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_6_5 = add nsw i32 %tmp_509_6_5, %p_Val2_234_6_5" [./imgproc.h:64]   --->   Operation 6267 'add' 'p_Val2_235_6_5' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6268 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp471)   --->   "%sel_tmp466 = xor i1 %tmp_485_6_5, true" [./imgproc.h:64]   --->   Operation 6268 'xor' 'sel_tmp466' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6269 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp471)   --->   "%sel_tmp467 = and i1 %tmp_490_6_5, %sel_tmp466" [./imgproc.h:64]   --->   Operation 6269 'and' 'sel_tmp467' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6270 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp471)   --->   "%sel_tmp468 = select i1 %sel_tmp467, i32 %tmp_887, i32 0" [./imgproc.h:28]   --->   Operation 6270 'select' 'sel_tmp468' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6271 [1/1] (0.46ns)   --->   "%sel_tmp1811_demorgan = or i1 %tmp_485_6_5, %tmp_490_6_5" [./imgproc.h:64]   --->   Operation 6271 'or' 'sel_tmp1811_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6272 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp471)   --->   "%sel_tmp469 = xor i1 %sel_tmp1811_demorgan, true" [./imgproc.h:64]   --->   Operation 6272 'xor' 'sel_tmp469' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6273 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp471)   --->   "%sel_tmp470 = and i1 %tmp_487_6_5, %sel_tmp469" [./imgproc.h:64]   --->   Operation 6273 'and' 'sel_tmp470' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6274 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp471 = select i1 %sel_tmp470, i32 %p_Val2_235_6_5, i32 %sel_tmp468" [./imgproc.h:28]   --->   Operation 6274 'select' 'sel_tmp471' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6275 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_6_V_5_w)   --->   "%sel_tmp1818_demorgan = or i1 %sel_tmp1811_demorgan, %tmp_487_6_5" [./imgproc.h:64]   --->   Operation 6275 'or' 'sel_tmp1818_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6276 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_6_V_5_w)   --->   "%sel_tmp472 = xor i1 %sel_tmp1818_demorgan, true" [./imgproc.h:64]   --->   Operation 6276 'xor' 'sel_tmp472' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6277 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_6_V_5_w)   --->   "%sel_tmp473 = and i1 %icmp53, %sel_tmp472" [./imgproc.h:64]   --->   Operation 6277 'and' 'sel_tmp473' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6278 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_6_V_5_w = select i1 %sel_tmp473, i32 %tmp_498_6_5, i32 %sel_tmp471" [./imgproc.h:28]   --->   Operation 6278 'select' 'kernel_val_6_V_5_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6279 [1/1] (0.00ns)   --->   "%tmp_225 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_898)" [./imgproc.h:64]   --->   Operation 6279 'bitconcatenate' 'tmp_225' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6280 [1/1] (0.00ns)   --->   "%p_Result_280_6_6 = zext i53 %tmp_225 to i54" [./imgproc.h:64]   --->   Operation 6280 'zext' 'p_Result_280_6_6' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6281 [1/1] (1.67ns)   --->   "%man_V_4_6_6 = sub i54 0, %p_Result_280_6_6" [./imgproc.h:64]   --->   Operation 6281 'sub' 'man_V_4_6_6' <Predicate = (tmp_897)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6282 [1/1] (0.53ns)   --->   "%man_V_7_6_6 = select i1 %tmp_897, i54 %man_V_4_6_6, i54 %p_Result_280_6_6" [./imgproc.h:64]   --->   Operation 6282 'select' 'man_V_7_6_6' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6283 [1/1] (0.00ns)   --->   "%sh_amt_6_6_cast = sext i12 %sh_amt_6_6 to i32" [./imgproc.h:64]   --->   Operation 6283 'sext' 'sh_amt_6_6_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6284 [1/1] (1.11ns)   --->   "%tmp_490_6_6 = icmp eq i12 %F2_6_6, 22" [./imgproc.h:64]   --->   Operation 6284 'icmp' 'tmp_490_6_6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6285 [1/1] (0.00ns)   --->   "%tmp_899 = trunc i54 %man_V_7_6_6 to i32" [./imgproc.h:64]   --->   Operation 6285 'trunc' 'tmp_899' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6286 [1/1] (1.11ns)   --->   "%tmp_492_6_6 = icmp ult i12 %sh_amt_6_6, 54" [./imgproc.h:64]   --->   Operation 6286 'icmp' 'tmp_492_6_6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6287 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_6_6)   --->   "%tmp_495_6_6 = zext i32 %sh_amt_6_6_cast to i54" [./imgproc.h:64]   --->   Operation 6287 'zext' 'tmp_495_6_6' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6288 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_6_6)   --->   "%tmp_496_6_6 = ashr i54 %man_V_7_6_6, %tmp_495_6_6" [./imgproc.h:64]   --->   Operation 6288 'ashr' 'tmp_496_6_6' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6289 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_6_6)   --->   "%tmp_901 = trunc i54 %tmp_496_6_6 to i32" [./imgproc.h:64]   --->   Operation 6289 'trunc' 'tmp_901' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6290 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_6_6)   --->   "%storemerge_6_6 = select i1 %tmp_897, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 6290 'select' 'storemerge_6_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6291 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_6_V_6_w)   --->   "%tmp_498_6_6 = shl i32 %tmp_899, %sh_amt_6_6_cast" [./imgproc.h:64]   --->   Operation 6291 'shl' 'tmp_498_6_6' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6292 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_6_6 = select i1 %tmp_492_6_6, i32 %tmp_901, i32 %storemerge_6_6" [./imgproc.h:64]   --->   Operation 6292 'select' 'p_Val2_234_6_6' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6293 [1/1] (1.26ns)   --->   "%tmp_500_6_6 = add i12 -23, %F2_6_6" [./imgproc.h:64]   --->   Operation 6293 'add' 'tmp_500_6_6' <Predicate = (!tmp_499_6_6)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6294 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_6_6)   --->   "%tmp_500_6_6_cast = zext i12 %tmp_500_6_6 to i32" [./imgproc.h:64]   --->   Operation 6294 'zext' 'tmp_500_6_6_cast' <Predicate = (!tmp_499_6_6)> <Delay = 0.00>
ST_932 : Operation 6295 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_6_6)   --->   "%tmp_902 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_6_6, i32 %tmp_500_6_6_cast)" [./imgproc.h:64]   --->   Operation 6295 'bitselect' 'tmp_902' <Predicate = (!tmp_499_6_6)> <Delay = 0.00>
ST_932 : Operation 6296 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_6_6)   --->   "%qb_6_6 = select i1 %tmp_499_6_6, i1 %tmp_897, i1 %tmp_902" [./imgproc.h:64]   --->   Operation 6296 'select' 'qb_6_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6297 [1/1] (1.11ns)   --->   "%tmp_503_6_6 = icmp sgt i12 %F2_6_6, 23" [./imgproc.h:64]   --->   Operation 6297 'icmp' 'tmp_503_6_6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6298 [1/1] (1.26ns)   --->   "%tmp_504_6_6 = add i12 -24, %F2_6_6" [./imgproc.h:64]   --->   Operation 6298 'add' 'tmp_504_6_6' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6299 [1/1] (1.11ns)   --->   "%tmp_505_6_6 = icmp sgt i12 %tmp_504_6_6, 53" [./imgproc.h:64]   --->   Operation 6299 'icmp' 'tmp_505_6_6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6300 [1/1] (1.18ns)   --->   "%tmp_504_6_6_cast_op = sub i6 13, %tmp_903" [./imgproc.h:64]   --->   Operation 6300 'sub' 'tmp_504_6_6_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6301 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_6_6)   --->   "%tmp_904 = select i1 %tmp_505_6_6, i6 0, i6 %tmp_504_6_6_cast_op" [./imgproc.h:64]   --->   Operation 6301 'select' 'tmp_904' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6302 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_6_6)   --->   "%tmp_905 = zext i6 %tmp_904 to i54" [./imgproc.h:64]   --->   Operation 6302 'zext' 'tmp_905' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6303 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_6_6)   --->   "%tmp_906 = lshr i54 -1, %tmp_905" [./imgproc.h:64]   --->   Operation 6303 'lshr' 'tmp_906' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6304 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_6_6)   --->   "%tmp_907 = and i54 %man_V_7_6_6, %tmp_906" [./imgproc.h:64]   --->   Operation 6304 'and' 'tmp_907' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6305 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_6_6 = icmp ne i54 %tmp_907, 0" [./imgproc.h:64]   --->   Operation 6305 'icmp' 'tmp_507_6_6' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6306 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_6_6)   --->   "%r_6_6 = and i1 %tmp_503_6_6, %tmp_507_6_6" [./imgproc.h:64]   --->   Operation 6306 'and' 'r_6_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6307 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_6_6 = or i1 %tmp_897, %r_6_6" [./imgproc.h:64]   --->   Operation 6307 'or' 'p_r_i_i_i_6_6' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6308 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_6_6)   --->   "%qb_assign_1_6_6 = and i1 %p_r_i_i_i_6_6, %qb_6_6" [./imgproc.h:64]   --->   Operation 6308 'and' 'qb_assign_1_6_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6309 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_6_6)   --->   "%tmp_509_6_6 = zext i1 %qb_assign_1_6_6 to i32" [./imgproc.h:64]   --->   Operation 6309 'zext' 'tmp_509_6_6' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6310 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_6_6 = add nsw i32 %tmp_509_6_6, %p_Val2_234_6_6" [./imgproc.h:64]   --->   Operation 6310 'add' 'p_Val2_235_6_6' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6311 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp479)   --->   "%sel_tmp474 = xor i1 %tmp_485_6_6, true" [./imgproc.h:64]   --->   Operation 6311 'xor' 'sel_tmp474' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6312 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp479)   --->   "%sel_tmp475 = and i1 %tmp_490_6_6, %sel_tmp474" [./imgproc.h:64]   --->   Operation 6312 'and' 'sel_tmp475' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6313 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp479)   --->   "%sel_tmp476 = select i1 %sel_tmp475, i32 %tmp_899, i32 0" [./imgproc.h:28]   --->   Operation 6313 'select' 'sel_tmp476' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6314 [1/1] (0.46ns)   --->   "%sel_tmp1830_demorgan = or i1 %tmp_485_6_6, %tmp_490_6_6" [./imgproc.h:64]   --->   Operation 6314 'or' 'sel_tmp1830_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6315 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp479)   --->   "%sel_tmp477 = xor i1 %sel_tmp1830_demorgan, true" [./imgproc.h:64]   --->   Operation 6315 'xor' 'sel_tmp477' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6316 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp479)   --->   "%sel_tmp478 = and i1 %tmp_487_6_6, %sel_tmp477" [./imgproc.h:64]   --->   Operation 6316 'and' 'sel_tmp478' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6317 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp479 = select i1 %sel_tmp478, i32 %p_Val2_235_6_6, i32 %sel_tmp476" [./imgproc.h:28]   --->   Operation 6317 'select' 'sel_tmp479' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6318 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_6_V_6_w)   --->   "%sel_tmp1837_demorgan = or i1 %sel_tmp1830_demorgan, %tmp_487_6_6" [./imgproc.h:64]   --->   Operation 6318 'or' 'sel_tmp1837_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6319 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_6_V_6_w)   --->   "%sel_tmp480 = xor i1 %sel_tmp1837_demorgan, true" [./imgproc.h:64]   --->   Operation 6319 'xor' 'sel_tmp480' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6320 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_6_V_6_w)   --->   "%sel_tmp481 = and i1 %icmp54, %sel_tmp480" [./imgproc.h:64]   --->   Operation 6320 'and' 'sel_tmp481' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6321 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_6_V_6_w = select i1 %sel_tmp481, i32 %tmp_498_6_6, i32 %sel_tmp479" [./imgproc.h:28]   --->   Operation 6321 'select' 'kernel_val_6_V_6_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6322 [1/1] (0.00ns)   --->   "%tmp_226 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_910)" [./imgproc.h:64]   --->   Operation 6322 'bitconcatenate' 'tmp_226' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6323 [1/1] (0.00ns)   --->   "%p_Result_280_6_7 = zext i53 %tmp_226 to i54" [./imgproc.h:64]   --->   Operation 6323 'zext' 'p_Result_280_6_7' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6324 [1/1] (1.67ns)   --->   "%man_V_4_6_7 = sub i54 0, %p_Result_280_6_7" [./imgproc.h:64]   --->   Operation 6324 'sub' 'man_V_4_6_7' <Predicate = (tmp_909)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6325 [1/1] (0.53ns)   --->   "%man_V_7_6_7 = select i1 %tmp_909, i54 %man_V_4_6_7, i54 %p_Result_280_6_7" [./imgproc.h:64]   --->   Operation 6325 'select' 'man_V_7_6_7' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6326 [1/1] (0.00ns)   --->   "%sh_amt_6_7_cast = sext i12 %sh_amt_6_7 to i32" [./imgproc.h:64]   --->   Operation 6326 'sext' 'sh_amt_6_7_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6327 [1/1] (1.11ns)   --->   "%tmp_490_6_7 = icmp eq i12 %F2_6_7, 22" [./imgproc.h:64]   --->   Operation 6327 'icmp' 'tmp_490_6_7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6328 [1/1] (0.00ns)   --->   "%tmp_911 = trunc i54 %man_V_7_6_7 to i32" [./imgproc.h:64]   --->   Operation 6328 'trunc' 'tmp_911' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6329 [1/1] (1.11ns)   --->   "%tmp_492_6_7 = icmp ult i12 %sh_amt_6_7, 54" [./imgproc.h:64]   --->   Operation 6329 'icmp' 'tmp_492_6_7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6330 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_6_7)   --->   "%tmp_495_6_7 = zext i32 %sh_amt_6_7_cast to i54" [./imgproc.h:64]   --->   Operation 6330 'zext' 'tmp_495_6_7' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6331 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_6_7)   --->   "%tmp_496_6_7 = ashr i54 %man_V_7_6_7, %tmp_495_6_7" [./imgproc.h:64]   --->   Operation 6331 'ashr' 'tmp_496_6_7' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6332 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_6_7)   --->   "%tmp_913 = trunc i54 %tmp_496_6_7 to i32" [./imgproc.h:64]   --->   Operation 6332 'trunc' 'tmp_913' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6333 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_6_7)   --->   "%storemerge_6_7 = select i1 %tmp_909, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 6333 'select' 'storemerge_6_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6334 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_6_V_7_w)   --->   "%tmp_498_6_7 = shl i32 %tmp_911, %sh_amt_6_7_cast" [./imgproc.h:64]   --->   Operation 6334 'shl' 'tmp_498_6_7' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6335 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_6_7 = select i1 %tmp_492_6_7, i32 %tmp_913, i32 %storemerge_6_7" [./imgproc.h:64]   --->   Operation 6335 'select' 'p_Val2_234_6_7' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6336 [1/1] (1.26ns)   --->   "%tmp_500_6_7 = add i12 -23, %F2_6_7" [./imgproc.h:64]   --->   Operation 6336 'add' 'tmp_500_6_7' <Predicate = (!tmp_499_6_7)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6337 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_6_7)   --->   "%tmp_500_6_7_cast = zext i12 %tmp_500_6_7 to i32" [./imgproc.h:64]   --->   Operation 6337 'zext' 'tmp_500_6_7_cast' <Predicate = (!tmp_499_6_7)> <Delay = 0.00>
ST_932 : Operation 6338 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_6_7)   --->   "%tmp_914 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_6_7, i32 %tmp_500_6_7_cast)" [./imgproc.h:64]   --->   Operation 6338 'bitselect' 'tmp_914' <Predicate = (!tmp_499_6_7)> <Delay = 0.00>
ST_932 : Operation 6339 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_6_7)   --->   "%qb_6_7 = select i1 %tmp_499_6_7, i1 %tmp_909, i1 %tmp_914" [./imgproc.h:64]   --->   Operation 6339 'select' 'qb_6_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6340 [1/1] (1.11ns)   --->   "%tmp_503_6_7 = icmp sgt i12 %F2_6_7, 23" [./imgproc.h:64]   --->   Operation 6340 'icmp' 'tmp_503_6_7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6341 [1/1] (1.26ns)   --->   "%tmp_504_6_7 = add i12 -24, %F2_6_7" [./imgproc.h:64]   --->   Operation 6341 'add' 'tmp_504_6_7' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6342 [1/1] (1.11ns)   --->   "%tmp_505_6_7 = icmp sgt i12 %tmp_504_6_7, 53" [./imgproc.h:64]   --->   Operation 6342 'icmp' 'tmp_505_6_7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6343 [1/1] (1.18ns)   --->   "%tmp_504_6_7_cast_op = sub i6 13, %tmp_915" [./imgproc.h:64]   --->   Operation 6343 'sub' 'tmp_504_6_7_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6344 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_6_7)   --->   "%tmp_916 = select i1 %tmp_505_6_7, i6 0, i6 %tmp_504_6_7_cast_op" [./imgproc.h:64]   --->   Operation 6344 'select' 'tmp_916' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6345 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_6_7)   --->   "%tmp_917 = zext i6 %tmp_916 to i54" [./imgproc.h:64]   --->   Operation 6345 'zext' 'tmp_917' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6346 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_6_7)   --->   "%tmp_918 = lshr i54 -1, %tmp_917" [./imgproc.h:64]   --->   Operation 6346 'lshr' 'tmp_918' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6347 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_6_7)   --->   "%tmp_919 = and i54 %man_V_7_6_7, %tmp_918" [./imgproc.h:64]   --->   Operation 6347 'and' 'tmp_919' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6348 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_6_7 = icmp ne i54 %tmp_919, 0" [./imgproc.h:64]   --->   Operation 6348 'icmp' 'tmp_507_6_7' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6349 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_6_7)   --->   "%r_6_7 = and i1 %tmp_503_6_7, %tmp_507_6_7" [./imgproc.h:64]   --->   Operation 6349 'and' 'r_6_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6350 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_6_7 = or i1 %tmp_909, %r_6_7" [./imgproc.h:64]   --->   Operation 6350 'or' 'p_r_i_i_i_6_7' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6351 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_6_7)   --->   "%qb_assign_1_6_7 = and i1 %p_r_i_i_i_6_7, %qb_6_7" [./imgproc.h:64]   --->   Operation 6351 'and' 'qb_assign_1_6_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6352 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_6_7)   --->   "%tmp_509_6_7 = zext i1 %qb_assign_1_6_7 to i32" [./imgproc.h:64]   --->   Operation 6352 'zext' 'tmp_509_6_7' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6353 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_6_7 = add nsw i32 %tmp_509_6_7, %p_Val2_234_6_7" [./imgproc.h:64]   --->   Operation 6353 'add' 'p_Val2_235_6_7' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6354 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp487)   --->   "%sel_tmp482 = xor i1 %tmp_485_6_7, true" [./imgproc.h:64]   --->   Operation 6354 'xor' 'sel_tmp482' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6355 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp487)   --->   "%sel_tmp483 = and i1 %tmp_490_6_7, %sel_tmp482" [./imgproc.h:64]   --->   Operation 6355 'and' 'sel_tmp483' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6356 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp487)   --->   "%sel_tmp484 = select i1 %sel_tmp483, i32 %tmp_911, i32 0" [./imgproc.h:28]   --->   Operation 6356 'select' 'sel_tmp484' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6357 [1/1] (0.46ns)   --->   "%sel_tmp1849_demorgan = or i1 %tmp_485_6_7, %tmp_490_6_7" [./imgproc.h:64]   --->   Operation 6357 'or' 'sel_tmp1849_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6358 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp487)   --->   "%sel_tmp485 = xor i1 %sel_tmp1849_demorgan, true" [./imgproc.h:64]   --->   Operation 6358 'xor' 'sel_tmp485' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6359 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp487)   --->   "%sel_tmp486 = and i1 %tmp_487_6_7, %sel_tmp485" [./imgproc.h:64]   --->   Operation 6359 'and' 'sel_tmp486' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6360 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp487 = select i1 %sel_tmp486, i32 %p_Val2_235_6_7, i32 %sel_tmp484" [./imgproc.h:28]   --->   Operation 6360 'select' 'sel_tmp487' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6361 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_6_V_7_w)   --->   "%sel_tmp1856_demorgan = or i1 %sel_tmp1849_demorgan, %tmp_487_6_7" [./imgproc.h:64]   --->   Operation 6361 'or' 'sel_tmp1856_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6362 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_6_V_7_w)   --->   "%sel_tmp488 = xor i1 %sel_tmp1856_demorgan, true" [./imgproc.h:64]   --->   Operation 6362 'xor' 'sel_tmp488' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6363 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_6_V_7_w)   --->   "%sel_tmp489 = and i1 %icmp55, %sel_tmp488" [./imgproc.h:64]   --->   Operation 6363 'and' 'sel_tmp489' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6364 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_6_V_7_w = select i1 %sel_tmp489, i32 %tmp_498_6_7, i32 %sel_tmp487" [./imgproc.h:28]   --->   Operation 6364 'select' 'kernel_val_6_V_7_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6365 [1/1] (0.00ns)   --->   "%tmp_227 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_922)" [./imgproc.h:64]   --->   Operation 6365 'bitconcatenate' 'tmp_227' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6366 [1/1] (0.00ns)   --->   "%p_Result_280_7 = zext i53 %tmp_227 to i54" [./imgproc.h:64]   --->   Operation 6366 'zext' 'p_Result_280_7' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6367 [1/1] (1.67ns)   --->   "%man_V_4_7 = sub i54 0, %p_Result_280_7" [./imgproc.h:64]   --->   Operation 6367 'sub' 'man_V_4_7' <Predicate = (tmp_921)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6368 [1/1] (0.53ns)   --->   "%man_V_7_7 = select i1 %tmp_921, i54 %man_V_4_7, i54 %p_Result_280_7" [./imgproc.h:64]   --->   Operation 6368 'select' 'man_V_7_7' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6369 [1/1] (0.00ns)   --->   "%sh_amt_7_cast = sext i12 %sh_amt_7 to i32" [./imgproc.h:64]   --->   Operation 6369 'sext' 'sh_amt_7_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6370 [1/1] (1.11ns)   --->   "%tmp_490_7 = icmp eq i12 %F2_7, 22" [./imgproc.h:64]   --->   Operation 6370 'icmp' 'tmp_490_7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6371 [1/1] (0.00ns)   --->   "%tmp_923 = trunc i54 %man_V_7_7 to i32" [./imgproc.h:64]   --->   Operation 6371 'trunc' 'tmp_923' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6372 [1/1] (1.11ns)   --->   "%tmp_492_7 = icmp ult i12 %sh_amt_7, 54" [./imgproc.h:64]   --->   Operation 6372 'icmp' 'tmp_492_7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6373 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_7)   --->   "%tmp_495_7 = zext i32 %sh_amt_7_cast to i54" [./imgproc.h:64]   --->   Operation 6373 'zext' 'tmp_495_7' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6374 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_7)   --->   "%tmp_496_7 = ashr i54 %man_V_7_7, %tmp_495_7" [./imgproc.h:64]   --->   Operation 6374 'ashr' 'tmp_496_7' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6375 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_7)   --->   "%tmp_925 = trunc i54 %tmp_496_7 to i32" [./imgproc.h:64]   --->   Operation 6375 'trunc' 'tmp_925' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6376 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_7)   --->   "%storemerge_7 = select i1 %tmp_921, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 6376 'select' 'storemerge_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6377 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_7_V_0_w)   --->   "%tmp_498_7 = shl i32 %tmp_923, %sh_amt_7_cast" [./imgproc.h:64]   --->   Operation 6377 'shl' 'tmp_498_7' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6378 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_7 = select i1 %tmp_492_7, i32 %tmp_925, i32 %storemerge_7" [./imgproc.h:64]   --->   Operation 6378 'select' 'p_Val2_234_7' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6379 [1/1] (1.26ns)   --->   "%tmp_500_7 = add i12 -23, %F2_7" [./imgproc.h:64]   --->   Operation 6379 'add' 'tmp_500_7' <Predicate = (!tmp_499_7)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6380 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_7)   --->   "%tmp_500_7_cast = zext i12 %tmp_500_7 to i32" [./imgproc.h:64]   --->   Operation 6380 'zext' 'tmp_500_7_cast' <Predicate = (!tmp_499_7)> <Delay = 0.00>
ST_932 : Operation 6381 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_7)   --->   "%tmp_926 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_7, i32 %tmp_500_7_cast)" [./imgproc.h:64]   --->   Operation 6381 'bitselect' 'tmp_926' <Predicate = (!tmp_499_7)> <Delay = 0.00>
ST_932 : Operation 6382 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_7)   --->   "%qb_7 = select i1 %tmp_499_7, i1 %tmp_921, i1 %tmp_926" [./imgproc.h:64]   --->   Operation 6382 'select' 'qb_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6383 [1/1] (1.11ns)   --->   "%tmp_503_7 = icmp sgt i12 %F2_7, 23" [./imgproc.h:64]   --->   Operation 6383 'icmp' 'tmp_503_7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6384 [1/1] (1.26ns)   --->   "%tmp_504_7 = add i12 -24, %F2_7" [./imgproc.h:64]   --->   Operation 6384 'add' 'tmp_504_7' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6385 [1/1] (1.11ns)   --->   "%tmp_505_7 = icmp sgt i12 %tmp_504_7, 53" [./imgproc.h:64]   --->   Operation 6385 'icmp' 'tmp_505_7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6386 [1/1] (1.18ns)   --->   "%tmp_504_7_cast_op = sub i6 13, %tmp_927" [./imgproc.h:64]   --->   Operation 6386 'sub' 'tmp_504_7_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6387 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_7)   --->   "%tmp_928 = select i1 %tmp_505_7, i6 0, i6 %tmp_504_7_cast_op" [./imgproc.h:64]   --->   Operation 6387 'select' 'tmp_928' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6388 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_7)   --->   "%tmp_929 = zext i6 %tmp_928 to i54" [./imgproc.h:64]   --->   Operation 6388 'zext' 'tmp_929' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6389 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_7)   --->   "%tmp_930 = lshr i54 -1, %tmp_929" [./imgproc.h:64]   --->   Operation 6389 'lshr' 'tmp_930' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6390 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_7)   --->   "%tmp_931 = and i54 %man_V_7_7, %tmp_930" [./imgproc.h:64]   --->   Operation 6390 'and' 'tmp_931' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6391 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_7 = icmp ne i54 %tmp_931, 0" [./imgproc.h:64]   --->   Operation 6391 'icmp' 'tmp_507_7' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6392 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_7)   --->   "%r_7 = and i1 %tmp_503_7, %tmp_507_7" [./imgproc.h:64]   --->   Operation 6392 'and' 'r_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6393 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_7 = or i1 %tmp_921, %r_7" [./imgproc.h:64]   --->   Operation 6393 'or' 'p_r_i_i_i_7' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6394 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_7)   --->   "%qb_assign_1_7 = and i1 %p_r_i_i_i_7, %qb_7" [./imgproc.h:64]   --->   Operation 6394 'and' 'qb_assign_1_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6395 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_7)   --->   "%tmp_509_7 = zext i1 %qb_assign_1_7 to i32" [./imgproc.h:64]   --->   Operation 6395 'zext' 'tmp_509_7' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6396 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_7 = add nsw i32 %tmp_509_7, %p_Val2_234_7" [./imgproc.h:64]   --->   Operation 6396 'add' 'p_Val2_235_7' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6397 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp495)   --->   "%sel_tmp490 = xor i1 %tmp_485_7, true" [./imgproc.h:64]   --->   Operation 6397 'xor' 'sel_tmp490' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6398 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp495)   --->   "%sel_tmp491 = and i1 %tmp_490_7, %sel_tmp490" [./imgproc.h:64]   --->   Operation 6398 'and' 'sel_tmp491' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6399 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp495)   --->   "%sel_tmp492 = select i1 %sel_tmp491, i32 %tmp_923, i32 0" [./imgproc.h:28]   --->   Operation 6399 'select' 'sel_tmp492' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6400 [1/1] (0.46ns)   --->   "%sel_tmp2001_demorgan = or i1 %tmp_485_7, %tmp_490_7" [./imgproc.h:64]   --->   Operation 6400 'or' 'sel_tmp2001_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6401 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp495)   --->   "%sel_tmp493 = xor i1 %sel_tmp2001_demorgan, true" [./imgproc.h:64]   --->   Operation 6401 'xor' 'sel_tmp493' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6402 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp495)   --->   "%sel_tmp494 = and i1 %tmp_487_7, %sel_tmp493" [./imgproc.h:64]   --->   Operation 6402 'and' 'sel_tmp494' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6403 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp495 = select i1 %sel_tmp494, i32 %p_Val2_235_7, i32 %sel_tmp492" [./imgproc.h:28]   --->   Operation 6403 'select' 'sel_tmp495' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6404 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_7_V_0_w)   --->   "%sel_tmp2008_demorgan = or i1 %sel_tmp2001_demorgan, %tmp_487_7" [./imgproc.h:64]   --->   Operation 6404 'or' 'sel_tmp2008_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6405 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_7_V_0_w)   --->   "%sel_tmp496 = xor i1 %sel_tmp2008_demorgan, true" [./imgproc.h:64]   --->   Operation 6405 'xor' 'sel_tmp496' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6406 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_7_V_0_w)   --->   "%sel_tmp497 = and i1 %icmp56, %sel_tmp496" [./imgproc.h:64]   --->   Operation 6406 'and' 'sel_tmp497' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6407 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_7_V_0_w = select i1 %sel_tmp497, i32 %tmp_498_7, i32 %sel_tmp495" [./imgproc.h:28]   --->   Operation 6407 'select' 'kernel_val_7_V_0_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6408 [1/1] (0.00ns)   --->   "%tmp_228 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_934)" [./imgproc.h:64]   --->   Operation 6408 'bitconcatenate' 'tmp_228' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6409 [1/1] (0.00ns)   --->   "%p_Result_280_7_1 = zext i53 %tmp_228 to i54" [./imgproc.h:64]   --->   Operation 6409 'zext' 'p_Result_280_7_1' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6410 [1/1] (1.67ns)   --->   "%man_V_4_7_1 = sub i54 0, %p_Result_280_7_1" [./imgproc.h:64]   --->   Operation 6410 'sub' 'man_V_4_7_1' <Predicate = (tmp_933)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6411 [1/1] (0.53ns)   --->   "%man_V_7_7_1 = select i1 %tmp_933, i54 %man_V_4_7_1, i54 %p_Result_280_7_1" [./imgproc.h:64]   --->   Operation 6411 'select' 'man_V_7_7_1' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6412 [1/1] (0.00ns)   --->   "%sh_amt_7_1_cast = sext i12 %sh_amt_7_1 to i32" [./imgproc.h:64]   --->   Operation 6412 'sext' 'sh_amt_7_1_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6413 [1/1] (1.11ns)   --->   "%tmp_490_7_1 = icmp eq i12 %F2_7_1, 22" [./imgproc.h:64]   --->   Operation 6413 'icmp' 'tmp_490_7_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6414 [1/1] (0.00ns)   --->   "%tmp_935 = trunc i54 %man_V_7_7_1 to i32" [./imgproc.h:64]   --->   Operation 6414 'trunc' 'tmp_935' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6415 [1/1] (1.11ns)   --->   "%tmp_492_7_1 = icmp ult i12 %sh_amt_7_1, 54" [./imgproc.h:64]   --->   Operation 6415 'icmp' 'tmp_492_7_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6416 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_7_1)   --->   "%tmp_495_7_1 = zext i32 %sh_amt_7_1_cast to i54" [./imgproc.h:64]   --->   Operation 6416 'zext' 'tmp_495_7_1' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6417 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_7_1)   --->   "%tmp_496_7_1 = ashr i54 %man_V_7_7_1, %tmp_495_7_1" [./imgproc.h:64]   --->   Operation 6417 'ashr' 'tmp_496_7_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6418 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_7_1)   --->   "%tmp_937 = trunc i54 %tmp_496_7_1 to i32" [./imgproc.h:64]   --->   Operation 6418 'trunc' 'tmp_937' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6419 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_7_1)   --->   "%storemerge_7_1 = select i1 %tmp_933, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 6419 'select' 'storemerge_7_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6420 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_7_V_1_w)   --->   "%tmp_498_7_1 = shl i32 %tmp_935, %sh_amt_7_1_cast" [./imgproc.h:64]   --->   Operation 6420 'shl' 'tmp_498_7_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6421 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_7_1 = select i1 %tmp_492_7_1, i32 %tmp_937, i32 %storemerge_7_1" [./imgproc.h:64]   --->   Operation 6421 'select' 'p_Val2_234_7_1' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6422 [1/1] (1.26ns)   --->   "%tmp_500_7_1 = add i12 -23, %F2_7_1" [./imgproc.h:64]   --->   Operation 6422 'add' 'tmp_500_7_1' <Predicate = (!tmp_499_7_1)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6423 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_7_1)   --->   "%tmp_500_7_1_cast = zext i12 %tmp_500_7_1 to i32" [./imgproc.h:64]   --->   Operation 6423 'zext' 'tmp_500_7_1_cast' <Predicate = (!tmp_499_7_1)> <Delay = 0.00>
ST_932 : Operation 6424 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_7_1)   --->   "%tmp_938 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_7_1, i32 %tmp_500_7_1_cast)" [./imgproc.h:64]   --->   Operation 6424 'bitselect' 'tmp_938' <Predicate = (!tmp_499_7_1)> <Delay = 0.00>
ST_932 : Operation 6425 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_7_1)   --->   "%qb_7_1 = select i1 %tmp_499_7_1, i1 %tmp_933, i1 %tmp_938" [./imgproc.h:64]   --->   Operation 6425 'select' 'qb_7_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6426 [1/1] (1.11ns)   --->   "%tmp_503_7_1 = icmp sgt i12 %F2_7_1, 23" [./imgproc.h:64]   --->   Operation 6426 'icmp' 'tmp_503_7_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6427 [1/1] (1.26ns)   --->   "%tmp_504_7_1 = add i12 -24, %F2_7_1" [./imgproc.h:64]   --->   Operation 6427 'add' 'tmp_504_7_1' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6428 [1/1] (1.11ns)   --->   "%tmp_505_7_1 = icmp sgt i12 %tmp_504_7_1, 53" [./imgproc.h:64]   --->   Operation 6428 'icmp' 'tmp_505_7_1' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6429 [1/1] (1.18ns)   --->   "%tmp_504_7_1_cast_op = sub i6 13, %tmp_939" [./imgproc.h:64]   --->   Operation 6429 'sub' 'tmp_504_7_1_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6430 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_7_1)   --->   "%tmp_940 = select i1 %tmp_505_7_1, i6 0, i6 %tmp_504_7_1_cast_op" [./imgproc.h:64]   --->   Operation 6430 'select' 'tmp_940' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6431 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_7_1)   --->   "%tmp_941 = zext i6 %tmp_940 to i54" [./imgproc.h:64]   --->   Operation 6431 'zext' 'tmp_941' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6432 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_7_1)   --->   "%tmp_942 = lshr i54 -1, %tmp_941" [./imgproc.h:64]   --->   Operation 6432 'lshr' 'tmp_942' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6433 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_7_1)   --->   "%tmp_943 = and i54 %man_V_7_7_1, %tmp_942" [./imgproc.h:64]   --->   Operation 6433 'and' 'tmp_943' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6434 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_7_1 = icmp ne i54 %tmp_943, 0" [./imgproc.h:64]   --->   Operation 6434 'icmp' 'tmp_507_7_1' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6435 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_7_1)   --->   "%r_7_1 = and i1 %tmp_503_7_1, %tmp_507_7_1" [./imgproc.h:64]   --->   Operation 6435 'and' 'r_7_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6436 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_7_1 = or i1 %tmp_933, %r_7_1" [./imgproc.h:64]   --->   Operation 6436 'or' 'p_r_i_i_i_7_1' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6437 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_7_1)   --->   "%qb_assign_1_7_1 = and i1 %p_r_i_i_i_7_1, %qb_7_1" [./imgproc.h:64]   --->   Operation 6437 'and' 'qb_assign_1_7_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6438 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_7_1)   --->   "%tmp_509_7_1 = zext i1 %qb_assign_1_7_1 to i32" [./imgproc.h:64]   --->   Operation 6438 'zext' 'tmp_509_7_1' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6439 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_7_1 = add nsw i32 %tmp_509_7_1, %p_Val2_234_7_1" [./imgproc.h:64]   --->   Operation 6439 'add' 'p_Val2_235_7_1' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6440 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp503)   --->   "%sel_tmp498 = xor i1 %tmp_485_7_1, true" [./imgproc.h:64]   --->   Operation 6440 'xor' 'sel_tmp498' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6441 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp503)   --->   "%sel_tmp499 = and i1 %tmp_490_7_1, %sel_tmp498" [./imgproc.h:64]   --->   Operation 6441 'and' 'sel_tmp499' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6442 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp503)   --->   "%sel_tmp500 = select i1 %sel_tmp499, i32 %tmp_935, i32 0" [./imgproc.h:28]   --->   Operation 6442 'select' 'sel_tmp500' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6443 [1/1] (0.46ns)   --->   "%sel_tmp2020_demorgan = or i1 %tmp_485_7_1, %tmp_490_7_1" [./imgproc.h:64]   --->   Operation 6443 'or' 'sel_tmp2020_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6444 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp503)   --->   "%sel_tmp501 = xor i1 %sel_tmp2020_demorgan, true" [./imgproc.h:64]   --->   Operation 6444 'xor' 'sel_tmp501' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6445 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp503)   --->   "%sel_tmp502 = and i1 %tmp_487_7_1, %sel_tmp501" [./imgproc.h:64]   --->   Operation 6445 'and' 'sel_tmp502' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6446 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp503 = select i1 %sel_tmp502, i32 %p_Val2_235_7_1, i32 %sel_tmp500" [./imgproc.h:28]   --->   Operation 6446 'select' 'sel_tmp503' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6447 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_7_V_1_w)   --->   "%sel_tmp2027_demorgan = or i1 %sel_tmp2020_demorgan, %tmp_487_7_1" [./imgproc.h:64]   --->   Operation 6447 'or' 'sel_tmp2027_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6448 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_7_V_1_w)   --->   "%sel_tmp504 = xor i1 %sel_tmp2027_demorgan, true" [./imgproc.h:64]   --->   Operation 6448 'xor' 'sel_tmp504' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6449 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_7_V_1_w)   --->   "%sel_tmp505 = and i1 %icmp57, %sel_tmp504" [./imgproc.h:64]   --->   Operation 6449 'and' 'sel_tmp505' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6450 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_7_V_1_w = select i1 %sel_tmp505, i32 %tmp_498_7_1, i32 %sel_tmp503" [./imgproc.h:28]   --->   Operation 6450 'select' 'kernel_val_7_V_1_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6451 [1/1] (0.00ns)   --->   "%tmp_229 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_946)" [./imgproc.h:64]   --->   Operation 6451 'bitconcatenate' 'tmp_229' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6452 [1/1] (0.00ns)   --->   "%p_Result_280_7_2 = zext i53 %tmp_229 to i54" [./imgproc.h:64]   --->   Operation 6452 'zext' 'p_Result_280_7_2' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6453 [1/1] (1.67ns)   --->   "%man_V_4_7_2 = sub i54 0, %p_Result_280_7_2" [./imgproc.h:64]   --->   Operation 6453 'sub' 'man_V_4_7_2' <Predicate = (tmp_945)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6454 [1/1] (0.53ns)   --->   "%man_V_7_7_2 = select i1 %tmp_945, i54 %man_V_4_7_2, i54 %p_Result_280_7_2" [./imgproc.h:64]   --->   Operation 6454 'select' 'man_V_7_7_2' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6455 [1/1] (0.00ns)   --->   "%sh_amt_7_2_cast = sext i12 %sh_amt_7_2 to i32" [./imgproc.h:64]   --->   Operation 6455 'sext' 'sh_amt_7_2_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6456 [1/1] (1.11ns)   --->   "%tmp_490_7_2 = icmp eq i12 %F2_7_2, 22" [./imgproc.h:64]   --->   Operation 6456 'icmp' 'tmp_490_7_2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6457 [1/1] (0.00ns)   --->   "%tmp_947 = trunc i54 %man_V_7_7_2 to i32" [./imgproc.h:64]   --->   Operation 6457 'trunc' 'tmp_947' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6458 [1/1] (1.11ns)   --->   "%tmp_492_7_2 = icmp ult i12 %sh_amt_7_2, 54" [./imgproc.h:64]   --->   Operation 6458 'icmp' 'tmp_492_7_2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6459 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_7_2)   --->   "%tmp_495_7_2 = zext i32 %sh_amt_7_2_cast to i54" [./imgproc.h:64]   --->   Operation 6459 'zext' 'tmp_495_7_2' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6460 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_7_2)   --->   "%tmp_496_7_2 = ashr i54 %man_V_7_7_2, %tmp_495_7_2" [./imgproc.h:64]   --->   Operation 6460 'ashr' 'tmp_496_7_2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6461 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_7_2)   --->   "%tmp_949 = trunc i54 %tmp_496_7_2 to i32" [./imgproc.h:64]   --->   Operation 6461 'trunc' 'tmp_949' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6462 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_7_2)   --->   "%storemerge_7_2 = select i1 %tmp_945, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 6462 'select' 'storemerge_7_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6463 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_7_V_2_w)   --->   "%tmp_498_7_2 = shl i32 %tmp_947, %sh_amt_7_2_cast" [./imgproc.h:64]   --->   Operation 6463 'shl' 'tmp_498_7_2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6464 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_7_2 = select i1 %tmp_492_7_2, i32 %tmp_949, i32 %storemerge_7_2" [./imgproc.h:64]   --->   Operation 6464 'select' 'p_Val2_234_7_2' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6465 [1/1] (1.26ns)   --->   "%tmp_500_7_2 = add i12 -23, %F2_7_2" [./imgproc.h:64]   --->   Operation 6465 'add' 'tmp_500_7_2' <Predicate = (!tmp_499_7_2)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6466 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_7_2)   --->   "%tmp_500_7_2_cast = zext i12 %tmp_500_7_2 to i32" [./imgproc.h:64]   --->   Operation 6466 'zext' 'tmp_500_7_2_cast' <Predicate = (!tmp_499_7_2)> <Delay = 0.00>
ST_932 : Operation 6467 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_7_2)   --->   "%tmp_950 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_7_2, i32 %tmp_500_7_2_cast)" [./imgproc.h:64]   --->   Operation 6467 'bitselect' 'tmp_950' <Predicate = (!tmp_499_7_2)> <Delay = 0.00>
ST_932 : Operation 6468 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_7_2)   --->   "%qb_7_2 = select i1 %tmp_499_7_2, i1 %tmp_945, i1 %tmp_950" [./imgproc.h:64]   --->   Operation 6468 'select' 'qb_7_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6469 [1/1] (1.11ns)   --->   "%tmp_503_7_2 = icmp sgt i12 %F2_7_2, 23" [./imgproc.h:64]   --->   Operation 6469 'icmp' 'tmp_503_7_2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6470 [1/1] (1.26ns)   --->   "%tmp_504_7_2 = add i12 -24, %F2_7_2" [./imgproc.h:64]   --->   Operation 6470 'add' 'tmp_504_7_2' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6471 [1/1] (1.11ns)   --->   "%tmp_505_7_2 = icmp sgt i12 %tmp_504_7_2, 53" [./imgproc.h:64]   --->   Operation 6471 'icmp' 'tmp_505_7_2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6472 [1/1] (1.18ns)   --->   "%tmp_504_7_2_cast_op = sub i6 13, %tmp_951" [./imgproc.h:64]   --->   Operation 6472 'sub' 'tmp_504_7_2_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6473 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_7_2)   --->   "%tmp_952 = select i1 %tmp_505_7_2, i6 0, i6 %tmp_504_7_2_cast_op" [./imgproc.h:64]   --->   Operation 6473 'select' 'tmp_952' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6474 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_7_2)   --->   "%tmp_953 = zext i6 %tmp_952 to i54" [./imgproc.h:64]   --->   Operation 6474 'zext' 'tmp_953' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6475 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_7_2)   --->   "%tmp_954 = lshr i54 -1, %tmp_953" [./imgproc.h:64]   --->   Operation 6475 'lshr' 'tmp_954' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6476 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_7_2)   --->   "%tmp_955 = and i54 %man_V_7_7_2, %tmp_954" [./imgproc.h:64]   --->   Operation 6476 'and' 'tmp_955' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6477 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_7_2 = icmp ne i54 %tmp_955, 0" [./imgproc.h:64]   --->   Operation 6477 'icmp' 'tmp_507_7_2' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6478 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_7_2)   --->   "%r_7_2 = and i1 %tmp_503_7_2, %tmp_507_7_2" [./imgproc.h:64]   --->   Operation 6478 'and' 'r_7_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6479 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_7_2 = or i1 %tmp_945, %r_7_2" [./imgproc.h:64]   --->   Operation 6479 'or' 'p_r_i_i_i_7_2' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6480 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_7_2)   --->   "%qb_assign_1_7_2 = and i1 %p_r_i_i_i_7_2, %qb_7_2" [./imgproc.h:64]   --->   Operation 6480 'and' 'qb_assign_1_7_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6481 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_7_2)   --->   "%tmp_509_7_2 = zext i1 %qb_assign_1_7_2 to i32" [./imgproc.h:64]   --->   Operation 6481 'zext' 'tmp_509_7_2' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6482 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_7_2 = add nsw i32 %tmp_509_7_2, %p_Val2_234_7_2" [./imgproc.h:64]   --->   Operation 6482 'add' 'p_Val2_235_7_2' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6483 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp511)   --->   "%sel_tmp506 = xor i1 %tmp_485_7_2, true" [./imgproc.h:64]   --->   Operation 6483 'xor' 'sel_tmp506' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6484 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp511)   --->   "%sel_tmp507 = and i1 %tmp_490_7_2, %sel_tmp506" [./imgproc.h:64]   --->   Operation 6484 'and' 'sel_tmp507' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6485 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp511)   --->   "%sel_tmp508 = select i1 %sel_tmp507, i32 %tmp_947, i32 0" [./imgproc.h:28]   --->   Operation 6485 'select' 'sel_tmp508' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6486 [1/1] (0.46ns)   --->   "%sel_tmp2039_demorgan = or i1 %tmp_485_7_2, %tmp_490_7_2" [./imgproc.h:64]   --->   Operation 6486 'or' 'sel_tmp2039_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6487 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp511)   --->   "%sel_tmp509 = xor i1 %sel_tmp2039_demorgan, true" [./imgproc.h:64]   --->   Operation 6487 'xor' 'sel_tmp509' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6488 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp511)   --->   "%sel_tmp510 = and i1 %tmp_487_7_2, %sel_tmp509" [./imgproc.h:64]   --->   Operation 6488 'and' 'sel_tmp510' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6489 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp511 = select i1 %sel_tmp510, i32 %p_Val2_235_7_2, i32 %sel_tmp508" [./imgproc.h:28]   --->   Operation 6489 'select' 'sel_tmp511' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6490 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_7_V_2_w)   --->   "%sel_tmp2046_demorgan = or i1 %sel_tmp2039_demorgan, %tmp_487_7_2" [./imgproc.h:64]   --->   Operation 6490 'or' 'sel_tmp2046_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6491 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_7_V_2_w)   --->   "%sel_tmp512 = xor i1 %sel_tmp2046_demorgan, true" [./imgproc.h:64]   --->   Operation 6491 'xor' 'sel_tmp512' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6492 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_7_V_2_w)   --->   "%sel_tmp513 = and i1 %icmp58, %sel_tmp512" [./imgproc.h:64]   --->   Operation 6492 'and' 'sel_tmp513' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6493 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_7_V_2_w = select i1 %sel_tmp513, i32 %tmp_498_7_2, i32 %sel_tmp511" [./imgproc.h:28]   --->   Operation 6493 'select' 'kernel_val_7_V_2_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6494 [1/1] (0.00ns)   --->   "%tmp_230 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_958)" [./imgproc.h:64]   --->   Operation 6494 'bitconcatenate' 'tmp_230' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6495 [1/1] (0.00ns)   --->   "%p_Result_280_7_3 = zext i53 %tmp_230 to i54" [./imgproc.h:64]   --->   Operation 6495 'zext' 'p_Result_280_7_3' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6496 [1/1] (1.67ns)   --->   "%man_V_4_7_3 = sub i54 0, %p_Result_280_7_3" [./imgproc.h:64]   --->   Operation 6496 'sub' 'man_V_4_7_3' <Predicate = (tmp_957)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6497 [1/1] (0.53ns)   --->   "%man_V_7_7_3 = select i1 %tmp_957, i54 %man_V_4_7_3, i54 %p_Result_280_7_3" [./imgproc.h:64]   --->   Operation 6497 'select' 'man_V_7_7_3' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6498 [1/1] (0.00ns)   --->   "%sh_amt_7_3_cast = sext i12 %sh_amt_7_3 to i32" [./imgproc.h:64]   --->   Operation 6498 'sext' 'sh_amt_7_3_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6499 [1/1] (1.11ns)   --->   "%tmp_490_7_3 = icmp eq i12 %F2_7_3, 22" [./imgproc.h:64]   --->   Operation 6499 'icmp' 'tmp_490_7_3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6500 [1/1] (0.00ns)   --->   "%tmp_959 = trunc i54 %man_V_7_7_3 to i32" [./imgproc.h:64]   --->   Operation 6500 'trunc' 'tmp_959' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6501 [1/1] (1.11ns)   --->   "%tmp_492_7_3 = icmp ult i12 %sh_amt_7_3, 54" [./imgproc.h:64]   --->   Operation 6501 'icmp' 'tmp_492_7_3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6502 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_7_3)   --->   "%tmp_495_7_3 = zext i32 %sh_amt_7_3_cast to i54" [./imgproc.h:64]   --->   Operation 6502 'zext' 'tmp_495_7_3' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6503 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_7_3)   --->   "%tmp_496_7_3 = ashr i54 %man_V_7_7_3, %tmp_495_7_3" [./imgproc.h:64]   --->   Operation 6503 'ashr' 'tmp_496_7_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6504 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_7_3)   --->   "%tmp_961 = trunc i54 %tmp_496_7_3 to i32" [./imgproc.h:64]   --->   Operation 6504 'trunc' 'tmp_961' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6505 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_7_3)   --->   "%storemerge_7_3 = select i1 %tmp_957, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 6505 'select' 'storemerge_7_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6506 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_7_V_3_w)   --->   "%tmp_498_7_3 = shl i32 %tmp_959, %sh_amt_7_3_cast" [./imgproc.h:64]   --->   Operation 6506 'shl' 'tmp_498_7_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6507 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_7_3 = select i1 %tmp_492_7_3, i32 %tmp_961, i32 %storemerge_7_3" [./imgproc.h:64]   --->   Operation 6507 'select' 'p_Val2_234_7_3' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6508 [1/1] (1.26ns)   --->   "%tmp_500_7_3 = add i12 -23, %F2_7_3" [./imgproc.h:64]   --->   Operation 6508 'add' 'tmp_500_7_3' <Predicate = (!tmp_499_7_3)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6509 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_7_3)   --->   "%tmp_500_7_3_cast = zext i12 %tmp_500_7_3 to i32" [./imgproc.h:64]   --->   Operation 6509 'zext' 'tmp_500_7_3_cast' <Predicate = (!tmp_499_7_3)> <Delay = 0.00>
ST_932 : Operation 6510 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_7_3)   --->   "%tmp_962 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_7_3, i32 %tmp_500_7_3_cast)" [./imgproc.h:64]   --->   Operation 6510 'bitselect' 'tmp_962' <Predicate = (!tmp_499_7_3)> <Delay = 0.00>
ST_932 : Operation 6511 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_7_3)   --->   "%qb_7_3 = select i1 %tmp_499_7_3, i1 %tmp_957, i1 %tmp_962" [./imgproc.h:64]   --->   Operation 6511 'select' 'qb_7_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6512 [1/1] (1.11ns)   --->   "%tmp_503_7_3 = icmp sgt i12 %F2_7_3, 23" [./imgproc.h:64]   --->   Operation 6512 'icmp' 'tmp_503_7_3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6513 [1/1] (1.26ns)   --->   "%tmp_504_7_3 = add i12 -24, %F2_7_3" [./imgproc.h:64]   --->   Operation 6513 'add' 'tmp_504_7_3' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6514 [1/1] (1.11ns)   --->   "%tmp_505_7_3 = icmp sgt i12 %tmp_504_7_3, 53" [./imgproc.h:64]   --->   Operation 6514 'icmp' 'tmp_505_7_3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6515 [1/1] (1.18ns)   --->   "%tmp_504_7_3_cast_op = sub i6 13, %tmp_963" [./imgproc.h:64]   --->   Operation 6515 'sub' 'tmp_504_7_3_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6516 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_7_3)   --->   "%tmp_964 = select i1 %tmp_505_7_3, i6 0, i6 %tmp_504_7_3_cast_op" [./imgproc.h:64]   --->   Operation 6516 'select' 'tmp_964' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6517 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_7_3)   --->   "%tmp_965 = zext i6 %tmp_964 to i54" [./imgproc.h:64]   --->   Operation 6517 'zext' 'tmp_965' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6518 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_7_3)   --->   "%tmp_966 = lshr i54 -1, %tmp_965" [./imgproc.h:64]   --->   Operation 6518 'lshr' 'tmp_966' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6519 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_7_3)   --->   "%tmp_967 = and i54 %man_V_7_7_3, %tmp_966" [./imgproc.h:64]   --->   Operation 6519 'and' 'tmp_967' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6520 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_7_3 = icmp ne i54 %tmp_967, 0" [./imgproc.h:64]   --->   Operation 6520 'icmp' 'tmp_507_7_3' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6521 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_7_3)   --->   "%r_7_3 = and i1 %tmp_503_7_3, %tmp_507_7_3" [./imgproc.h:64]   --->   Operation 6521 'and' 'r_7_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6522 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_7_3 = or i1 %tmp_957, %r_7_3" [./imgproc.h:64]   --->   Operation 6522 'or' 'p_r_i_i_i_7_3' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6523 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_7_3)   --->   "%qb_assign_1_7_3 = and i1 %p_r_i_i_i_7_3, %qb_7_3" [./imgproc.h:64]   --->   Operation 6523 'and' 'qb_assign_1_7_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6524 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_7_3)   --->   "%tmp_509_7_3 = zext i1 %qb_assign_1_7_3 to i32" [./imgproc.h:64]   --->   Operation 6524 'zext' 'tmp_509_7_3' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6525 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_7_3 = add nsw i32 %tmp_509_7_3, %p_Val2_234_7_3" [./imgproc.h:64]   --->   Operation 6525 'add' 'p_Val2_235_7_3' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6526 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp519)   --->   "%sel_tmp514 = xor i1 %tmp_485_7_3, true" [./imgproc.h:64]   --->   Operation 6526 'xor' 'sel_tmp514' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6527 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp519)   --->   "%sel_tmp515 = and i1 %tmp_490_7_3, %sel_tmp514" [./imgproc.h:64]   --->   Operation 6527 'and' 'sel_tmp515' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6528 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp519)   --->   "%sel_tmp516 = select i1 %sel_tmp515, i32 %tmp_959, i32 0" [./imgproc.h:28]   --->   Operation 6528 'select' 'sel_tmp516' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6529 [1/1] (0.46ns)   --->   "%sel_tmp2058_demorgan = or i1 %tmp_485_7_3, %tmp_490_7_3" [./imgproc.h:64]   --->   Operation 6529 'or' 'sel_tmp2058_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6530 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp519)   --->   "%sel_tmp517 = xor i1 %sel_tmp2058_demorgan, true" [./imgproc.h:64]   --->   Operation 6530 'xor' 'sel_tmp517' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6531 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp519)   --->   "%sel_tmp518 = and i1 %tmp_487_7_3, %sel_tmp517" [./imgproc.h:64]   --->   Operation 6531 'and' 'sel_tmp518' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6532 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp519 = select i1 %sel_tmp518, i32 %p_Val2_235_7_3, i32 %sel_tmp516" [./imgproc.h:28]   --->   Operation 6532 'select' 'sel_tmp519' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6533 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_7_V_3_w)   --->   "%sel_tmp2065_demorgan = or i1 %sel_tmp2058_demorgan, %tmp_487_7_3" [./imgproc.h:64]   --->   Operation 6533 'or' 'sel_tmp2065_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6534 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_7_V_3_w)   --->   "%sel_tmp520 = xor i1 %sel_tmp2065_demorgan, true" [./imgproc.h:64]   --->   Operation 6534 'xor' 'sel_tmp520' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6535 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_7_V_3_w)   --->   "%sel_tmp521 = and i1 %icmp59, %sel_tmp520" [./imgproc.h:64]   --->   Operation 6535 'and' 'sel_tmp521' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6536 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_7_V_3_w = select i1 %sel_tmp521, i32 %tmp_498_7_3, i32 %sel_tmp519" [./imgproc.h:28]   --->   Operation 6536 'select' 'kernel_val_7_V_3_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6537 [1/1] (0.00ns)   --->   "%tmp_231 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_970)" [./imgproc.h:64]   --->   Operation 6537 'bitconcatenate' 'tmp_231' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6538 [1/1] (0.00ns)   --->   "%p_Result_280_7_4 = zext i53 %tmp_231 to i54" [./imgproc.h:64]   --->   Operation 6538 'zext' 'p_Result_280_7_4' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6539 [1/1] (1.67ns)   --->   "%man_V_4_7_4 = sub i54 0, %p_Result_280_7_4" [./imgproc.h:64]   --->   Operation 6539 'sub' 'man_V_4_7_4' <Predicate = (tmp_969)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6540 [1/1] (0.53ns)   --->   "%man_V_7_7_4 = select i1 %tmp_969, i54 %man_V_4_7_4, i54 %p_Result_280_7_4" [./imgproc.h:64]   --->   Operation 6540 'select' 'man_V_7_7_4' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6541 [1/1] (0.00ns)   --->   "%sh_amt_7_4_cast = sext i12 %sh_amt_7_4 to i32" [./imgproc.h:64]   --->   Operation 6541 'sext' 'sh_amt_7_4_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6542 [1/1] (1.11ns)   --->   "%tmp_490_7_4 = icmp eq i12 %F2_7_4, 22" [./imgproc.h:64]   --->   Operation 6542 'icmp' 'tmp_490_7_4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6543 [1/1] (0.00ns)   --->   "%tmp_971 = trunc i54 %man_V_7_7_4 to i32" [./imgproc.h:64]   --->   Operation 6543 'trunc' 'tmp_971' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6544 [1/1] (1.11ns)   --->   "%tmp_492_7_4 = icmp ult i12 %sh_amt_7_4, 54" [./imgproc.h:64]   --->   Operation 6544 'icmp' 'tmp_492_7_4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6545 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_7_4)   --->   "%tmp_495_7_4 = zext i32 %sh_amt_7_4_cast to i54" [./imgproc.h:64]   --->   Operation 6545 'zext' 'tmp_495_7_4' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6546 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_7_4)   --->   "%tmp_496_7_4 = ashr i54 %man_V_7_7_4, %tmp_495_7_4" [./imgproc.h:64]   --->   Operation 6546 'ashr' 'tmp_496_7_4' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6547 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_7_4)   --->   "%tmp_973 = trunc i54 %tmp_496_7_4 to i32" [./imgproc.h:64]   --->   Operation 6547 'trunc' 'tmp_973' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6548 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_7_4)   --->   "%storemerge_7_4 = select i1 %tmp_969, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 6548 'select' 'storemerge_7_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6549 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_7_V_4_w)   --->   "%tmp_498_7_4 = shl i32 %tmp_971, %sh_amt_7_4_cast" [./imgproc.h:64]   --->   Operation 6549 'shl' 'tmp_498_7_4' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6550 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_7_4 = select i1 %tmp_492_7_4, i32 %tmp_973, i32 %storemerge_7_4" [./imgproc.h:64]   --->   Operation 6550 'select' 'p_Val2_234_7_4' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6551 [1/1] (1.26ns)   --->   "%tmp_500_7_4 = add i12 -23, %F2_7_4" [./imgproc.h:64]   --->   Operation 6551 'add' 'tmp_500_7_4' <Predicate = (!tmp_499_7_4)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6552 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_7_4)   --->   "%tmp_500_7_4_cast = zext i12 %tmp_500_7_4 to i32" [./imgproc.h:64]   --->   Operation 6552 'zext' 'tmp_500_7_4_cast' <Predicate = (!tmp_499_7_4)> <Delay = 0.00>
ST_932 : Operation 6553 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_7_4)   --->   "%tmp_974 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_7_4, i32 %tmp_500_7_4_cast)" [./imgproc.h:64]   --->   Operation 6553 'bitselect' 'tmp_974' <Predicate = (!tmp_499_7_4)> <Delay = 0.00>
ST_932 : Operation 6554 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_7_4)   --->   "%qb_7_4 = select i1 %tmp_499_7_4, i1 %tmp_969, i1 %tmp_974" [./imgproc.h:64]   --->   Operation 6554 'select' 'qb_7_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6555 [1/1] (1.11ns)   --->   "%tmp_503_7_4 = icmp sgt i12 %F2_7_4, 23" [./imgproc.h:64]   --->   Operation 6555 'icmp' 'tmp_503_7_4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6556 [1/1] (1.26ns)   --->   "%tmp_504_7_4 = add i12 -24, %F2_7_4" [./imgproc.h:64]   --->   Operation 6556 'add' 'tmp_504_7_4' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6557 [1/1] (1.11ns)   --->   "%tmp_505_7_4 = icmp sgt i12 %tmp_504_7_4, 53" [./imgproc.h:64]   --->   Operation 6557 'icmp' 'tmp_505_7_4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6558 [1/1] (1.18ns)   --->   "%tmp_504_7_4_cast_op = sub i6 13, %tmp_975" [./imgproc.h:64]   --->   Operation 6558 'sub' 'tmp_504_7_4_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6559 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_7_4)   --->   "%tmp_976 = select i1 %tmp_505_7_4, i6 0, i6 %tmp_504_7_4_cast_op" [./imgproc.h:64]   --->   Operation 6559 'select' 'tmp_976' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6560 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_7_4)   --->   "%tmp_977 = zext i6 %tmp_976 to i54" [./imgproc.h:64]   --->   Operation 6560 'zext' 'tmp_977' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6561 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_7_4)   --->   "%tmp_978 = lshr i54 -1, %tmp_977" [./imgproc.h:64]   --->   Operation 6561 'lshr' 'tmp_978' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6562 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_7_4)   --->   "%tmp_979 = and i54 %man_V_7_7_4, %tmp_978" [./imgproc.h:64]   --->   Operation 6562 'and' 'tmp_979' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6563 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_7_4 = icmp ne i54 %tmp_979, 0" [./imgproc.h:64]   --->   Operation 6563 'icmp' 'tmp_507_7_4' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6564 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_7_4)   --->   "%r_7_4 = and i1 %tmp_503_7_4, %tmp_507_7_4" [./imgproc.h:64]   --->   Operation 6564 'and' 'r_7_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6565 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_7_4 = or i1 %tmp_969, %r_7_4" [./imgproc.h:64]   --->   Operation 6565 'or' 'p_r_i_i_i_7_4' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6566 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_7_4)   --->   "%qb_assign_1_7_4 = and i1 %p_r_i_i_i_7_4, %qb_7_4" [./imgproc.h:64]   --->   Operation 6566 'and' 'qb_assign_1_7_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6567 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_7_4)   --->   "%tmp_509_7_4 = zext i1 %qb_assign_1_7_4 to i32" [./imgproc.h:64]   --->   Operation 6567 'zext' 'tmp_509_7_4' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6568 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_7_4 = add nsw i32 %tmp_509_7_4, %p_Val2_234_7_4" [./imgproc.h:64]   --->   Operation 6568 'add' 'p_Val2_235_7_4' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6569 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp527)   --->   "%sel_tmp522 = xor i1 %tmp_485_7_4, true" [./imgproc.h:64]   --->   Operation 6569 'xor' 'sel_tmp522' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6570 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp527)   --->   "%sel_tmp523 = and i1 %tmp_490_7_4, %sel_tmp522" [./imgproc.h:64]   --->   Operation 6570 'and' 'sel_tmp523' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6571 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp527)   --->   "%sel_tmp524 = select i1 %sel_tmp523, i32 %tmp_971, i32 0" [./imgproc.h:28]   --->   Operation 6571 'select' 'sel_tmp524' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6572 [1/1] (0.46ns)   --->   "%sel_tmp2077_demorgan = or i1 %tmp_485_7_4, %tmp_490_7_4" [./imgproc.h:64]   --->   Operation 6572 'or' 'sel_tmp2077_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6573 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp527)   --->   "%sel_tmp525 = xor i1 %sel_tmp2077_demorgan, true" [./imgproc.h:64]   --->   Operation 6573 'xor' 'sel_tmp525' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6574 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp527)   --->   "%sel_tmp526 = and i1 %tmp_487_7_4, %sel_tmp525" [./imgproc.h:64]   --->   Operation 6574 'and' 'sel_tmp526' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6575 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp527 = select i1 %sel_tmp526, i32 %p_Val2_235_7_4, i32 %sel_tmp524" [./imgproc.h:28]   --->   Operation 6575 'select' 'sel_tmp527' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6576 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_7_V_4_w)   --->   "%sel_tmp2084_demorgan = or i1 %sel_tmp2077_demorgan, %tmp_487_7_4" [./imgproc.h:64]   --->   Operation 6576 'or' 'sel_tmp2084_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6577 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_7_V_4_w)   --->   "%sel_tmp528 = xor i1 %sel_tmp2084_demorgan, true" [./imgproc.h:64]   --->   Operation 6577 'xor' 'sel_tmp528' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6578 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_7_V_4_w)   --->   "%sel_tmp529 = and i1 %icmp60, %sel_tmp528" [./imgproc.h:64]   --->   Operation 6578 'and' 'sel_tmp529' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6579 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_7_V_4_w = select i1 %sel_tmp529, i32 %tmp_498_7_4, i32 %sel_tmp527" [./imgproc.h:28]   --->   Operation 6579 'select' 'kernel_val_7_V_4_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6580 [1/1] (0.00ns)   --->   "%tmp_232 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_982)" [./imgproc.h:64]   --->   Operation 6580 'bitconcatenate' 'tmp_232' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6581 [1/1] (0.00ns)   --->   "%p_Result_280_7_5 = zext i53 %tmp_232 to i54" [./imgproc.h:64]   --->   Operation 6581 'zext' 'p_Result_280_7_5' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6582 [1/1] (1.67ns)   --->   "%man_V_4_7_5 = sub i54 0, %p_Result_280_7_5" [./imgproc.h:64]   --->   Operation 6582 'sub' 'man_V_4_7_5' <Predicate = (tmp_981)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6583 [1/1] (0.53ns)   --->   "%man_V_7_7_5 = select i1 %tmp_981, i54 %man_V_4_7_5, i54 %p_Result_280_7_5" [./imgproc.h:64]   --->   Operation 6583 'select' 'man_V_7_7_5' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6584 [1/1] (0.00ns)   --->   "%sh_amt_7_5_cast = sext i12 %sh_amt_7_5 to i32" [./imgproc.h:64]   --->   Operation 6584 'sext' 'sh_amt_7_5_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6585 [1/1] (1.11ns)   --->   "%tmp_490_7_5 = icmp eq i12 %F2_7_5, 22" [./imgproc.h:64]   --->   Operation 6585 'icmp' 'tmp_490_7_5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6586 [1/1] (0.00ns)   --->   "%tmp_983 = trunc i54 %man_V_7_7_5 to i32" [./imgproc.h:64]   --->   Operation 6586 'trunc' 'tmp_983' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6587 [1/1] (1.11ns)   --->   "%tmp_492_7_5 = icmp ult i12 %sh_amt_7_5, 54" [./imgproc.h:64]   --->   Operation 6587 'icmp' 'tmp_492_7_5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6588 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_7_5)   --->   "%tmp_495_7_5 = zext i32 %sh_amt_7_5_cast to i54" [./imgproc.h:64]   --->   Operation 6588 'zext' 'tmp_495_7_5' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6589 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_7_5)   --->   "%tmp_496_7_5 = ashr i54 %man_V_7_7_5, %tmp_495_7_5" [./imgproc.h:64]   --->   Operation 6589 'ashr' 'tmp_496_7_5' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6590 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_7_5)   --->   "%tmp_985 = trunc i54 %tmp_496_7_5 to i32" [./imgproc.h:64]   --->   Operation 6590 'trunc' 'tmp_985' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6591 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_7_5)   --->   "%storemerge_7_5 = select i1 %tmp_981, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 6591 'select' 'storemerge_7_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6592 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_7_V_5_w)   --->   "%tmp_498_7_5 = shl i32 %tmp_983, %sh_amt_7_5_cast" [./imgproc.h:64]   --->   Operation 6592 'shl' 'tmp_498_7_5' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6593 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_7_5 = select i1 %tmp_492_7_5, i32 %tmp_985, i32 %storemerge_7_5" [./imgproc.h:64]   --->   Operation 6593 'select' 'p_Val2_234_7_5' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6594 [1/1] (1.26ns)   --->   "%tmp_500_7_5 = add i12 -23, %F2_7_5" [./imgproc.h:64]   --->   Operation 6594 'add' 'tmp_500_7_5' <Predicate = (!tmp_499_7_5)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6595 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_7_5)   --->   "%tmp_500_7_5_cast = zext i12 %tmp_500_7_5 to i32" [./imgproc.h:64]   --->   Operation 6595 'zext' 'tmp_500_7_5_cast' <Predicate = (!tmp_499_7_5)> <Delay = 0.00>
ST_932 : Operation 6596 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_7_5)   --->   "%tmp_986 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_7_5, i32 %tmp_500_7_5_cast)" [./imgproc.h:64]   --->   Operation 6596 'bitselect' 'tmp_986' <Predicate = (!tmp_499_7_5)> <Delay = 0.00>
ST_932 : Operation 6597 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_7_5)   --->   "%qb_7_5 = select i1 %tmp_499_7_5, i1 %tmp_981, i1 %tmp_986" [./imgproc.h:64]   --->   Operation 6597 'select' 'qb_7_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6598 [1/1] (1.11ns)   --->   "%tmp_503_7_5 = icmp sgt i12 %F2_7_5, 23" [./imgproc.h:64]   --->   Operation 6598 'icmp' 'tmp_503_7_5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6599 [1/1] (1.26ns)   --->   "%tmp_504_7_5 = add i12 -24, %F2_7_5" [./imgproc.h:64]   --->   Operation 6599 'add' 'tmp_504_7_5' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6600 [1/1] (1.11ns)   --->   "%tmp_505_7_5 = icmp sgt i12 %tmp_504_7_5, 53" [./imgproc.h:64]   --->   Operation 6600 'icmp' 'tmp_505_7_5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6601 [1/1] (1.18ns)   --->   "%tmp_504_7_5_cast_op = sub i6 13, %tmp_987" [./imgproc.h:64]   --->   Operation 6601 'sub' 'tmp_504_7_5_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6602 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_7_5)   --->   "%tmp_988 = select i1 %tmp_505_7_5, i6 0, i6 %tmp_504_7_5_cast_op" [./imgproc.h:64]   --->   Operation 6602 'select' 'tmp_988' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6603 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_7_5)   --->   "%tmp_989 = zext i6 %tmp_988 to i54" [./imgproc.h:64]   --->   Operation 6603 'zext' 'tmp_989' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6604 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_7_5)   --->   "%tmp_990 = lshr i54 -1, %tmp_989" [./imgproc.h:64]   --->   Operation 6604 'lshr' 'tmp_990' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6605 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_7_5)   --->   "%tmp_991 = and i54 %man_V_7_7_5, %tmp_990" [./imgproc.h:64]   --->   Operation 6605 'and' 'tmp_991' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6606 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_7_5 = icmp ne i54 %tmp_991, 0" [./imgproc.h:64]   --->   Operation 6606 'icmp' 'tmp_507_7_5' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6607 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_7_5)   --->   "%r_7_5 = and i1 %tmp_503_7_5, %tmp_507_7_5" [./imgproc.h:64]   --->   Operation 6607 'and' 'r_7_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6608 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_7_5 = or i1 %tmp_981, %r_7_5" [./imgproc.h:64]   --->   Operation 6608 'or' 'p_r_i_i_i_7_5' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6609 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_7_5)   --->   "%qb_assign_1_7_5 = and i1 %p_r_i_i_i_7_5, %qb_7_5" [./imgproc.h:64]   --->   Operation 6609 'and' 'qb_assign_1_7_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6610 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_7_5)   --->   "%tmp_509_7_5 = zext i1 %qb_assign_1_7_5 to i32" [./imgproc.h:64]   --->   Operation 6610 'zext' 'tmp_509_7_5' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6611 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_7_5 = add nsw i32 %tmp_509_7_5, %p_Val2_234_7_5" [./imgproc.h:64]   --->   Operation 6611 'add' 'p_Val2_235_7_5' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6612 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp535)   --->   "%sel_tmp530 = xor i1 %tmp_485_7_5, true" [./imgproc.h:64]   --->   Operation 6612 'xor' 'sel_tmp530' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6613 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp535)   --->   "%sel_tmp531 = and i1 %tmp_490_7_5, %sel_tmp530" [./imgproc.h:64]   --->   Operation 6613 'and' 'sel_tmp531' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6614 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp535)   --->   "%sel_tmp532 = select i1 %sel_tmp531, i32 %tmp_983, i32 0" [./imgproc.h:28]   --->   Operation 6614 'select' 'sel_tmp532' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6615 [1/1] (0.46ns)   --->   "%sel_tmp2096_demorgan = or i1 %tmp_485_7_5, %tmp_490_7_5" [./imgproc.h:64]   --->   Operation 6615 'or' 'sel_tmp2096_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6616 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp535)   --->   "%sel_tmp533 = xor i1 %sel_tmp2096_demorgan, true" [./imgproc.h:64]   --->   Operation 6616 'xor' 'sel_tmp533' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6617 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp535)   --->   "%sel_tmp534 = and i1 %tmp_487_7_5, %sel_tmp533" [./imgproc.h:64]   --->   Operation 6617 'and' 'sel_tmp534' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6618 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp535 = select i1 %sel_tmp534, i32 %p_Val2_235_7_5, i32 %sel_tmp532" [./imgproc.h:28]   --->   Operation 6618 'select' 'sel_tmp535' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6619 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_7_V_5_w)   --->   "%sel_tmp2103_demorgan = or i1 %sel_tmp2096_demorgan, %tmp_487_7_5" [./imgproc.h:64]   --->   Operation 6619 'or' 'sel_tmp2103_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6620 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_7_V_5_w)   --->   "%sel_tmp536 = xor i1 %sel_tmp2103_demorgan, true" [./imgproc.h:64]   --->   Operation 6620 'xor' 'sel_tmp536' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6621 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_7_V_5_w)   --->   "%sel_tmp537 = and i1 %icmp61, %sel_tmp536" [./imgproc.h:64]   --->   Operation 6621 'and' 'sel_tmp537' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6622 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_7_V_5_w = select i1 %sel_tmp537, i32 %tmp_498_7_5, i32 %sel_tmp535" [./imgproc.h:28]   --->   Operation 6622 'select' 'kernel_val_7_V_5_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6623 [1/1] (0.00ns)   --->   "%tmp_233 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_994)" [./imgproc.h:64]   --->   Operation 6623 'bitconcatenate' 'tmp_233' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6624 [1/1] (0.00ns)   --->   "%p_Result_280_7_6 = zext i53 %tmp_233 to i54" [./imgproc.h:64]   --->   Operation 6624 'zext' 'p_Result_280_7_6' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6625 [1/1] (1.67ns)   --->   "%man_V_4_7_6 = sub i54 0, %p_Result_280_7_6" [./imgproc.h:64]   --->   Operation 6625 'sub' 'man_V_4_7_6' <Predicate = (tmp_993)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6626 [1/1] (0.53ns)   --->   "%man_V_7_7_6 = select i1 %tmp_993, i54 %man_V_4_7_6, i54 %p_Result_280_7_6" [./imgproc.h:64]   --->   Operation 6626 'select' 'man_V_7_7_6' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6627 [1/1] (0.00ns)   --->   "%sh_amt_7_6_cast = sext i12 %sh_amt_7_6 to i32" [./imgproc.h:64]   --->   Operation 6627 'sext' 'sh_amt_7_6_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6628 [1/1] (1.11ns)   --->   "%tmp_490_7_6 = icmp eq i12 %F2_7_6, 22" [./imgproc.h:64]   --->   Operation 6628 'icmp' 'tmp_490_7_6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6629 [1/1] (0.00ns)   --->   "%tmp_995 = trunc i54 %man_V_7_7_6 to i32" [./imgproc.h:64]   --->   Operation 6629 'trunc' 'tmp_995' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6630 [1/1] (1.11ns)   --->   "%tmp_492_7_6 = icmp ult i12 %sh_amt_7_6, 54" [./imgproc.h:64]   --->   Operation 6630 'icmp' 'tmp_492_7_6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6631 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_7_6)   --->   "%tmp_495_7_6 = zext i32 %sh_amt_7_6_cast to i54" [./imgproc.h:64]   --->   Operation 6631 'zext' 'tmp_495_7_6' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6632 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_7_6)   --->   "%tmp_496_7_6 = ashr i54 %man_V_7_7_6, %tmp_495_7_6" [./imgproc.h:64]   --->   Operation 6632 'ashr' 'tmp_496_7_6' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6633 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_7_6)   --->   "%tmp_997 = trunc i54 %tmp_496_7_6 to i32" [./imgproc.h:64]   --->   Operation 6633 'trunc' 'tmp_997' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6634 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_7_6)   --->   "%storemerge_7_6 = select i1 %tmp_993, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 6634 'select' 'storemerge_7_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6635 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_7_V_6_w)   --->   "%tmp_498_7_6 = shl i32 %tmp_995, %sh_amt_7_6_cast" [./imgproc.h:64]   --->   Operation 6635 'shl' 'tmp_498_7_6' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6636 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_7_6 = select i1 %tmp_492_7_6, i32 %tmp_997, i32 %storemerge_7_6" [./imgproc.h:64]   --->   Operation 6636 'select' 'p_Val2_234_7_6' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6637 [1/1] (1.26ns)   --->   "%tmp_500_7_6 = add i12 -23, %F2_7_6" [./imgproc.h:64]   --->   Operation 6637 'add' 'tmp_500_7_6' <Predicate = (!tmp_499_7_6)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6638 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_7_6)   --->   "%tmp_500_7_6_cast = zext i12 %tmp_500_7_6 to i32" [./imgproc.h:64]   --->   Operation 6638 'zext' 'tmp_500_7_6_cast' <Predicate = (!tmp_499_7_6)> <Delay = 0.00>
ST_932 : Operation 6639 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_7_6)   --->   "%tmp_998 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_7_6, i32 %tmp_500_7_6_cast)" [./imgproc.h:64]   --->   Operation 6639 'bitselect' 'tmp_998' <Predicate = (!tmp_499_7_6)> <Delay = 0.00>
ST_932 : Operation 6640 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_7_6)   --->   "%qb_7_6 = select i1 %tmp_499_7_6, i1 %tmp_993, i1 %tmp_998" [./imgproc.h:64]   --->   Operation 6640 'select' 'qb_7_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6641 [1/1] (1.11ns)   --->   "%tmp_503_7_6 = icmp sgt i12 %F2_7_6, 23" [./imgproc.h:64]   --->   Operation 6641 'icmp' 'tmp_503_7_6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6642 [1/1] (1.26ns)   --->   "%tmp_504_7_6 = add i12 -24, %F2_7_6" [./imgproc.h:64]   --->   Operation 6642 'add' 'tmp_504_7_6' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6643 [1/1] (1.11ns)   --->   "%tmp_505_7_6 = icmp sgt i12 %tmp_504_7_6, 53" [./imgproc.h:64]   --->   Operation 6643 'icmp' 'tmp_505_7_6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6644 [1/1] (1.18ns)   --->   "%tmp_504_7_6_cast_op = sub i6 13, %tmp_999" [./imgproc.h:64]   --->   Operation 6644 'sub' 'tmp_504_7_6_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6645 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_7_6)   --->   "%tmp_1000 = select i1 %tmp_505_7_6, i6 0, i6 %tmp_504_7_6_cast_op" [./imgproc.h:64]   --->   Operation 6645 'select' 'tmp_1000' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6646 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_7_6)   --->   "%tmp_1001 = zext i6 %tmp_1000 to i54" [./imgproc.h:64]   --->   Operation 6646 'zext' 'tmp_1001' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6647 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_7_6)   --->   "%tmp_1002 = lshr i54 -1, %tmp_1001" [./imgproc.h:64]   --->   Operation 6647 'lshr' 'tmp_1002' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6648 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_7_6)   --->   "%tmp_1003 = and i54 %man_V_7_7_6, %tmp_1002" [./imgproc.h:64]   --->   Operation 6648 'and' 'tmp_1003' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6649 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_7_6 = icmp ne i54 %tmp_1003, 0" [./imgproc.h:64]   --->   Operation 6649 'icmp' 'tmp_507_7_6' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6650 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_7_6)   --->   "%r_7_6 = and i1 %tmp_503_7_6, %tmp_507_7_6" [./imgproc.h:64]   --->   Operation 6650 'and' 'r_7_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6651 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_7_6 = or i1 %tmp_993, %r_7_6" [./imgproc.h:64]   --->   Operation 6651 'or' 'p_r_i_i_i_7_6' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6652 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_7_6)   --->   "%qb_assign_1_7_6 = and i1 %p_r_i_i_i_7_6, %qb_7_6" [./imgproc.h:64]   --->   Operation 6652 'and' 'qb_assign_1_7_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6653 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_7_6)   --->   "%tmp_509_7_6 = zext i1 %qb_assign_1_7_6 to i32" [./imgproc.h:64]   --->   Operation 6653 'zext' 'tmp_509_7_6' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6654 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_7_6 = add nsw i32 %tmp_509_7_6, %p_Val2_234_7_6" [./imgproc.h:64]   --->   Operation 6654 'add' 'p_Val2_235_7_6' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6655 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp543)   --->   "%sel_tmp538 = xor i1 %tmp_485_7_6, true" [./imgproc.h:64]   --->   Operation 6655 'xor' 'sel_tmp538' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6656 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp543)   --->   "%sel_tmp539 = and i1 %tmp_490_7_6, %sel_tmp538" [./imgproc.h:64]   --->   Operation 6656 'and' 'sel_tmp539' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6657 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp543)   --->   "%sel_tmp540 = select i1 %sel_tmp539, i32 %tmp_995, i32 0" [./imgproc.h:28]   --->   Operation 6657 'select' 'sel_tmp540' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6658 [1/1] (0.46ns)   --->   "%sel_tmp2115_demorgan = or i1 %tmp_485_7_6, %tmp_490_7_6" [./imgproc.h:64]   --->   Operation 6658 'or' 'sel_tmp2115_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6659 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp543)   --->   "%sel_tmp541 = xor i1 %sel_tmp2115_demorgan, true" [./imgproc.h:64]   --->   Operation 6659 'xor' 'sel_tmp541' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6660 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp543)   --->   "%sel_tmp542 = and i1 %tmp_487_7_6, %sel_tmp541" [./imgproc.h:64]   --->   Operation 6660 'and' 'sel_tmp542' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6661 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp543 = select i1 %sel_tmp542, i32 %p_Val2_235_7_6, i32 %sel_tmp540" [./imgproc.h:28]   --->   Operation 6661 'select' 'sel_tmp543' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6662 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_7_V_6_w)   --->   "%sel_tmp2122_demorgan = or i1 %sel_tmp2115_demorgan, %tmp_487_7_6" [./imgproc.h:64]   --->   Operation 6662 'or' 'sel_tmp2122_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6663 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_7_V_6_w)   --->   "%sel_tmp544 = xor i1 %sel_tmp2122_demorgan, true" [./imgproc.h:64]   --->   Operation 6663 'xor' 'sel_tmp544' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6664 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_7_V_6_w)   --->   "%sel_tmp545 = and i1 %icmp62, %sel_tmp544" [./imgproc.h:64]   --->   Operation 6664 'and' 'sel_tmp545' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6665 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_7_V_6_w = select i1 %sel_tmp545, i32 %tmp_498_7_6, i32 %sel_tmp543" [./imgproc.h:28]   --->   Operation 6665 'select' 'kernel_val_7_V_6_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6666 [1/1] (0.00ns)   --->   "%tmp_234 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_1006)" [./imgproc.h:64]   --->   Operation 6666 'bitconcatenate' 'tmp_234' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6667 [1/1] (0.00ns)   --->   "%p_Result_280_7_7 = zext i53 %tmp_234 to i54" [./imgproc.h:64]   --->   Operation 6667 'zext' 'p_Result_280_7_7' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6668 [1/1] (1.67ns)   --->   "%man_V_4_7_7 = sub i54 0, %p_Result_280_7_7" [./imgproc.h:64]   --->   Operation 6668 'sub' 'man_V_4_7_7' <Predicate = (tmp_1005)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6669 [1/1] (0.53ns)   --->   "%man_V_7_7_7 = select i1 %tmp_1005, i54 %man_V_4_7_7, i54 %p_Result_280_7_7" [./imgproc.h:64]   --->   Operation 6669 'select' 'man_V_7_7_7' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6670 [1/1] (1.11ns)   --->   "%tmp_487_7_7 = icmp sgt i12 %F2_7_7, 22" [./imgproc.h:64]   --->   Operation 6670 'icmp' 'tmp_487_7_7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6671 [1/1] (1.26ns)   --->   "%tmp_488_7_7 = add i12 -22, %F2_7_7" [./imgproc.h:64]   --->   Operation 6671 'add' 'tmp_488_7_7' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6672 [1/1] (1.26ns)   --->   "%tmp_489_7_7 = sub i12 22, %F2_7_7" [./imgproc.h:64]   --->   Operation 6672 'sub' 'tmp_489_7_7' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6673 [1/1] (0.55ns)   --->   "%sh_amt_7_7 = select i1 %tmp_487_7_7, i12 %tmp_488_7_7, i12 %tmp_489_7_7" [./imgproc.h:64]   --->   Operation 6673 'select' 'sh_amt_7_7' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6674 [1/1] (0.00ns)   --->   "%sh_amt_7_7_cast = sext i12 %sh_amt_7_7 to i32" [./imgproc.h:64]   --->   Operation 6674 'sext' 'sh_amt_7_7_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6675 [1/1] (1.11ns)   --->   "%tmp_490_7_7 = icmp eq i12 %F2_7_7, 22" [./imgproc.h:64]   --->   Operation 6675 'icmp' 'tmp_490_7_7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6676 [1/1] (0.00ns)   --->   "%tmp_1007 = trunc i54 %man_V_7_7_7 to i32" [./imgproc.h:64]   --->   Operation 6676 'trunc' 'tmp_1007' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6677 [1/1] (1.11ns)   --->   "%tmp_492_7_7 = icmp ult i12 %sh_amt_7_7, 54" [./imgproc.h:64]   --->   Operation 6677 'icmp' 'tmp_492_7_7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6678 [1/1] (0.00ns)   --->   "%tmp_1008 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_7_7, i32 5, i32 11)" [./imgproc.h:64]   --->   Operation 6678 'partselect' 'tmp_1008' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6679 [1/1] (0.94ns)   --->   "%icmp63 = icmp eq i7 %tmp_1008, 0" [./imgproc.h:64]   --->   Operation 6679 'icmp' 'icmp63' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6680 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_7_7)   --->   "%tmp_495_7_7 = zext i32 %sh_amt_7_7_cast to i54" [./imgproc.h:64]   --->   Operation 6680 'zext' 'tmp_495_7_7' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6681 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_7_7)   --->   "%tmp_496_7_7 = ashr i54 %man_V_7_7_7, %tmp_495_7_7" [./imgproc.h:64]   --->   Operation 6681 'ashr' 'tmp_496_7_7' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6682 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_7_7)   --->   "%tmp_1009 = trunc i54 %tmp_496_7_7 to i32" [./imgproc.h:64]   --->   Operation 6682 'trunc' 'tmp_1009' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6683 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234_7_7)   --->   "%storemerge_7_7 = select i1 %tmp_1005, i32 -1, i32 0" [./imgproc.h:64]   --->   Operation 6683 'select' 'storemerge_7_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6684 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_7_V_7_w)   --->   "%tmp_498_7_7 = shl i32 %tmp_1007, %sh_amt_7_7_cast" [./imgproc.h:64]   --->   Operation 6684 'shl' 'tmp_498_7_7' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6685 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_234_7_7 = select i1 %tmp_492_7_7, i32 %tmp_1009, i32 %storemerge_7_7" [./imgproc.h:64]   --->   Operation 6685 'select' 'p_Val2_234_7_7' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6686 [1/1] (1.11ns)   --->   "%tmp_499_7_7 = icmp sgt i12 %tmp_488_7_7, 54" [./imgproc.h:64]   --->   Operation 6686 'icmp' 'tmp_499_7_7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6687 [1/1] (1.26ns)   --->   "%tmp_500_7_7 = add i12 -23, %F2_7_7" [./imgproc.h:64]   --->   Operation 6687 'add' 'tmp_500_7_7' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6688 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_7_7)   --->   "%tmp_500_7_7_cast = zext i12 %tmp_500_7_7 to i32" [./imgproc.h:64]   --->   Operation 6688 'zext' 'tmp_500_7_7_cast' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6689 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_7_7)   --->   "%tmp_1010 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_7_7_7, i32 %tmp_500_7_7_cast)" [./imgproc.h:64]   --->   Operation 6689 'bitselect' 'tmp_1010' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6690 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_7_7)   --->   "%qb_7_7 = select i1 %tmp_499_7_7, i1 %tmp_1005, i1 %tmp_1010" [./imgproc.h:64]   --->   Operation 6690 'select' 'qb_7_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6691 [1/1] (1.11ns)   --->   "%tmp_503_7_7 = icmp sgt i12 %F2_7_7, 23" [./imgproc.h:64]   --->   Operation 6691 'icmp' 'tmp_503_7_7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6692 [1/1] (1.26ns)   --->   "%tmp_504_7_7 = add i12 -24, %F2_7_7" [./imgproc.h:64]   --->   Operation 6692 'add' 'tmp_504_7_7' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6693 [1/1] (1.11ns)   --->   "%tmp_505_7_7 = icmp sgt i12 %tmp_504_7_7, 53" [./imgproc.h:64]   --->   Operation 6693 'icmp' 'tmp_505_7_7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6694 [1/1] (1.18ns)   --->   "%tmp_504_7_7_cast_op = sub i6 13, %tmp_1011" [./imgproc.h:64]   --->   Operation 6694 'sub' 'tmp_504_7_7_cast_op' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6695 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_7_7)   --->   "%tmp_1012 = select i1 %tmp_505_7_7, i6 0, i6 %tmp_504_7_7_cast_op" [./imgproc.h:64]   --->   Operation 6695 'select' 'tmp_1012' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6696 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_7_7)   --->   "%tmp_1013 = zext i6 %tmp_1012 to i54" [./imgproc.h:64]   --->   Operation 6696 'zext' 'tmp_1013' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6697 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_7_7)   --->   "%tmp_1014 = lshr i54 -1, %tmp_1013" [./imgproc.h:64]   --->   Operation 6697 'lshr' 'tmp_1014' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6698 [1/1] (0.00ns) (grouped into LUT with out node tmp_507_7_7)   --->   "%tmp_1015 = and i54 %man_V_7_7_7, %tmp_1014" [./imgproc.h:64]   --->   Operation 6698 'and' 'tmp_1015' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6699 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_507_7_7 = icmp ne i54 %tmp_1015, 0" [./imgproc.h:64]   --->   Operation 6699 'icmp' 'tmp_507_7_7' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6700 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_7_7)   --->   "%r_7_7 = and i1 %tmp_503_7_7, %tmp_507_7_7" [./imgproc.h:64]   --->   Operation 6700 'and' 'r_7_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6701 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_7_7 = or i1 %tmp_1005, %r_7_7" [./imgproc.h:64]   --->   Operation 6701 'or' 'p_r_i_i_i_7_7' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6702 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_7_7)   --->   "%qb_assign_1_7_7 = and i1 %p_r_i_i_i_7_7, %qb_7_7" [./imgproc.h:64]   --->   Operation 6702 'and' 'qb_assign_1_7_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6703 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_235_7_7)   --->   "%tmp_509_7_7 = zext i1 %qb_assign_1_7_7 to i32" [./imgproc.h:64]   --->   Operation 6703 'zext' 'tmp_509_7_7' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6704 [1/1] (1.57ns) (out node of the LUT)   --->   "%p_Val2_235_7_7 = add nsw i32 %tmp_509_7_7, %p_Val2_234_7_7" [./imgproc.h:64]   --->   Operation 6704 'add' 'p_Val2_235_7_7' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6705 [1/1] (0.00ns) (grouped into LUT with out node newSel13)   --->   "%sel_tmp546 = xor i1 %tmp_485_7_7, true" [./imgproc.h:64]   --->   Operation 6705 'xor' 'sel_tmp546' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6706 [1/1] (0.00ns) (grouped into LUT with out node newSel13)   --->   "%sel_tmp547 = and i1 %tmp_490_7_7, %sel_tmp546" [./imgproc.h:64]   --->   Operation 6706 'and' 'sel_tmp547' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6707 [1/1] (0.46ns)   --->   "%sel_tmp2134_demorgan = or i1 %tmp_485_7_7, %tmp_490_7_7" [./imgproc.h:64]   --->   Operation 6707 'or' 'sel_tmp2134_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6708 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp548 = xor i1 %sel_tmp2134_demorgan, true" [./imgproc.h:64]   --->   Operation 6708 'xor' 'sel_tmp548' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6709 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp549 = and i1 %tmp_487_7_7, %sel_tmp548" [./imgproc.h:64]   --->   Operation 6709 'and' 'sel_tmp549' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6710 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp551)   --->   "%sel_tmp2141_demorgan = or i1 %sel_tmp2134_demorgan, %tmp_487_7_7" [./imgproc.h:64]   --->   Operation 6710 'or' 'sel_tmp2141_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6711 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp551)   --->   "%sel_tmp550 = xor i1 %sel_tmp2141_demorgan, true" [./imgproc.h:64]   --->   Operation 6711 'xor' 'sel_tmp550' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6712 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp551 = and i1 %icmp63, %sel_tmp550" [./imgproc.h:64]   --->   Operation 6712 'and' 'sel_tmp551' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6713 [1/1] (0.00ns) (grouped into LUT with out node kernel_val_7_V_7_w)   --->   "%newSel = select i1 %sel_tmp551, i32 %tmp_498_7_7, i32 %p_Val2_235_7_7" [./imgproc.h:64]   --->   Operation 6713 'select' 'newSel' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6714 [1/1] (0.46ns) (out node of the LUT)   --->   "%or_cond = or i1 %sel_tmp551, %sel_tmp549" [./imgproc.h:28]   --->   Operation 6714 'or' 'or_cond' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6715 [1/1] (0.46ns) (out node of the LUT)   --->   "%newSel13 = select i1 %sel_tmp547, i32 %tmp_1007, i32 0" [./imgproc.h:64]   --->   Operation 6715 'select' 'newSel13' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6716 [1/1] (1.79ns) (out node of the LUT)   --->   "%kernel_val_7_V_7_w = select i1 %or_cond, i32 %newSel, i32 %newSel13" [./imgproc.h:28]   --->   Operation 6716 'select' 'kernel_val_7_V_7_w' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_932 : Operation 6717 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } undef, i32 %kernel_val_0_V_0_w, 0" [./imgproc.h:67]   --->   Operation 6717 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6718 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv, i32 %kernel_val_0_V_1_w, 1" [./imgproc.h:67]   --->   Operation 6718 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6719 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_1, i32 %kernel_val_0_V_2_w, 2" [./imgproc.h:67]   --->   Operation 6719 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6720 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_2, i32 %kernel_val_0_V_3_w, 3" [./imgproc.h:67]   --->   Operation 6720 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6721 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_3, i32 %kernel_val_0_V_4_w, 4" [./imgproc.h:67]   --->   Operation 6721 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6722 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_4, i32 %kernel_val_0_V_5_w, 5" [./imgproc.h:67]   --->   Operation 6722 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6723 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_5, i32 %kernel_val_0_V_6_w, 6" [./imgproc.h:67]   --->   Operation 6723 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6724 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_6, i32 %kernel_val_0_V_7_w, 7" [./imgproc.h:67]   --->   Operation 6724 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6725 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_7, i32 %kernel_val_0_V_6_w, 8" [./imgproc.h:67]   --->   Operation 6725 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6726 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_8, i32 %kernel_val_0_V_5_w, 9" [./imgproc.h:67]   --->   Operation 6726 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6727 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_9, i32 %kernel_val_0_V_4_w, 10" [./imgproc.h:67]   --->   Operation 6727 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6728 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_s, i32 %kernel_val_0_V_3_w, 11" [./imgproc.h:67]   --->   Operation 6728 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6729 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_10, i32 %kernel_val_0_V_2_w, 12" [./imgproc.h:67]   --->   Operation 6729 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6730 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_11, i32 %kernel_val_0_V_1_w, 13" [./imgproc.h:67]   --->   Operation 6730 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6731 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_12, i32 %kernel_val_0_V_0_w, 14" [./imgproc.h:67]   --->   Operation 6731 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6732 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_13, i32 %kernel_val_1_V_0_w, 15" [./imgproc.h:67]   --->   Operation 6732 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6733 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_14, i32 %kernel_val_1_V_1_w, 16" [./imgproc.h:67]   --->   Operation 6733 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6734 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_15, i32 %kernel_val_1_V_2_w, 17" [./imgproc.h:67]   --->   Operation 6734 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6735 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_16, i32 %kernel_val_1_V_3_w, 18" [./imgproc.h:67]   --->   Operation 6735 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6736 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_17, i32 %kernel_val_1_V_4_w, 19" [./imgproc.h:67]   --->   Operation 6736 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6737 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_18, i32 %kernel_val_1_V_5_w, 20" [./imgproc.h:67]   --->   Operation 6737 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6738 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_19, i32 %kernel_val_1_V_6_w, 21" [./imgproc.h:67]   --->   Operation 6738 'insertvalue' 'mrv_20' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6739 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_20, i32 %kernel_val_1_V_7_w, 22" [./imgproc.h:67]   --->   Operation 6739 'insertvalue' 'mrv_21' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6740 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_21, i32 %kernel_val_1_V_6_w, 23" [./imgproc.h:67]   --->   Operation 6740 'insertvalue' 'mrv_22' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6741 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_22, i32 %kernel_val_1_V_5_w, 24" [./imgproc.h:67]   --->   Operation 6741 'insertvalue' 'mrv_23' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6742 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_23, i32 %kernel_val_1_V_4_w, 25" [./imgproc.h:67]   --->   Operation 6742 'insertvalue' 'mrv_24' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6743 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_24, i32 %kernel_val_1_V_3_w, 26" [./imgproc.h:67]   --->   Operation 6743 'insertvalue' 'mrv_25' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6744 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_25, i32 %kernel_val_1_V_2_w, 27" [./imgproc.h:67]   --->   Operation 6744 'insertvalue' 'mrv_26' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6745 [1/1] (0.00ns)   --->   "%mrv_27 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_26, i32 %kernel_val_1_V_1_w, 28" [./imgproc.h:67]   --->   Operation 6745 'insertvalue' 'mrv_27' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6746 [1/1] (0.00ns)   --->   "%mrv_28 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_27, i32 %kernel_val_1_V_0_w, 29" [./imgproc.h:67]   --->   Operation 6746 'insertvalue' 'mrv_28' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6747 [1/1] (0.00ns)   --->   "%mrv_29 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_28, i32 %kernel_val_2_V_0_w, 30" [./imgproc.h:67]   --->   Operation 6747 'insertvalue' 'mrv_29' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6748 [1/1] (0.00ns)   --->   "%mrv_30 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_29, i32 %kernel_val_2_V_1_w, 31" [./imgproc.h:67]   --->   Operation 6748 'insertvalue' 'mrv_30' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6749 [1/1] (0.00ns)   --->   "%mrv_31 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_30, i32 %kernel_val_2_V_2_w, 32" [./imgproc.h:67]   --->   Operation 6749 'insertvalue' 'mrv_31' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6750 [1/1] (0.00ns)   --->   "%mrv_32 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_31, i32 %kernel_val_2_V_3_w, 33" [./imgproc.h:67]   --->   Operation 6750 'insertvalue' 'mrv_32' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6751 [1/1] (0.00ns)   --->   "%mrv_33 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_32, i32 %kernel_val_2_V_4_w, 34" [./imgproc.h:67]   --->   Operation 6751 'insertvalue' 'mrv_33' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6752 [1/1] (0.00ns)   --->   "%mrv_34 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_33, i32 %kernel_val_2_V_5_w, 35" [./imgproc.h:67]   --->   Operation 6752 'insertvalue' 'mrv_34' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6753 [1/1] (0.00ns)   --->   "%mrv_35 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_34, i32 %kernel_val_2_V_6_w, 36" [./imgproc.h:67]   --->   Operation 6753 'insertvalue' 'mrv_35' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6754 [1/1] (0.00ns)   --->   "%mrv_36 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_35, i32 %kernel_val_2_V_7_w, 37" [./imgproc.h:67]   --->   Operation 6754 'insertvalue' 'mrv_36' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6755 [1/1] (0.00ns)   --->   "%mrv_37 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_36, i32 %kernel_val_2_V_6_w, 38" [./imgproc.h:67]   --->   Operation 6755 'insertvalue' 'mrv_37' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6756 [1/1] (0.00ns)   --->   "%mrv_38 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_37, i32 %kernel_val_2_V_5_w, 39" [./imgproc.h:67]   --->   Operation 6756 'insertvalue' 'mrv_38' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6757 [1/1] (0.00ns)   --->   "%mrv_39 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_38, i32 %kernel_val_2_V_4_w, 40" [./imgproc.h:67]   --->   Operation 6757 'insertvalue' 'mrv_39' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6758 [1/1] (0.00ns)   --->   "%mrv_40 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_39, i32 %kernel_val_2_V_3_w, 41" [./imgproc.h:67]   --->   Operation 6758 'insertvalue' 'mrv_40' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6759 [1/1] (0.00ns)   --->   "%mrv_41 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_40, i32 %kernel_val_2_V_2_w, 42" [./imgproc.h:67]   --->   Operation 6759 'insertvalue' 'mrv_41' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6760 [1/1] (0.00ns)   --->   "%mrv_42 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_41, i32 %kernel_val_2_V_1_w, 43" [./imgproc.h:67]   --->   Operation 6760 'insertvalue' 'mrv_42' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6761 [1/1] (0.00ns)   --->   "%mrv_43 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_42, i32 %kernel_val_2_V_0_w, 44" [./imgproc.h:67]   --->   Operation 6761 'insertvalue' 'mrv_43' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6762 [1/1] (0.00ns)   --->   "%mrv_44 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_43, i32 %kernel_val_3_V_0_w, 45" [./imgproc.h:67]   --->   Operation 6762 'insertvalue' 'mrv_44' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6763 [1/1] (0.00ns)   --->   "%mrv_45 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_44, i32 %kernel_val_3_V_1_w, 46" [./imgproc.h:67]   --->   Operation 6763 'insertvalue' 'mrv_45' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6764 [1/1] (0.00ns)   --->   "%mrv_46 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_45, i32 %kernel_val_3_V_2_w, 47" [./imgproc.h:67]   --->   Operation 6764 'insertvalue' 'mrv_46' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6765 [1/1] (0.00ns)   --->   "%mrv_47 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_46, i32 %kernel_val_3_V_3_w, 48" [./imgproc.h:67]   --->   Operation 6765 'insertvalue' 'mrv_47' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6766 [1/1] (0.00ns)   --->   "%mrv_48 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_47, i32 %kernel_val_3_V_4_w, 49" [./imgproc.h:67]   --->   Operation 6766 'insertvalue' 'mrv_48' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6767 [1/1] (0.00ns)   --->   "%mrv_49 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_48, i32 %kernel_val_3_V_5_w, 50" [./imgproc.h:67]   --->   Operation 6767 'insertvalue' 'mrv_49' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6768 [1/1] (0.00ns)   --->   "%mrv_50 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_49, i32 %kernel_val_3_V_6_w, 51" [./imgproc.h:67]   --->   Operation 6768 'insertvalue' 'mrv_50' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6769 [1/1] (0.00ns)   --->   "%mrv_51 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_50, i32 %kernel_val_3_V_7_w, 52" [./imgproc.h:67]   --->   Operation 6769 'insertvalue' 'mrv_51' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6770 [1/1] (0.00ns)   --->   "%mrv_52 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_51, i32 %kernel_val_3_V_6_w, 53" [./imgproc.h:67]   --->   Operation 6770 'insertvalue' 'mrv_52' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6771 [1/1] (0.00ns)   --->   "%mrv_53 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_52, i32 %kernel_val_3_V_5_w, 54" [./imgproc.h:67]   --->   Operation 6771 'insertvalue' 'mrv_53' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6772 [1/1] (0.00ns)   --->   "%mrv_54 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_53, i32 %kernel_val_3_V_4_w, 55" [./imgproc.h:67]   --->   Operation 6772 'insertvalue' 'mrv_54' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6773 [1/1] (0.00ns)   --->   "%mrv_55 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_54, i32 %kernel_val_3_V_3_w, 56" [./imgproc.h:67]   --->   Operation 6773 'insertvalue' 'mrv_55' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6774 [1/1] (0.00ns)   --->   "%mrv_56 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_55, i32 %kernel_val_3_V_2_w, 57" [./imgproc.h:67]   --->   Operation 6774 'insertvalue' 'mrv_56' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6775 [1/1] (0.00ns)   --->   "%mrv_57 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_56, i32 %kernel_val_3_V_1_w, 58" [./imgproc.h:67]   --->   Operation 6775 'insertvalue' 'mrv_57' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6776 [1/1] (0.00ns)   --->   "%mrv_58 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_57, i32 %kernel_val_3_V_0_w, 59" [./imgproc.h:67]   --->   Operation 6776 'insertvalue' 'mrv_58' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6777 [1/1] (0.00ns)   --->   "%mrv_59 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_58, i32 %kernel_val_4_V_0_w, 60" [./imgproc.h:67]   --->   Operation 6777 'insertvalue' 'mrv_59' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6778 [1/1] (0.00ns)   --->   "%mrv_60 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_59, i32 %kernel_val_4_V_1_w, 61" [./imgproc.h:67]   --->   Operation 6778 'insertvalue' 'mrv_60' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6779 [1/1] (0.00ns)   --->   "%mrv_61 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_60, i32 %kernel_val_4_V_2_w, 62" [./imgproc.h:67]   --->   Operation 6779 'insertvalue' 'mrv_61' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6780 [1/1] (0.00ns)   --->   "%mrv_62 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_61, i32 %kernel_val_4_V_3_w, 63" [./imgproc.h:67]   --->   Operation 6780 'insertvalue' 'mrv_62' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6781 [1/1] (0.00ns)   --->   "%mrv_63 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_62, i32 %kernel_val_4_V_4_w, 64" [./imgproc.h:67]   --->   Operation 6781 'insertvalue' 'mrv_63' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6782 [1/1] (0.00ns)   --->   "%mrv_64 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_63, i32 %kernel_val_4_V_5_w, 65" [./imgproc.h:67]   --->   Operation 6782 'insertvalue' 'mrv_64' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6783 [1/1] (0.00ns)   --->   "%mrv_65 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_64, i32 %kernel_val_4_V_6_w, 66" [./imgproc.h:67]   --->   Operation 6783 'insertvalue' 'mrv_65' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6784 [1/1] (0.00ns)   --->   "%mrv_66 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_65, i32 %kernel_val_4_V_7_w, 67" [./imgproc.h:67]   --->   Operation 6784 'insertvalue' 'mrv_66' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6785 [1/1] (0.00ns)   --->   "%mrv_67 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_66, i32 %kernel_val_4_V_6_w, 68" [./imgproc.h:67]   --->   Operation 6785 'insertvalue' 'mrv_67' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6786 [1/1] (0.00ns)   --->   "%mrv_68 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_67, i32 %kernel_val_4_V_5_w, 69" [./imgproc.h:67]   --->   Operation 6786 'insertvalue' 'mrv_68' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6787 [1/1] (0.00ns)   --->   "%mrv_69 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_68, i32 %kernel_val_4_V_4_w, 70" [./imgproc.h:67]   --->   Operation 6787 'insertvalue' 'mrv_69' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6788 [1/1] (0.00ns)   --->   "%mrv_70 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_69, i32 %kernel_val_4_V_3_w, 71" [./imgproc.h:67]   --->   Operation 6788 'insertvalue' 'mrv_70' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6789 [1/1] (0.00ns)   --->   "%mrv_71 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_70, i32 %kernel_val_4_V_2_w, 72" [./imgproc.h:67]   --->   Operation 6789 'insertvalue' 'mrv_71' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6790 [1/1] (0.00ns)   --->   "%mrv_72 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_71, i32 %kernel_val_4_V_1_w, 73" [./imgproc.h:67]   --->   Operation 6790 'insertvalue' 'mrv_72' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6791 [1/1] (0.00ns)   --->   "%mrv_73 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_72, i32 %kernel_val_4_V_0_w, 74" [./imgproc.h:67]   --->   Operation 6791 'insertvalue' 'mrv_73' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6792 [1/1] (0.00ns)   --->   "%mrv_74 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_73, i32 %kernel_val_5_V_0_w, 75" [./imgproc.h:67]   --->   Operation 6792 'insertvalue' 'mrv_74' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6793 [1/1] (0.00ns)   --->   "%mrv_75 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_74, i32 %kernel_val_5_V_1_w, 76" [./imgproc.h:67]   --->   Operation 6793 'insertvalue' 'mrv_75' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6794 [1/1] (0.00ns)   --->   "%mrv_76 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_75, i32 %kernel_val_5_V_2_w, 77" [./imgproc.h:67]   --->   Operation 6794 'insertvalue' 'mrv_76' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6795 [1/1] (0.00ns)   --->   "%mrv_77 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_76, i32 %kernel_val_5_V_3_w, 78" [./imgproc.h:67]   --->   Operation 6795 'insertvalue' 'mrv_77' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6796 [1/1] (0.00ns)   --->   "%mrv_78 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_77, i32 %kernel_val_5_V_4_w, 79" [./imgproc.h:67]   --->   Operation 6796 'insertvalue' 'mrv_78' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6797 [1/1] (0.00ns)   --->   "%mrv_79 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_78, i32 %kernel_val_5_V_5_w, 80" [./imgproc.h:67]   --->   Operation 6797 'insertvalue' 'mrv_79' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6798 [1/1] (0.00ns)   --->   "%mrv_80 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_79, i32 %kernel_val_5_V_6_w, 81" [./imgproc.h:67]   --->   Operation 6798 'insertvalue' 'mrv_80' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6799 [1/1] (0.00ns)   --->   "%mrv_81 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_80, i32 %kernel_val_5_V_7_w, 82" [./imgproc.h:67]   --->   Operation 6799 'insertvalue' 'mrv_81' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6800 [1/1] (0.00ns)   --->   "%mrv_82 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_81, i32 %kernel_val_5_V_6_w, 83" [./imgproc.h:67]   --->   Operation 6800 'insertvalue' 'mrv_82' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6801 [1/1] (0.00ns)   --->   "%mrv_83 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_82, i32 %kernel_val_5_V_5_w, 84" [./imgproc.h:67]   --->   Operation 6801 'insertvalue' 'mrv_83' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6802 [1/1] (0.00ns)   --->   "%mrv_84 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_83, i32 %kernel_val_5_V_4_w, 85" [./imgproc.h:67]   --->   Operation 6802 'insertvalue' 'mrv_84' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6803 [1/1] (0.00ns)   --->   "%mrv_85 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_84, i32 %kernel_val_5_V_3_w, 86" [./imgproc.h:67]   --->   Operation 6803 'insertvalue' 'mrv_85' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6804 [1/1] (0.00ns)   --->   "%mrv_86 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_85, i32 %kernel_val_5_V_2_w, 87" [./imgproc.h:67]   --->   Operation 6804 'insertvalue' 'mrv_86' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6805 [1/1] (0.00ns)   --->   "%mrv_87 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_86, i32 %kernel_val_5_V_1_w, 88" [./imgproc.h:67]   --->   Operation 6805 'insertvalue' 'mrv_87' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6806 [1/1] (0.00ns)   --->   "%mrv_88 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_87, i32 %kernel_val_5_V_0_w, 89" [./imgproc.h:67]   --->   Operation 6806 'insertvalue' 'mrv_88' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6807 [1/1] (0.00ns)   --->   "%mrv_89 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_88, i32 %kernel_val_6_V_0_w, 90" [./imgproc.h:67]   --->   Operation 6807 'insertvalue' 'mrv_89' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6808 [1/1] (0.00ns)   --->   "%mrv_90 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_89, i32 %kernel_val_6_V_1_w, 91" [./imgproc.h:67]   --->   Operation 6808 'insertvalue' 'mrv_90' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6809 [1/1] (0.00ns)   --->   "%mrv_91 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_90, i32 %kernel_val_6_V_2_w, 92" [./imgproc.h:67]   --->   Operation 6809 'insertvalue' 'mrv_91' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6810 [1/1] (0.00ns)   --->   "%mrv_92 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_91, i32 %kernel_val_6_V_3_w, 93" [./imgproc.h:67]   --->   Operation 6810 'insertvalue' 'mrv_92' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6811 [1/1] (0.00ns)   --->   "%mrv_93 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_92, i32 %kernel_val_6_V_4_w, 94" [./imgproc.h:67]   --->   Operation 6811 'insertvalue' 'mrv_93' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6812 [1/1] (0.00ns)   --->   "%mrv_94 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_93, i32 %kernel_val_6_V_5_w, 95" [./imgproc.h:67]   --->   Operation 6812 'insertvalue' 'mrv_94' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6813 [1/1] (0.00ns)   --->   "%mrv_95 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_94, i32 %kernel_val_6_V_6_w, 96" [./imgproc.h:67]   --->   Operation 6813 'insertvalue' 'mrv_95' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6814 [1/1] (0.00ns)   --->   "%mrv_96 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_95, i32 %kernel_val_6_V_7_w, 97" [./imgproc.h:67]   --->   Operation 6814 'insertvalue' 'mrv_96' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6815 [1/1] (0.00ns)   --->   "%mrv_97 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_96, i32 %kernel_val_6_V_6_w, 98" [./imgproc.h:67]   --->   Operation 6815 'insertvalue' 'mrv_97' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6816 [1/1] (0.00ns)   --->   "%mrv_98 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_97, i32 %kernel_val_6_V_5_w, 99" [./imgproc.h:67]   --->   Operation 6816 'insertvalue' 'mrv_98' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6817 [1/1] (0.00ns)   --->   "%mrv_99 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_98, i32 %kernel_val_6_V_4_w, 100" [./imgproc.h:67]   --->   Operation 6817 'insertvalue' 'mrv_99' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6818 [1/1] (0.00ns)   --->   "%mrv_100 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_99, i32 %kernel_val_6_V_3_w, 101" [./imgproc.h:67]   --->   Operation 6818 'insertvalue' 'mrv_100' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6819 [1/1] (0.00ns)   --->   "%mrv_101 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_100, i32 %kernel_val_6_V_2_w, 102" [./imgproc.h:67]   --->   Operation 6819 'insertvalue' 'mrv_101' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6820 [1/1] (0.00ns)   --->   "%mrv_102 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_101, i32 %kernel_val_6_V_1_w, 103" [./imgproc.h:67]   --->   Operation 6820 'insertvalue' 'mrv_102' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6821 [1/1] (0.00ns)   --->   "%mrv_103 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_102, i32 %kernel_val_6_V_0_w, 104" [./imgproc.h:67]   --->   Operation 6821 'insertvalue' 'mrv_103' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6822 [1/1] (0.00ns)   --->   "%mrv_104 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_103, i32 %kernel_val_7_V_0_w, 105" [./imgproc.h:67]   --->   Operation 6822 'insertvalue' 'mrv_104' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6823 [1/1] (0.00ns)   --->   "%mrv_105 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_104, i32 %kernel_val_7_V_1_w, 106" [./imgproc.h:67]   --->   Operation 6823 'insertvalue' 'mrv_105' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6824 [1/1] (0.00ns)   --->   "%mrv_106 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_105, i32 %kernel_val_7_V_2_w, 107" [./imgproc.h:67]   --->   Operation 6824 'insertvalue' 'mrv_106' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6825 [1/1] (0.00ns)   --->   "%mrv_107 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_106, i32 %kernel_val_7_V_3_w, 108" [./imgproc.h:67]   --->   Operation 6825 'insertvalue' 'mrv_107' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6826 [1/1] (0.00ns)   --->   "%mrv_108 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_107, i32 %kernel_val_7_V_4_w, 109" [./imgproc.h:67]   --->   Operation 6826 'insertvalue' 'mrv_108' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6827 [1/1] (0.00ns)   --->   "%mrv_109 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_108, i32 %kernel_val_7_V_5_w, 110" [./imgproc.h:67]   --->   Operation 6827 'insertvalue' 'mrv_109' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6828 [1/1] (0.00ns)   --->   "%mrv_110 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_109, i32 %kernel_val_7_V_6_w, 111" [./imgproc.h:67]   --->   Operation 6828 'insertvalue' 'mrv_110' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6829 [1/1] (0.00ns)   --->   "%mrv_111 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_110, i32 %kernel_val_7_V_7_w, 112" [./imgproc.h:67]   --->   Operation 6829 'insertvalue' 'mrv_111' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6830 [1/1] (0.00ns)   --->   "%mrv_112 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_111, i32 %kernel_val_7_V_6_w, 113" [./imgproc.h:67]   --->   Operation 6830 'insertvalue' 'mrv_112' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6831 [1/1] (0.00ns)   --->   "%mrv_113 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_112, i32 %kernel_val_7_V_5_w, 114" [./imgproc.h:67]   --->   Operation 6831 'insertvalue' 'mrv_113' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6832 [1/1] (0.00ns)   --->   "%mrv_114 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_113, i32 %kernel_val_7_V_4_w, 115" [./imgproc.h:67]   --->   Operation 6832 'insertvalue' 'mrv_114' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6833 [1/1] (0.00ns)   --->   "%mrv_115 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_114, i32 %kernel_val_7_V_3_w, 116" [./imgproc.h:67]   --->   Operation 6833 'insertvalue' 'mrv_115' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6834 [1/1] (0.00ns)   --->   "%mrv_116 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_115, i32 %kernel_val_7_V_2_w, 117" [./imgproc.h:67]   --->   Operation 6834 'insertvalue' 'mrv_116' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6835 [1/1] (0.00ns)   --->   "%mrv_117 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_116, i32 %kernel_val_7_V_1_w, 118" [./imgproc.h:67]   --->   Operation 6835 'insertvalue' 'mrv_117' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6836 [1/1] (0.00ns)   --->   "%mrv_118 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_117, i32 %kernel_val_7_V_0_w, 119" [./imgproc.h:67]   --->   Operation 6836 'insertvalue' 'mrv_118' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6837 [1/1] (0.00ns)   --->   "%mrv_119 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_118, i32 %kernel_val_6_V_0_w, 120" [./imgproc.h:67]   --->   Operation 6837 'insertvalue' 'mrv_119' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6838 [1/1] (0.00ns)   --->   "%mrv_120 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_119, i32 %kernel_val_6_V_1_w, 121" [./imgproc.h:67]   --->   Operation 6838 'insertvalue' 'mrv_120' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6839 [1/1] (0.00ns)   --->   "%mrv_121 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_120, i32 %kernel_val_6_V_2_w, 122" [./imgproc.h:67]   --->   Operation 6839 'insertvalue' 'mrv_121' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6840 [1/1] (0.00ns)   --->   "%mrv_122 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_121, i32 %kernel_val_6_V_3_w, 123" [./imgproc.h:67]   --->   Operation 6840 'insertvalue' 'mrv_122' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6841 [1/1] (0.00ns)   --->   "%mrv_123 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_122, i32 %kernel_val_6_V_4_w, 124" [./imgproc.h:67]   --->   Operation 6841 'insertvalue' 'mrv_123' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6842 [1/1] (0.00ns)   --->   "%mrv_124 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_123, i32 %kernel_val_6_V_5_w, 125" [./imgproc.h:67]   --->   Operation 6842 'insertvalue' 'mrv_124' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6843 [1/1] (0.00ns)   --->   "%mrv_125 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_124, i32 %kernel_val_6_V_6_w, 126" [./imgproc.h:67]   --->   Operation 6843 'insertvalue' 'mrv_125' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6844 [1/1] (0.00ns)   --->   "%mrv_126 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_125, i32 %kernel_val_6_V_7_w, 127" [./imgproc.h:67]   --->   Operation 6844 'insertvalue' 'mrv_126' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6845 [1/1] (0.00ns)   --->   "%mrv_127 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_126, i32 %kernel_val_6_V_6_w, 128" [./imgproc.h:67]   --->   Operation 6845 'insertvalue' 'mrv_127' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6846 [1/1] (0.00ns)   --->   "%mrv_128 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_127, i32 %kernel_val_6_V_5_w, 129" [./imgproc.h:67]   --->   Operation 6846 'insertvalue' 'mrv_128' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6847 [1/1] (0.00ns)   --->   "%mrv_129 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_128, i32 %kernel_val_6_V_4_w, 130" [./imgproc.h:67]   --->   Operation 6847 'insertvalue' 'mrv_129' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6848 [1/1] (0.00ns)   --->   "%mrv_130 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_129, i32 %kernel_val_6_V_3_w, 131" [./imgproc.h:67]   --->   Operation 6848 'insertvalue' 'mrv_130' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6849 [1/1] (0.00ns)   --->   "%mrv_131 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_130, i32 %kernel_val_6_V_2_w, 132" [./imgproc.h:67]   --->   Operation 6849 'insertvalue' 'mrv_131' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6850 [1/1] (0.00ns)   --->   "%mrv_132 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_131, i32 %kernel_val_6_V_1_w, 133" [./imgproc.h:67]   --->   Operation 6850 'insertvalue' 'mrv_132' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6851 [1/1] (0.00ns)   --->   "%mrv_133 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_132, i32 %kernel_val_6_V_0_w, 134" [./imgproc.h:67]   --->   Operation 6851 'insertvalue' 'mrv_133' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6852 [1/1] (0.00ns)   --->   "%mrv_134 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_133, i32 %kernel_val_5_V_0_w, 135" [./imgproc.h:67]   --->   Operation 6852 'insertvalue' 'mrv_134' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6853 [1/1] (0.00ns)   --->   "%mrv_135 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_134, i32 %kernel_val_5_V_1_w, 136" [./imgproc.h:67]   --->   Operation 6853 'insertvalue' 'mrv_135' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6854 [1/1] (0.00ns)   --->   "%mrv_136 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_135, i32 %kernel_val_5_V_2_w, 137" [./imgproc.h:67]   --->   Operation 6854 'insertvalue' 'mrv_136' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6855 [1/1] (0.00ns)   --->   "%mrv_137 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_136, i32 %kernel_val_5_V_3_w, 138" [./imgproc.h:67]   --->   Operation 6855 'insertvalue' 'mrv_137' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6856 [1/1] (0.00ns)   --->   "%mrv_138 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_137, i32 %kernel_val_5_V_4_w, 139" [./imgproc.h:67]   --->   Operation 6856 'insertvalue' 'mrv_138' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6857 [1/1] (0.00ns)   --->   "%mrv_139 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_138, i32 %kernel_val_5_V_5_w, 140" [./imgproc.h:67]   --->   Operation 6857 'insertvalue' 'mrv_139' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6858 [1/1] (0.00ns)   --->   "%mrv_140 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_139, i32 %kernel_val_5_V_6_w, 141" [./imgproc.h:67]   --->   Operation 6858 'insertvalue' 'mrv_140' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6859 [1/1] (0.00ns)   --->   "%mrv_141 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_140, i32 %kernel_val_5_V_7_w, 142" [./imgproc.h:67]   --->   Operation 6859 'insertvalue' 'mrv_141' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6860 [1/1] (0.00ns)   --->   "%mrv_142 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_141, i32 %kernel_val_5_V_6_w, 143" [./imgproc.h:67]   --->   Operation 6860 'insertvalue' 'mrv_142' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6861 [1/1] (0.00ns)   --->   "%mrv_143 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_142, i32 %kernel_val_5_V_5_w, 144" [./imgproc.h:67]   --->   Operation 6861 'insertvalue' 'mrv_143' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6862 [1/1] (0.00ns)   --->   "%mrv_144 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_143, i32 %kernel_val_5_V_4_w, 145" [./imgproc.h:67]   --->   Operation 6862 'insertvalue' 'mrv_144' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6863 [1/1] (0.00ns)   --->   "%mrv_145 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_144, i32 %kernel_val_5_V_3_w, 146" [./imgproc.h:67]   --->   Operation 6863 'insertvalue' 'mrv_145' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6864 [1/1] (0.00ns)   --->   "%mrv_146 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_145, i32 %kernel_val_5_V_2_w, 147" [./imgproc.h:67]   --->   Operation 6864 'insertvalue' 'mrv_146' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6865 [1/1] (0.00ns)   --->   "%mrv_147 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_146, i32 %kernel_val_5_V_1_w, 148" [./imgproc.h:67]   --->   Operation 6865 'insertvalue' 'mrv_147' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6866 [1/1] (0.00ns)   --->   "%mrv_148 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_147, i32 %kernel_val_5_V_0_w, 149" [./imgproc.h:67]   --->   Operation 6866 'insertvalue' 'mrv_148' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6867 [1/1] (0.00ns)   --->   "%mrv_149 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_148, i32 %kernel_val_4_V_0_w, 150" [./imgproc.h:67]   --->   Operation 6867 'insertvalue' 'mrv_149' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6868 [1/1] (0.00ns)   --->   "%mrv_150 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_149, i32 %kernel_val_4_V_1_w, 151" [./imgproc.h:67]   --->   Operation 6868 'insertvalue' 'mrv_150' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6869 [1/1] (0.00ns)   --->   "%mrv_151 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_150, i32 %kernel_val_4_V_2_w, 152" [./imgproc.h:67]   --->   Operation 6869 'insertvalue' 'mrv_151' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6870 [1/1] (0.00ns)   --->   "%mrv_152 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_151, i32 %kernel_val_4_V_3_w, 153" [./imgproc.h:67]   --->   Operation 6870 'insertvalue' 'mrv_152' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6871 [1/1] (0.00ns)   --->   "%mrv_153 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_152, i32 %kernel_val_4_V_4_w, 154" [./imgproc.h:67]   --->   Operation 6871 'insertvalue' 'mrv_153' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6872 [1/1] (0.00ns)   --->   "%mrv_154 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_153, i32 %kernel_val_4_V_5_w, 155" [./imgproc.h:67]   --->   Operation 6872 'insertvalue' 'mrv_154' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6873 [1/1] (0.00ns)   --->   "%mrv_155 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_154, i32 %kernel_val_4_V_6_w, 156" [./imgproc.h:67]   --->   Operation 6873 'insertvalue' 'mrv_155' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6874 [1/1] (0.00ns)   --->   "%mrv_156 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_155, i32 %kernel_val_4_V_7_w, 157" [./imgproc.h:67]   --->   Operation 6874 'insertvalue' 'mrv_156' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6875 [1/1] (0.00ns)   --->   "%mrv_157 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_156, i32 %kernel_val_4_V_6_w, 158" [./imgproc.h:67]   --->   Operation 6875 'insertvalue' 'mrv_157' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6876 [1/1] (0.00ns)   --->   "%mrv_158 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_157, i32 %kernel_val_4_V_5_w, 159" [./imgproc.h:67]   --->   Operation 6876 'insertvalue' 'mrv_158' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6877 [1/1] (0.00ns)   --->   "%mrv_159 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_158, i32 %kernel_val_4_V_4_w, 160" [./imgproc.h:67]   --->   Operation 6877 'insertvalue' 'mrv_159' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6878 [1/1] (0.00ns)   --->   "%mrv_160 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_159, i32 %kernel_val_4_V_3_w, 161" [./imgproc.h:67]   --->   Operation 6878 'insertvalue' 'mrv_160' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6879 [1/1] (0.00ns)   --->   "%mrv_161 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_160, i32 %kernel_val_4_V_2_w, 162" [./imgproc.h:67]   --->   Operation 6879 'insertvalue' 'mrv_161' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6880 [1/1] (0.00ns)   --->   "%mrv_162 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_161, i32 %kernel_val_4_V_1_w, 163" [./imgproc.h:67]   --->   Operation 6880 'insertvalue' 'mrv_162' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6881 [1/1] (0.00ns)   --->   "%mrv_163 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_162, i32 %kernel_val_4_V_0_w, 164" [./imgproc.h:67]   --->   Operation 6881 'insertvalue' 'mrv_163' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6882 [1/1] (0.00ns)   --->   "%mrv_164 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_163, i32 %kernel_val_3_V_0_w, 165" [./imgproc.h:67]   --->   Operation 6882 'insertvalue' 'mrv_164' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6883 [1/1] (0.00ns)   --->   "%mrv_165 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_164, i32 %kernel_val_3_V_1_w, 166" [./imgproc.h:67]   --->   Operation 6883 'insertvalue' 'mrv_165' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6884 [1/1] (0.00ns)   --->   "%mrv_166 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_165, i32 %kernel_val_3_V_2_w, 167" [./imgproc.h:67]   --->   Operation 6884 'insertvalue' 'mrv_166' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6885 [1/1] (0.00ns)   --->   "%mrv_167 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_166, i32 %kernel_val_3_V_3_w, 168" [./imgproc.h:67]   --->   Operation 6885 'insertvalue' 'mrv_167' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6886 [1/1] (0.00ns)   --->   "%mrv_168 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_167, i32 %kernel_val_3_V_4_w, 169" [./imgproc.h:67]   --->   Operation 6886 'insertvalue' 'mrv_168' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6887 [1/1] (0.00ns)   --->   "%mrv_169 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_168, i32 %kernel_val_3_V_5_w, 170" [./imgproc.h:67]   --->   Operation 6887 'insertvalue' 'mrv_169' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6888 [1/1] (0.00ns)   --->   "%mrv_170 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_169, i32 %kernel_val_3_V_6_w, 171" [./imgproc.h:67]   --->   Operation 6888 'insertvalue' 'mrv_170' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6889 [1/1] (0.00ns)   --->   "%mrv_171 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_170, i32 %kernel_val_3_V_7_w, 172" [./imgproc.h:67]   --->   Operation 6889 'insertvalue' 'mrv_171' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6890 [1/1] (0.00ns)   --->   "%mrv_172 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_171, i32 %kernel_val_3_V_6_w, 173" [./imgproc.h:67]   --->   Operation 6890 'insertvalue' 'mrv_172' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6891 [1/1] (0.00ns)   --->   "%mrv_173 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_172, i32 %kernel_val_3_V_5_w, 174" [./imgproc.h:67]   --->   Operation 6891 'insertvalue' 'mrv_173' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6892 [1/1] (0.00ns)   --->   "%mrv_174 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_173, i32 %kernel_val_3_V_4_w, 175" [./imgproc.h:67]   --->   Operation 6892 'insertvalue' 'mrv_174' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6893 [1/1] (0.00ns)   --->   "%mrv_175 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_174, i32 %kernel_val_3_V_3_w, 176" [./imgproc.h:67]   --->   Operation 6893 'insertvalue' 'mrv_175' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6894 [1/1] (0.00ns)   --->   "%mrv_176 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_175, i32 %kernel_val_3_V_2_w, 177" [./imgproc.h:67]   --->   Operation 6894 'insertvalue' 'mrv_176' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6895 [1/1] (0.00ns)   --->   "%mrv_177 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_176, i32 %kernel_val_3_V_1_w, 178" [./imgproc.h:67]   --->   Operation 6895 'insertvalue' 'mrv_177' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6896 [1/1] (0.00ns)   --->   "%mrv_178 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_177, i32 %kernel_val_3_V_0_w, 179" [./imgproc.h:67]   --->   Operation 6896 'insertvalue' 'mrv_178' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6897 [1/1] (0.00ns)   --->   "%mrv_179 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_178, i32 %kernel_val_2_V_0_w, 180" [./imgproc.h:67]   --->   Operation 6897 'insertvalue' 'mrv_179' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6898 [1/1] (0.00ns)   --->   "%mrv_180 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_179, i32 %kernel_val_2_V_1_w, 181" [./imgproc.h:67]   --->   Operation 6898 'insertvalue' 'mrv_180' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6899 [1/1] (0.00ns)   --->   "%mrv_181 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_180, i32 %kernel_val_2_V_2_w, 182" [./imgproc.h:67]   --->   Operation 6899 'insertvalue' 'mrv_181' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6900 [1/1] (0.00ns)   --->   "%mrv_182 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_181, i32 %kernel_val_2_V_3_w, 183" [./imgproc.h:67]   --->   Operation 6900 'insertvalue' 'mrv_182' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6901 [1/1] (0.00ns)   --->   "%mrv_183 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_182, i32 %kernel_val_2_V_4_w, 184" [./imgproc.h:67]   --->   Operation 6901 'insertvalue' 'mrv_183' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6902 [1/1] (0.00ns)   --->   "%mrv_184 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_183, i32 %kernel_val_2_V_5_w, 185" [./imgproc.h:67]   --->   Operation 6902 'insertvalue' 'mrv_184' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6903 [1/1] (0.00ns)   --->   "%mrv_185 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_184, i32 %kernel_val_2_V_6_w, 186" [./imgproc.h:67]   --->   Operation 6903 'insertvalue' 'mrv_185' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6904 [1/1] (0.00ns)   --->   "%mrv_186 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_185, i32 %kernel_val_2_V_7_w, 187" [./imgproc.h:67]   --->   Operation 6904 'insertvalue' 'mrv_186' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6905 [1/1] (0.00ns)   --->   "%mrv_187 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_186, i32 %kernel_val_2_V_6_w, 188" [./imgproc.h:67]   --->   Operation 6905 'insertvalue' 'mrv_187' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6906 [1/1] (0.00ns)   --->   "%mrv_188 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_187, i32 %kernel_val_2_V_5_w, 189" [./imgproc.h:67]   --->   Operation 6906 'insertvalue' 'mrv_188' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6907 [1/1] (0.00ns)   --->   "%mrv_189 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_188, i32 %kernel_val_2_V_4_w, 190" [./imgproc.h:67]   --->   Operation 6907 'insertvalue' 'mrv_189' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6908 [1/1] (0.00ns)   --->   "%mrv_190 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_189, i32 %kernel_val_2_V_3_w, 191" [./imgproc.h:67]   --->   Operation 6908 'insertvalue' 'mrv_190' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6909 [1/1] (0.00ns)   --->   "%mrv_191 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_190, i32 %kernel_val_2_V_2_w, 192" [./imgproc.h:67]   --->   Operation 6909 'insertvalue' 'mrv_191' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6910 [1/1] (0.00ns)   --->   "%mrv_192 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_191, i32 %kernel_val_2_V_1_w, 193" [./imgproc.h:67]   --->   Operation 6910 'insertvalue' 'mrv_192' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6911 [1/1] (0.00ns)   --->   "%mrv_193 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_192, i32 %kernel_val_2_V_0_w, 194" [./imgproc.h:67]   --->   Operation 6911 'insertvalue' 'mrv_193' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6912 [1/1] (0.00ns)   --->   "%mrv_194 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_193, i32 %kernel_val_1_V_0_w, 195" [./imgproc.h:67]   --->   Operation 6912 'insertvalue' 'mrv_194' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6913 [1/1] (0.00ns)   --->   "%mrv_195 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_194, i32 %kernel_val_1_V_1_w, 196" [./imgproc.h:67]   --->   Operation 6913 'insertvalue' 'mrv_195' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6914 [1/1] (0.00ns)   --->   "%mrv_196 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_195, i32 %kernel_val_1_V_2_w, 197" [./imgproc.h:67]   --->   Operation 6914 'insertvalue' 'mrv_196' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6915 [1/1] (0.00ns)   --->   "%mrv_197 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_196, i32 %kernel_val_1_V_3_w, 198" [./imgproc.h:67]   --->   Operation 6915 'insertvalue' 'mrv_197' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6916 [1/1] (0.00ns)   --->   "%mrv_198 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_197, i32 %kernel_val_1_V_4_w, 199" [./imgproc.h:67]   --->   Operation 6916 'insertvalue' 'mrv_198' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6917 [1/1] (0.00ns)   --->   "%mrv_199 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_198, i32 %kernel_val_1_V_5_w, 200" [./imgproc.h:67]   --->   Operation 6917 'insertvalue' 'mrv_199' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6918 [1/1] (0.00ns)   --->   "%mrv_200 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_199, i32 %kernel_val_1_V_6_w, 201" [./imgproc.h:67]   --->   Operation 6918 'insertvalue' 'mrv_200' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6919 [1/1] (0.00ns)   --->   "%mrv_201 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_200, i32 %kernel_val_1_V_7_w, 202" [./imgproc.h:67]   --->   Operation 6919 'insertvalue' 'mrv_201' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6920 [1/1] (0.00ns)   --->   "%mrv_202 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_201, i32 %kernel_val_1_V_6_w, 203" [./imgproc.h:67]   --->   Operation 6920 'insertvalue' 'mrv_202' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6921 [1/1] (0.00ns)   --->   "%mrv_203 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_202, i32 %kernel_val_1_V_5_w, 204" [./imgproc.h:67]   --->   Operation 6921 'insertvalue' 'mrv_203' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6922 [1/1] (0.00ns)   --->   "%mrv_204 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_203, i32 %kernel_val_1_V_4_w, 205" [./imgproc.h:67]   --->   Operation 6922 'insertvalue' 'mrv_204' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6923 [1/1] (0.00ns)   --->   "%mrv_205 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_204, i32 %kernel_val_1_V_3_w, 206" [./imgproc.h:67]   --->   Operation 6923 'insertvalue' 'mrv_205' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6924 [1/1] (0.00ns)   --->   "%mrv_206 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_205, i32 %kernel_val_1_V_2_w, 207" [./imgproc.h:67]   --->   Operation 6924 'insertvalue' 'mrv_206' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6925 [1/1] (0.00ns)   --->   "%mrv_207 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_206, i32 %kernel_val_1_V_1_w, 208" [./imgproc.h:67]   --->   Operation 6925 'insertvalue' 'mrv_207' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6926 [1/1] (0.00ns)   --->   "%mrv_208 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_207, i32 %kernel_val_1_V_0_w, 209" [./imgproc.h:67]   --->   Operation 6926 'insertvalue' 'mrv_208' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6927 [1/1] (0.00ns)   --->   "%mrv_209 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_208, i32 %kernel_val_0_V_0_w, 210" [./imgproc.h:67]   --->   Operation 6927 'insertvalue' 'mrv_209' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6928 [1/1] (0.00ns)   --->   "%mrv_210 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_209, i32 %kernel_val_0_V_1_w, 211" [./imgproc.h:67]   --->   Operation 6928 'insertvalue' 'mrv_210' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6929 [1/1] (0.00ns)   --->   "%mrv_211 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_210, i32 %kernel_val_0_V_2_w, 212" [./imgproc.h:67]   --->   Operation 6929 'insertvalue' 'mrv_211' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6930 [1/1] (0.00ns)   --->   "%mrv_212 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_211, i32 %kernel_val_0_V_3_w, 213" [./imgproc.h:67]   --->   Operation 6930 'insertvalue' 'mrv_212' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6931 [1/1] (0.00ns)   --->   "%mrv_213 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_212, i32 %kernel_val_0_V_4_w, 214" [./imgproc.h:67]   --->   Operation 6931 'insertvalue' 'mrv_213' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6932 [1/1] (0.00ns)   --->   "%mrv_214 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_213, i32 %kernel_val_0_V_5_w, 215" [./imgproc.h:67]   --->   Operation 6932 'insertvalue' 'mrv_214' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6933 [1/1] (0.00ns)   --->   "%mrv_215 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_214, i32 %kernel_val_0_V_6_w, 216" [./imgproc.h:67]   --->   Operation 6933 'insertvalue' 'mrv_215' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6934 [1/1] (0.00ns)   --->   "%mrv_216 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_215, i32 %kernel_val_0_V_7_w, 217" [./imgproc.h:67]   --->   Operation 6934 'insertvalue' 'mrv_216' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6935 [1/1] (0.00ns)   --->   "%mrv_217 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_216, i32 %kernel_val_0_V_6_w, 218" [./imgproc.h:67]   --->   Operation 6935 'insertvalue' 'mrv_217' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6936 [1/1] (0.00ns)   --->   "%mrv_218 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_217, i32 %kernel_val_0_V_5_w, 219" [./imgproc.h:67]   --->   Operation 6936 'insertvalue' 'mrv_218' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6937 [1/1] (0.00ns)   --->   "%mrv_219 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_218, i32 %kernel_val_0_V_4_w, 220" [./imgproc.h:67]   --->   Operation 6937 'insertvalue' 'mrv_219' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6938 [1/1] (0.00ns)   --->   "%mrv_220 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_219, i32 %kernel_val_0_V_3_w, 221" [./imgproc.h:67]   --->   Operation 6938 'insertvalue' 'mrv_220' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6939 [1/1] (0.00ns)   --->   "%mrv_221 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_220, i32 %kernel_val_0_V_2_w, 222" [./imgproc.h:67]   --->   Operation 6939 'insertvalue' 'mrv_221' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6940 [1/1] (0.00ns)   --->   "%mrv_222 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_221, i32 %kernel_val_0_V_1_w, 223" [./imgproc.h:67]   --->   Operation 6940 'insertvalue' 'mrv_222' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6941 [1/1] (0.00ns)   --->   "%mrv_223 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_222, i32 %kernel_val_0_V_0_w, 224" [./imgproc.h:67]   --->   Operation 6941 'insertvalue' 'mrv_223' <Predicate = true> <Delay = 0.00>
ST_932 : Operation 6942 [1/1] (0.00ns)   --->   "ret { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_223" [./imgproc.h:67]   --->   Operation 6942 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.8ns
The critical path consists of the following:
	wire read on port 'sigmaY' [3]  (0 ns)
	'fcmp' operation ('tmp_145', ./imgproc.h:42) [20]  (3.33 ns)
	'and' operation ('tmp_146', ./imgproc.h:42) [21]  (0 ns)
	'select' operation ('sigmaY', ./imgproc.h:42) [22]  (0.464 ns)

 <State 2>: 7.31ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', ./imgproc.h:50) [23]  (7.31 ns)

 <State 3>: 7.31ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', ./imgproc.h:50) [23]  (7.31 ns)

 <State 4>: 7.31ns
The critical path consists of the following:
	'fmul' operation ('tmp_147', ./imgproc.h:50) [24]  (7.31 ns)

 <State 5>: 7.31ns
The critical path consists of the following:
	'fmul' operation ('tmp_147', ./imgproc.h:50) [24]  (7.31 ns)

 <State 6>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp1', ./imgproc.h:50) [27]  (8.35 ns)

 <State 7>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp1', ./imgproc.h:50) [27]  (8.35 ns)

 <State 8>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp1', ./imgproc.h:50) [27]  (8.35 ns)

 <State 9>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp1', ./imgproc.h:50) [27]  (8.35 ns)

 <State 10>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp1', ./imgproc.h:50) [27]  (8.35 ns)

 <State 11>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp1', ./imgproc.h:50) [27]  (8.35 ns)

 <State 12>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp1', ./imgproc.h:50) [27]  (8.35 ns)

 <State 13>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp2_0_1', ./imgproc.h:52) [35]  (8.35 ns)

 <State 14>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp2_0_1', ./imgproc.h:52) [35]  (8.35 ns)

 <State 15>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp2_0_1', ./imgproc.h:52) [35]  (8.35 ns)

 <State 16>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp2_0_1', ./imgproc.h:52) [35]  (8.35 ns)

 <State 17>: 8.57ns
The critical path consists of the following:
	'xor' operation ('temp_neg', ./imgproc.h:53) [31]  (0.498 ns)
	'fexp' operation ('kval[0][0]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [33]  (8.08 ns)

 <State 18>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp2_0_2', ./imgproc.h:52) [42]  (8.35 ns)

 <State 19>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp2_0_2', ./imgproc.h:52) [42]  (8.35 ns)

 <State 20>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp2_0_2', ./imgproc.h:52) [42]  (8.35 ns)

 <State 21>: 8.57ns
The critical path consists of the following:
	'xor' operation ('temp_neg_0_1', ./imgproc.h:53) [38]  (0.498 ns)
	'fexp' operation ('kval[0][1]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [40]  (8.08 ns)

 <State 22>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp2_0_3', ./imgproc.h:52) [49]  (8.35 ns)

 <State 23>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp2_0_3', ./imgproc.h:52) [49]  (8.35 ns)

 <State 24>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp2_0_3', ./imgproc.h:52) [49]  (8.35 ns)

 <State 25>: 8.57ns
The critical path consists of the following:
	'xor' operation ('temp_neg_0_2', ./imgproc.h:53) [45]  (0.498 ns)
	'fexp' operation ('kval[0][2]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [47]  (8.08 ns)

 <State 26>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp2_0_4', ./imgproc.h:52) [56]  (8.35 ns)

 <State 27>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp2_0_4', ./imgproc.h:52) [56]  (8.35 ns)

 <State 28>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp2_0_4', ./imgproc.h:52) [56]  (8.35 ns)

 <State 29>: 8.57ns
The critical path consists of the following:
	'xor' operation ('temp_neg_0_3', ./imgproc.h:53) [52]  (0.498 ns)
	'fexp' operation ('kval[0][3]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [54]  (8.08 ns)

 <State 30>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp2_0_5', ./imgproc.h:52) [63]  (8.35 ns)

 <State 31>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp2_0_5', ./imgproc.h:52) [63]  (8.35 ns)

 <State 32>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp2_0_5', ./imgproc.h:52) [63]  (8.35 ns)

 <State 33>: 8.57ns
The critical path consists of the following:
	'xor' operation ('temp_neg_0_4', ./imgproc.h:53) [59]  (0.498 ns)
	'fexp' operation ('kval[0][4]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [61]  (8.08 ns)

 <State 34>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp2_0_6', ./imgproc.h:52) [70]  (8.35 ns)

 <State 35>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp2_0_6', ./imgproc.h:52) [70]  (8.35 ns)

 <State 36>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp2_0_6', ./imgproc.h:52) [70]  (8.35 ns)

 <State 37>: 8.57ns
The critical path consists of the following:
	'xor' operation ('temp_neg_0_5', ./imgproc.h:53) [66]  (0.498 ns)
	'fexp' operation ('kval[0][5]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [68]  (8.08 ns)

 <State 38>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[0][5]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [68]  (8.08 ns)

 <State 39>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[0][5]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [68]  (8.08 ns)

 <State 40>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[0][5]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [68]  (8.08 ns)

 <State 41>: 8.57ns
The critical path consists of the following:
	'xor' operation ('temp_neg_0_6', ./imgproc.h:53) [73]  (0.498 ns)
	'fexp' operation ('kval[0][6]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [75]  (8.08 ns)

 <State 42>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[0][6]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [75]  (8.08 ns)

 <State 43>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[0][6]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [75]  (8.08 ns)

 <State 44>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[0][6]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [75]  (8.08 ns)

 <State 45>: 8.57ns
The critical path consists of the following:
	'xor' operation ('temp_neg_0_7', ./imgproc.h:53) [80]  (0.498 ns)
	'fexp' operation ('kval[0][7]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [82]  (8.08 ns)

 <State 46>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[0][7]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [82]  (8.08 ns)

 <State 47>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[0][7]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [82]  (8.08 ns)

 <State 48>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[0][7]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [82]  (8.08 ns)

 <State 49>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[0][7]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [82]  (8.08 ns)

 <State 50>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_7', ./imgproc.h:55) [83]  (5.97 ns)

 <State 51>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_7', ./imgproc.h:55) [83]  (5.97 ns)

 <State 52>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_7', ./imgproc.h:55) [83]  (5.97 ns)

 <State 53>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_7', ./imgproc.h:55) [83]  (5.97 ns)

 <State 54>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_8', ./imgproc.h:55) [84]  (5.97 ns)

 <State 55>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_8', ./imgproc.h:55) [84]  (5.97 ns)

 <State 56>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_8', ./imgproc.h:55) [84]  (5.97 ns)

 <State 57>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_8', ./imgproc.h:55) [84]  (5.97 ns)

 <State 58>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_9', ./imgproc.h:55) [85]  (5.97 ns)

 <State 59>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_9', ./imgproc.h:55) [85]  (5.97 ns)

 <State 60>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_9', ./imgproc.h:55) [85]  (5.97 ns)

 <State 61>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_9', ./imgproc.h:55) [85]  (5.97 ns)

 <State 62>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_s', ./imgproc.h:55) [86]  (5.97 ns)

 <State 63>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_s', ./imgproc.h:55) [86]  (5.97 ns)

 <State 64>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_s', ./imgproc.h:55) [86]  (5.97 ns)

 <State 65>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_s', ./imgproc.h:55) [86]  (5.97 ns)

 <State 66>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp1_1', ./imgproc.h:50) [91]  (8.35 ns)

 <State 67>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp1_1', ./imgproc.h:50) [91]  (8.35 ns)

 <State 68>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp1_1', ./imgproc.h:50) [91]  (8.35 ns)

 <State 69>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp1_1', ./imgproc.h:50) [91]  (8.35 ns)

 <State 70>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp1_1', ./imgproc.h:50) [91]  (8.35 ns)

 <State 71>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp1_1', ./imgproc.h:50) [91]  (8.35 ns)

 <State 72>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp1_1', ./imgproc.h:50) [91]  (8.35 ns)

 <State 73>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_11', ./imgproc.h:55) [88]  (5.97 ns)

 <State 74>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_12', ./imgproc.h:55) [89]  (5.97 ns)

 <State 75>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_12', ./imgproc.h:55) [89]  (5.97 ns)

 <State 76>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_12', ./imgproc.h:55) [89]  (5.97 ns)

 <State 77>: 8.57ns
The critical path consists of the following:
	'xor' operation ('temp_neg_1', ./imgproc.h:53) [94]  (0.498 ns)
	'fexp' operation ('kval[1][0]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [96]  (8.08 ns)

 <State 78>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[1][0]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [96]  (8.08 ns)

 <State 79>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[1][0]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [96]  (8.08 ns)

 <State 80>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[1][0]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [96]  (8.08 ns)

 <State 81>: 8.57ns
The critical path consists of the following:
	'xor' operation ('temp_neg_1_1', ./imgproc.h:53) [100]  (0.498 ns)
	'fexp' operation ('kval[1][1]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [102]  (8.08 ns)

 <State 82>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[1][1]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [102]  (8.08 ns)

 <State 83>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[1][1]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [102]  (8.08 ns)

 <State 84>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[1][1]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [102]  (8.08 ns)

 <State 85>: 8.57ns
The critical path consists of the following:
	'xor' operation ('temp_neg_1_2', ./imgproc.h:53) [106]  (0.498 ns)
	'fexp' operation ('kval[1][2]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [108]  (8.08 ns)

 <State 86>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[1][2]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [108]  (8.08 ns)

 <State 87>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[1][2]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [108]  (8.08 ns)

 <State 88>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[1][2]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [108]  (8.08 ns)

 <State 89>: 8.57ns
The critical path consists of the following:
	'xor' operation ('temp_neg_1_3', ./imgproc.h:53) [112]  (0.498 ns)
	'fexp' operation ('kval[1][3]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [114]  (8.08 ns)

 <State 90>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[1][3]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [114]  (8.08 ns)

 <State 91>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[1][3]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [114]  (8.08 ns)

 <State 92>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[1][3]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [114]  (8.08 ns)

 <State 93>: 8.57ns
The critical path consists of the following:
	'xor' operation ('temp_neg_1_4', ./imgproc.h:53) [118]  (0.498 ns)
	'fexp' operation ('kval[1][4]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [120]  (8.08 ns)

 <State 94>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[1][4]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [120]  (8.08 ns)

 <State 95>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[1][4]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [120]  (8.08 ns)

 <State 96>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[1][4]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [120]  (8.08 ns)

 <State 97>: 8.57ns
The critical path consists of the following:
	'xor' operation ('temp_neg_1_5', ./imgproc.h:53) [124]  (0.498 ns)
	'fexp' operation ('kval[1][5]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [126]  (8.08 ns)

 <State 98>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[1][5]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [126]  (8.08 ns)

 <State 99>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[1][5]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [126]  (8.08 ns)

 <State 100>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[1][5]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [126]  (8.08 ns)

 <State 101>: 8.57ns
The critical path consists of the following:
	'xor' operation ('temp_neg_1_6', ./imgproc.h:53) [130]  (0.498 ns)
	'fexp' operation ('kval[1][6]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [132]  (8.08 ns)

 <State 102>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[1][6]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [132]  (8.08 ns)

 <State 103>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[1][6]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [132]  (8.08 ns)

 <State 104>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[1][6]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [132]  (8.08 ns)

 <State 105>: 8.57ns
The critical path consists of the following:
	'xor' operation ('temp_neg_1_7', ./imgproc.h:53) [136]  (0.498 ns)
	'fexp' operation ('kval[1][7]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [138]  (8.08 ns)

 <State 106>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[1][7]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [138]  (8.08 ns)

 <State 107>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[1][7]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [138]  (8.08 ns)

 <State 108>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[1][7]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [138]  (8.08 ns)

 <State 109>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[1][7]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [138]  (8.08 ns)

 <State 110>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_7', ./imgproc.h:55) [139]  (5.97 ns)

 <State 111>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_7', ./imgproc.h:55) [139]  (5.97 ns)

 <State 112>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_7', ./imgproc.h:55) [139]  (5.97 ns)

 <State 113>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_7', ./imgproc.h:55) [139]  (5.97 ns)

 <State 114>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_8', ./imgproc.h:55) [140]  (5.97 ns)

 <State 115>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_8', ./imgproc.h:55) [140]  (5.97 ns)

 <State 116>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_8', ./imgproc.h:55) [140]  (5.97 ns)

 <State 117>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_8', ./imgproc.h:55) [140]  (5.97 ns)

 <State 118>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_9', ./imgproc.h:55) [141]  (5.97 ns)

 <State 119>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_9', ./imgproc.h:55) [141]  (5.97 ns)

 <State 120>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_9', ./imgproc.h:55) [141]  (5.97 ns)

 <State 121>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_9', ./imgproc.h:55) [141]  (5.97 ns)

 <State 122>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_s', ./imgproc.h:55) [142]  (5.97 ns)

 <State 123>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_s', ./imgproc.h:55) [142]  (5.97 ns)

 <State 124>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_s', ./imgproc.h:55) [142]  (5.97 ns)

 <State 125>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_s', ./imgproc.h:55) [142]  (5.97 ns)

 <State 126>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp1_2', ./imgproc.h:50) [147]  (8.35 ns)

 <State 127>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp1_2', ./imgproc.h:50) [147]  (8.35 ns)

 <State 128>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp1_2', ./imgproc.h:50) [147]  (8.35 ns)

 <State 129>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp1_2', ./imgproc.h:50) [147]  (8.35 ns)

 <State 130>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp1_2', ./imgproc.h:50) [147]  (8.35 ns)

 <State 131>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp1_2', ./imgproc.h:50) [147]  (8.35 ns)

 <State 132>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp1_2', ./imgproc.h:50) [147]  (8.35 ns)

 <State 133>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_11', ./imgproc.h:55) [144]  (5.97 ns)

 <State 134>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_12', ./imgproc.h:55) [145]  (5.97 ns)

 <State 135>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_12', ./imgproc.h:55) [145]  (5.97 ns)

 <State 136>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_12', ./imgproc.h:55) [145]  (5.97 ns)

 <State 137>: 8.57ns
The critical path consists of the following:
	'xor' operation ('temp_neg_2', ./imgproc.h:53) [150]  (0.498 ns)
	'fexp' operation ('kval[2][0]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [152]  (8.08 ns)

 <State 138>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[2][0]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [152]  (8.08 ns)

 <State 139>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[2][0]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [152]  (8.08 ns)

 <State 140>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[2][0]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [152]  (8.08 ns)

 <State 141>: 8.57ns
The critical path consists of the following:
	'xor' operation ('temp_neg_2_1', ./imgproc.h:53) [156]  (0.498 ns)
	'fexp' operation ('kval[2][1]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [158]  (8.08 ns)

 <State 142>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[2][1]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [158]  (8.08 ns)

 <State 143>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[2][1]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [158]  (8.08 ns)

 <State 144>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[2][1]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [158]  (8.08 ns)

 <State 145>: 8.57ns
The critical path consists of the following:
	'xor' operation ('temp_neg_2_2', ./imgproc.h:53) [162]  (0.498 ns)
	'fexp' operation ('kval[2][2]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [164]  (8.08 ns)

 <State 146>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[2][2]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [164]  (8.08 ns)

 <State 147>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[2][2]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [164]  (8.08 ns)

 <State 148>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[2][2]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [164]  (8.08 ns)

 <State 149>: 8.57ns
The critical path consists of the following:
	'xor' operation ('temp_neg_2_3', ./imgproc.h:53) [168]  (0.498 ns)
	'fexp' operation ('kval[2][3]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [170]  (8.08 ns)

 <State 150>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[2][3]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [170]  (8.08 ns)

 <State 151>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[2][3]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [170]  (8.08 ns)

 <State 152>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[2][3]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [170]  (8.08 ns)

 <State 153>: 8.57ns
The critical path consists of the following:
	'xor' operation ('temp_neg_2_4', ./imgproc.h:53) [174]  (0.498 ns)
	'fexp' operation ('kval[2][4]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [176]  (8.08 ns)

 <State 154>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[2][4]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [176]  (8.08 ns)

 <State 155>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[2][4]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [176]  (8.08 ns)

 <State 156>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[2][4]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [176]  (8.08 ns)

 <State 157>: 8.57ns
The critical path consists of the following:
	'xor' operation ('temp_neg_2_5', ./imgproc.h:53) [180]  (0.498 ns)
	'fexp' operation ('kval[2][5]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [182]  (8.08 ns)

 <State 158>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[2][5]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [182]  (8.08 ns)

 <State 159>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[2][5]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [182]  (8.08 ns)

 <State 160>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[2][5]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [182]  (8.08 ns)

 <State 161>: 8.57ns
The critical path consists of the following:
	'xor' operation ('temp_neg_2_6', ./imgproc.h:53) [186]  (0.498 ns)
	'fexp' operation ('kval[2][6]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [188]  (8.08 ns)

 <State 162>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[2][6]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [188]  (8.08 ns)

 <State 163>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[2][6]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [188]  (8.08 ns)

 <State 164>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[2][6]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [188]  (8.08 ns)

 <State 165>: 8.57ns
The critical path consists of the following:
	'xor' operation ('temp_neg_2_7', ./imgproc.h:53) [192]  (0.498 ns)
	'fexp' operation ('kval[2][7]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [194]  (8.08 ns)

 <State 166>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[2][7]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [194]  (8.08 ns)

 <State 167>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[2][7]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [194]  (8.08 ns)

 <State 168>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[2][7]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [194]  (8.08 ns)

 <State 169>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[2][7]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [194]  (8.08 ns)

 <State 170>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_7', ./imgproc.h:55) [195]  (5.97 ns)

 <State 171>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_7', ./imgproc.h:55) [195]  (5.97 ns)

 <State 172>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_7', ./imgproc.h:55) [195]  (5.97 ns)

 <State 173>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_7', ./imgproc.h:55) [195]  (5.97 ns)

 <State 174>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_8', ./imgproc.h:55) [196]  (5.97 ns)

 <State 175>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_8', ./imgproc.h:55) [196]  (5.97 ns)

 <State 176>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_8', ./imgproc.h:55) [196]  (5.97 ns)

 <State 177>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_8', ./imgproc.h:55) [196]  (5.97 ns)

 <State 178>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_9', ./imgproc.h:55) [197]  (5.97 ns)

 <State 179>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_9', ./imgproc.h:55) [197]  (5.97 ns)

 <State 180>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_9', ./imgproc.h:55) [197]  (5.97 ns)

 <State 181>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_9', ./imgproc.h:55) [197]  (5.97 ns)

 <State 182>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_s', ./imgproc.h:55) [198]  (5.97 ns)

 <State 183>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_s', ./imgproc.h:55) [198]  (5.97 ns)

 <State 184>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_s', ./imgproc.h:55) [198]  (5.97 ns)

 <State 185>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_s', ./imgproc.h:55) [198]  (5.97 ns)

 <State 186>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp1_3', ./imgproc.h:50) [203]  (8.35 ns)

 <State 187>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp1_3', ./imgproc.h:50) [203]  (8.35 ns)

 <State 188>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp1_3', ./imgproc.h:50) [203]  (8.35 ns)

 <State 189>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp1_3', ./imgproc.h:50) [203]  (8.35 ns)

 <State 190>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp1_3', ./imgproc.h:50) [203]  (8.35 ns)

 <State 191>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp1_3', ./imgproc.h:50) [203]  (8.35 ns)

 <State 192>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp1_3', ./imgproc.h:50) [203]  (8.35 ns)

 <State 193>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_11', ./imgproc.h:55) [200]  (5.97 ns)

 <State 194>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_12', ./imgproc.h:55) [201]  (5.97 ns)

 <State 195>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_12', ./imgproc.h:55) [201]  (5.97 ns)

 <State 196>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_12', ./imgproc.h:55) [201]  (5.97 ns)

 <State 197>: 8.57ns
The critical path consists of the following:
	'xor' operation ('temp_neg_3', ./imgproc.h:53) [206]  (0.498 ns)
	'fexp' operation ('kval[3][0]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [208]  (8.08 ns)

 <State 198>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[3][0]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [208]  (8.08 ns)

 <State 199>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[3][0]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [208]  (8.08 ns)

 <State 200>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[3][0]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [208]  (8.08 ns)

 <State 201>: 8.57ns
The critical path consists of the following:
	'xor' operation ('temp_neg_3_1', ./imgproc.h:53) [212]  (0.498 ns)
	'fexp' operation ('kval[3][1]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [214]  (8.08 ns)

 <State 202>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[3][1]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [214]  (8.08 ns)

 <State 203>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[3][1]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [214]  (8.08 ns)

 <State 204>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[3][1]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [214]  (8.08 ns)

 <State 205>: 8.57ns
The critical path consists of the following:
	'xor' operation ('temp_neg_3_2', ./imgproc.h:53) [218]  (0.498 ns)
	'fexp' operation ('kval[3][2]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [220]  (8.08 ns)

 <State 206>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[3][2]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [220]  (8.08 ns)

 <State 207>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[3][2]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [220]  (8.08 ns)

 <State 208>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[3][2]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [220]  (8.08 ns)

 <State 209>: 8.57ns
The critical path consists of the following:
	'xor' operation ('temp_neg_3_3', ./imgproc.h:53) [224]  (0.498 ns)
	'fexp' operation ('kval[3][3]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [226]  (8.08 ns)

 <State 210>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[3][3]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [226]  (8.08 ns)

 <State 211>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[3][3]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [226]  (8.08 ns)

 <State 212>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[3][3]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [226]  (8.08 ns)

 <State 213>: 8.57ns
The critical path consists of the following:
	'xor' operation ('temp_neg_3_4', ./imgproc.h:53) [230]  (0.498 ns)
	'fexp' operation ('kval[3][4]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [232]  (8.08 ns)

 <State 214>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[3][4]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [232]  (8.08 ns)

 <State 215>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[3][4]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [232]  (8.08 ns)

 <State 216>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[3][4]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [232]  (8.08 ns)

 <State 217>: 8.57ns
The critical path consists of the following:
	'xor' operation ('temp_neg_3_5', ./imgproc.h:53) [236]  (0.498 ns)
	'fexp' operation ('kval[3][5]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [238]  (8.08 ns)

 <State 218>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[3][5]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [238]  (8.08 ns)

 <State 219>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[3][5]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [238]  (8.08 ns)

 <State 220>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[3][5]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [238]  (8.08 ns)

 <State 221>: 8.57ns
The critical path consists of the following:
	'xor' operation ('temp_neg_3_6', ./imgproc.h:53) [242]  (0.498 ns)
	'fexp' operation ('kval[3][6]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [244]  (8.08 ns)

 <State 222>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[3][6]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [244]  (8.08 ns)

 <State 223>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[3][6]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [244]  (8.08 ns)

 <State 224>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[3][6]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [244]  (8.08 ns)

 <State 225>: 8.57ns
The critical path consists of the following:
	'xor' operation ('temp_neg_3_7', ./imgproc.h:53) [248]  (0.498 ns)
	'fexp' operation ('kval[3][7]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [250]  (8.08 ns)

 <State 226>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[3][7]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [250]  (8.08 ns)

 <State 227>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[3][7]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [250]  (8.08 ns)

 <State 228>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[3][7]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [250]  (8.08 ns)

 <State 229>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[3][7]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [250]  (8.08 ns)

 <State 230>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_7', ./imgproc.h:55) [251]  (5.97 ns)

 <State 231>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_7', ./imgproc.h:55) [251]  (5.97 ns)

 <State 232>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_7', ./imgproc.h:55) [251]  (5.97 ns)

 <State 233>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_7', ./imgproc.h:55) [251]  (5.97 ns)

 <State 234>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_8', ./imgproc.h:55) [252]  (5.97 ns)

 <State 235>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_8', ./imgproc.h:55) [252]  (5.97 ns)

 <State 236>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_8', ./imgproc.h:55) [252]  (5.97 ns)

 <State 237>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_8', ./imgproc.h:55) [252]  (5.97 ns)

 <State 238>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_9', ./imgproc.h:55) [253]  (5.97 ns)

 <State 239>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_9', ./imgproc.h:55) [253]  (5.97 ns)

 <State 240>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_9', ./imgproc.h:55) [253]  (5.97 ns)

 <State 241>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_9', ./imgproc.h:55) [253]  (5.97 ns)

 <State 242>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_s', ./imgproc.h:55) [254]  (5.97 ns)

 <State 243>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_s', ./imgproc.h:55) [254]  (5.97 ns)

 <State 244>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_s', ./imgproc.h:55) [254]  (5.97 ns)

 <State 245>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_s', ./imgproc.h:55) [254]  (5.97 ns)

 <State 246>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp1_4', ./imgproc.h:50) [259]  (8.35 ns)

 <State 247>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp1_4', ./imgproc.h:50) [259]  (8.35 ns)

 <State 248>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp1_4', ./imgproc.h:50) [259]  (8.35 ns)

 <State 249>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp1_4', ./imgproc.h:50) [259]  (8.35 ns)

 <State 250>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp1_4', ./imgproc.h:50) [259]  (8.35 ns)

 <State 251>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp1_4', ./imgproc.h:50) [259]  (8.35 ns)

 <State 252>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp1_4', ./imgproc.h:50) [259]  (8.35 ns)

 <State 253>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_11', ./imgproc.h:55) [256]  (5.97 ns)

 <State 254>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_12', ./imgproc.h:55) [257]  (5.97 ns)

 <State 255>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_12', ./imgproc.h:55) [257]  (5.97 ns)

 <State 256>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_12', ./imgproc.h:55) [257]  (5.97 ns)

 <State 257>: 8.57ns
The critical path consists of the following:
	'xor' operation ('temp_neg_4', ./imgproc.h:53) [262]  (0.498 ns)
	'fexp' operation ('kval[4][0]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [264]  (8.08 ns)

 <State 258>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[4][0]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [264]  (8.08 ns)

 <State 259>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[4][0]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [264]  (8.08 ns)

 <State 260>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[4][0]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [264]  (8.08 ns)

 <State 261>: 8.57ns
The critical path consists of the following:
	'xor' operation ('temp_neg_4_1', ./imgproc.h:53) [268]  (0.498 ns)
	'fexp' operation ('kval[4][1]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [270]  (8.08 ns)

 <State 262>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[4][1]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [270]  (8.08 ns)

 <State 263>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[4][1]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [270]  (8.08 ns)

 <State 264>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[4][1]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [270]  (8.08 ns)

 <State 265>: 8.57ns
The critical path consists of the following:
	'xor' operation ('temp_neg_4_2', ./imgproc.h:53) [274]  (0.498 ns)
	'fexp' operation ('kval[4][2]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [276]  (8.08 ns)

 <State 266>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[4][2]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [276]  (8.08 ns)

 <State 267>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[4][2]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [276]  (8.08 ns)

 <State 268>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[4][2]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [276]  (8.08 ns)

 <State 269>: 8.57ns
The critical path consists of the following:
	'xor' operation ('temp_neg_4_3', ./imgproc.h:53) [280]  (0.498 ns)
	'fexp' operation ('kval[4][3]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [282]  (8.08 ns)

 <State 270>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[4][3]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [282]  (8.08 ns)

 <State 271>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[4][3]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [282]  (8.08 ns)

 <State 272>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[4][3]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [282]  (8.08 ns)

 <State 273>: 8.57ns
The critical path consists of the following:
	'xor' operation ('temp_neg_4_4', ./imgproc.h:53) [286]  (0.498 ns)
	'fexp' operation ('kval[4][4]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [288]  (8.08 ns)

 <State 274>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[4][4]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [288]  (8.08 ns)

 <State 275>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[4][4]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [288]  (8.08 ns)

 <State 276>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[4][4]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [288]  (8.08 ns)

 <State 277>: 8.57ns
The critical path consists of the following:
	'xor' operation ('temp_neg_4_5', ./imgproc.h:53) [292]  (0.498 ns)
	'fexp' operation ('kval[4][5]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [294]  (8.08 ns)

 <State 278>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[4][5]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [294]  (8.08 ns)

 <State 279>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[4][5]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [294]  (8.08 ns)

 <State 280>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[4][5]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [294]  (8.08 ns)

 <State 281>: 8.57ns
The critical path consists of the following:
	'xor' operation ('temp_neg_4_6', ./imgproc.h:53) [298]  (0.498 ns)
	'fexp' operation ('kval[4][6]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [300]  (8.08 ns)

 <State 282>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[4][6]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [300]  (8.08 ns)

 <State 283>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[4][6]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [300]  (8.08 ns)

 <State 284>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[4][6]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [300]  (8.08 ns)

 <State 285>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[4][6]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [300]  (8.08 ns)

 <State 286>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_6', ./imgproc.h:55) [301]  (5.97 ns)

 <State 287>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_6', ./imgproc.h:55) [301]  (5.97 ns)

 <State 288>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_6', ./imgproc.h:55) [301]  (5.97 ns)

 <State 289>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_6', ./imgproc.h:55) [301]  (5.97 ns)

 <State 290>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_7', ./imgproc.h:55) [307]  (5.97 ns)

 <State 291>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_7', ./imgproc.h:55) [307]  (5.97 ns)

 <State 292>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_7', ./imgproc.h:55) [307]  (5.97 ns)

 <State 293>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_7', ./imgproc.h:55) [307]  (5.97 ns)

 <State 294>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_8', ./imgproc.h:55) [308]  (5.97 ns)

 <State 295>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_8', ./imgproc.h:55) [308]  (5.97 ns)

 <State 296>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_8', ./imgproc.h:55) [308]  (5.97 ns)

 <State 297>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_8', ./imgproc.h:55) [308]  (5.97 ns)

 <State 298>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_9', ./imgproc.h:55) [309]  (5.97 ns)

 <State 299>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_9', ./imgproc.h:55) [309]  (5.97 ns)

 <State 300>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_9', ./imgproc.h:55) [309]  (5.97 ns)

 <State 301>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_9', ./imgproc.h:55) [309]  (5.97 ns)

 <State 302>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_s', ./imgproc.h:55) [310]  (5.97 ns)

 <State 303>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_s', ./imgproc.h:55) [310]  (5.97 ns)

 <State 304>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_s', ./imgproc.h:55) [310]  (5.97 ns)

 <State 305>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_s', ./imgproc.h:55) [310]  (5.97 ns)

 <State 306>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp1_5', ./imgproc.h:50) [315]  (8.35 ns)

 <State 307>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp1_5', ./imgproc.h:50) [315]  (8.35 ns)

 <State 308>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp1_5', ./imgproc.h:50) [315]  (8.35 ns)

 <State 309>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp1_5', ./imgproc.h:50) [315]  (8.35 ns)

 <State 310>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp1_5', ./imgproc.h:50) [315]  (8.35 ns)

 <State 311>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp1_5', ./imgproc.h:50) [315]  (8.35 ns)

 <State 312>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp1_5', ./imgproc.h:50) [315]  (8.35 ns)

 <State 313>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_11', ./imgproc.h:55) [312]  (5.97 ns)

 <State 314>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_12', ./imgproc.h:55) [313]  (5.97 ns)

 <State 315>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_12', ./imgproc.h:55) [313]  (5.97 ns)

 <State 316>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_12', ./imgproc.h:55) [313]  (5.97 ns)

 <State 317>: 8.57ns
The critical path consists of the following:
	'xor' operation ('temp_neg_5', ./imgproc.h:53) [318]  (0.498 ns)
	'fexp' operation ('kval[5][0]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [320]  (8.08 ns)

 <State 318>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[5][0]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [320]  (8.08 ns)

 <State 319>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[5][0]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [320]  (8.08 ns)

 <State 320>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[5][0]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [320]  (8.08 ns)

 <State 321>: 8.57ns
The critical path consists of the following:
	'xor' operation ('temp_neg_5_1', ./imgproc.h:53) [324]  (0.498 ns)
	'fexp' operation ('kval[5][1]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [326]  (8.08 ns)

 <State 322>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[5][1]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [326]  (8.08 ns)

 <State 323>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[5][1]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [326]  (8.08 ns)

 <State 324>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[5][1]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [326]  (8.08 ns)

 <State 325>: 8.57ns
The critical path consists of the following:
	'xor' operation ('temp_neg_5_2', ./imgproc.h:53) [330]  (0.498 ns)
	'fexp' operation ('kval[5][2]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [332]  (8.08 ns)

 <State 326>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[5][2]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [332]  (8.08 ns)

 <State 327>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[5][2]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [332]  (8.08 ns)

 <State 328>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[5][2]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [332]  (8.08 ns)

 <State 329>: 8.57ns
The critical path consists of the following:
	'xor' operation ('temp_neg_5_3', ./imgproc.h:53) [336]  (0.498 ns)
	'fexp' operation ('kval[5][3]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [338]  (8.08 ns)

 <State 330>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[5][3]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [338]  (8.08 ns)

 <State 331>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[5][3]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [338]  (8.08 ns)

 <State 332>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[5][3]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [338]  (8.08 ns)

 <State 333>: 8.57ns
The critical path consists of the following:
	'xor' operation ('temp_neg_5_4', ./imgproc.h:53) [342]  (0.498 ns)
	'fexp' operation ('kval[5][4]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [344]  (8.08 ns)

 <State 334>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[5][4]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [344]  (8.08 ns)

 <State 335>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[5][4]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [344]  (8.08 ns)

 <State 336>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[5][4]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [344]  (8.08 ns)

 <State 337>: 8.57ns
The critical path consists of the following:
	'xor' operation ('temp_neg_5_5', ./imgproc.h:53) [348]  (0.498 ns)
	'fexp' operation ('kval[5][5]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [350]  (8.08 ns)

 <State 338>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[5][5]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [350]  (8.08 ns)

 <State 339>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[5][5]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [350]  (8.08 ns)

 <State 340>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[5][5]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [350]  (8.08 ns)

 <State 341>: 8.57ns
The critical path consists of the following:
	'xor' operation ('temp_neg_5_6', ./imgproc.h:53) [354]  (0.498 ns)
	'fexp' operation ('kval[5][6]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [356]  (8.08 ns)

 <State 342>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[5][6]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [356]  (8.08 ns)

 <State 343>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[5][6]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [356]  (8.08 ns)

 <State 344>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[5][6]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [356]  (8.08 ns)

 <State 345>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[5][6]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [356]  (8.08 ns)

 <State 346>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_6', ./imgproc.h:55) [357]  (5.97 ns)

 <State 347>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_6', ./imgproc.h:55) [357]  (5.97 ns)

 <State 348>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_6', ./imgproc.h:55) [357]  (5.97 ns)

 <State 349>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_6', ./imgproc.h:55) [357]  (5.97 ns)

 <State 350>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_7', ./imgproc.h:55) [363]  (5.97 ns)

 <State 351>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_7', ./imgproc.h:55) [363]  (5.97 ns)

 <State 352>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_7', ./imgproc.h:55) [363]  (5.97 ns)

 <State 353>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_7', ./imgproc.h:55) [363]  (5.97 ns)

 <State 354>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_8', ./imgproc.h:55) [364]  (5.97 ns)

 <State 355>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_8', ./imgproc.h:55) [364]  (5.97 ns)

 <State 356>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_8', ./imgproc.h:55) [364]  (5.97 ns)

 <State 357>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_8', ./imgproc.h:55) [364]  (5.97 ns)

 <State 358>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_9', ./imgproc.h:55) [365]  (5.97 ns)

 <State 359>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_9', ./imgproc.h:55) [365]  (5.97 ns)

 <State 360>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_9', ./imgproc.h:55) [365]  (5.97 ns)

 <State 361>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_9', ./imgproc.h:55) [365]  (5.97 ns)

 <State 362>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_s', ./imgproc.h:55) [366]  (5.97 ns)

 <State 363>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_s', ./imgproc.h:55) [366]  (5.97 ns)

 <State 364>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_s', ./imgproc.h:55) [366]  (5.97 ns)

 <State 365>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_s', ./imgproc.h:55) [366]  (5.97 ns)

 <State 366>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp1_6', ./imgproc.h:50) [371]  (8.35 ns)

 <State 367>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp1_6', ./imgproc.h:50) [371]  (8.35 ns)

 <State 368>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp1_6', ./imgproc.h:50) [371]  (8.35 ns)

 <State 369>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp1_6', ./imgproc.h:50) [371]  (8.35 ns)

 <State 370>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp1_6', ./imgproc.h:50) [371]  (8.35 ns)

 <State 371>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp1_6', ./imgproc.h:50) [371]  (8.35 ns)

 <State 372>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp1_6', ./imgproc.h:50) [371]  (8.35 ns)

 <State 373>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_11', ./imgproc.h:55) [368]  (5.97 ns)

 <State 374>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_12', ./imgproc.h:55) [369]  (5.97 ns)

 <State 375>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_12', ./imgproc.h:55) [369]  (5.97 ns)

 <State 376>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_12', ./imgproc.h:55) [369]  (5.97 ns)

 <State 377>: 8.57ns
The critical path consists of the following:
	'xor' operation ('temp_neg_6', ./imgproc.h:53) [374]  (0.498 ns)
	'fexp' operation ('kval[6][0]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [376]  (8.08 ns)

 <State 378>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[6][0]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [376]  (8.08 ns)

 <State 379>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[6][0]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [376]  (8.08 ns)

 <State 380>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[6][0]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [376]  (8.08 ns)

 <State 381>: 8.57ns
The critical path consists of the following:
	'xor' operation ('temp_neg_6_1', ./imgproc.h:53) [380]  (0.498 ns)
	'fexp' operation ('kval[6][1]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [382]  (8.08 ns)

 <State 382>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[6][1]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [382]  (8.08 ns)

 <State 383>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[6][1]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [382]  (8.08 ns)

 <State 384>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[6][1]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [382]  (8.08 ns)

 <State 385>: 8.57ns
The critical path consists of the following:
	'xor' operation ('temp_neg_6_2', ./imgproc.h:53) [386]  (0.498 ns)
	'fexp' operation ('kval[6][2]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [388]  (8.08 ns)

 <State 386>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[6][2]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [388]  (8.08 ns)

 <State 387>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[6][2]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [388]  (8.08 ns)

 <State 388>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[6][2]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [388]  (8.08 ns)

 <State 389>: 8.57ns
The critical path consists of the following:
	'xor' operation ('temp_neg_6_3', ./imgproc.h:53) [392]  (0.498 ns)
	'fexp' operation ('kval[6][3]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [394]  (8.08 ns)

 <State 390>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp1_7', ./imgproc.h:50) [427]  (8.35 ns)

 <State 391>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp1_7', ./imgproc.h:50) [427]  (8.35 ns)

 <State 392>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp1_7', ./imgproc.h:50) [427]  (8.35 ns)

 <State 393>: 8.57ns
The critical path consists of the following:
	'xor' operation ('temp_neg_6_4', ./imgproc.h:53) [398]  (0.498 ns)
	'fexp' operation ('kval[6][4]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [400]  (8.08 ns)

 <State 394>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp1_7', ./imgproc.h:50) [427]  (8.35 ns)

 <State 395>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp1_7', ./imgproc.h:50) [427]  (8.35 ns)

 <State 396>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('temp1_7', ./imgproc.h:50) [427]  (8.35 ns)

 <State 397>: 8.57ns
The critical path consists of the following:
	'xor' operation ('temp_neg_6_5', ./imgproc.h:53) [404]  (0.498 ns)
	'fexp' operation ('kval[6][5]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [406]  (8.08 ns)

 <State 398>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[6][5]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [406]  (8.08 ns)

 <State 399>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[6][5]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [406]  (8.08 ns)

 <State 400>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[6][5]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [406]  (8.08 ns)

 <State 401>: 8.57ns
The critical path consists of the following:
	'xor' operation ('temp_neg_6_6', ./imgproc.h:53) [410]  (0.498 ns)
	'fexp' operation ('kval[6][6]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [412]  (8.08 ns)

 <State 402>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[6][6]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [412]  (8.08 ns)

 <State 403>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[6][6]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [412]  (8.08 ns)

 <State 404>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[6][6]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [412]  (8.08 ns)

 <State 405>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('kval[6][6]', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:19->./imgproc.h:54) [412]  (8.08 ns)

 <State 406>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_6', ./imgproc.h:55) [413]  (5.97 ns)

 <State 407>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_6', ./imgproc.h:55) [413]  (5.97 ns)

 <State 408>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_6', ./imgproc.h:55) [413]  (5.97 ns)

 <State 409>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_6', ./imgproc.h:55) [413]  (5.97 ns)

 <State 410>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_7', ./imgproc.h:55) [419]  (5.97 ns)

 <State 411>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_7', ./imgproc.h:55) [419]  (5.97 ns)

 <State 412>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_7', ./imgproc.h:55) [419]  (5.97 ns)

 <State 413>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_7', ./imgproc.h:55) [419]  (5.97 ns)

 <State 414>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_8', ./imgproc.h:55) [420]  (5.97 ns)

 <State 415>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_8', ./imgproc.h:55) [420]  (5.97 ns)

 <State 416>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_8', ./imgproc.h:55) [420]  (5.97 ns)

 <State 417>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_8', ./imgproc.h:55) [420]  (5.97 ns)

 <State 418>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_9', ./imgproc.h:55) [421]  (5.97 ns)

 <State 419>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_9', ./imgproc.h:55) [421]  (5.97 ns)

 <State 420>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_9', ./imgproc.h:55) [421]  (5.97 ns)

 <State 421>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_9', ./imgproc.h:55) [421]  (5.97 ns)

 <State 422>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_s', ./imgproc.h:55) [422]  (5.97 ns)

 <State 423>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_s', ./imgproc.h:55) [422]  (5.97 ns)

 <State 424>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_s', ./imgproc.h:55) [422]  (5.97 ns)

 <State 425>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_s', ./imgproc.h:55) [422]  (5.97 ns)

 <State 426>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_10', ./imgproc.h:55) [423]  (5.97 ns)

 <State 427>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_10', ./imgproc.h:55) [423]  (5.97 ns)

 <State 428>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_10', ./imgproc.h:55) [423]  (5.97 ns)

 <State 429>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_10', ./imgproc.h:55) [423]  (5.97 ns)

 <State 430>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_11', ./imgproc.h:55) [424]  (5.97 ns)

 <State 431>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_11', ./imgproc.h:55) [424]  (5.97 ns)

 <State 432>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_11', ./imgproc.h:55) [424]  (5.97 ns)

 <State 433>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_11', ./imgproc.h:55) [424]  (5.97 ns)

 <State 434>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_12', ./imgproc.h:55) [425]  (5.97 ns)

 <State 435>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_12', ./imgproc.h:55) [425]  (5.97 ns)

 <State 436>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_12', ./imgproc.h:55) [425]  (5.97 ns)

 <State 437>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_12', ./imgproc.h:55) [425]  (5.97 ns)

 <State 438>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_13', ./imgproc.h:55) [426]  (5.97 ns)

 <State 439>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_13', ./imgproc.h:55) [426]  (5.97 ns)

 <State 440>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_13', ./imgproc.h:55) [426]  (5.97 ns)

 <State 441>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_13', ./imgproc.h:55) [426]  (5.97 ns)

 <State 442>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7', ./imgproc.h:55) [433]  (5.97 ns)

 <State 443>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7', ./imgproc.h:55) [433]  (5.97 ns)

 <State 444>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7', ./imgproc.h:55) [433]  (5.97 ns)

 <State 445>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7', ./imgproc.h:55) [433]  (5.97 ns)

 <State 446>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_1', ./imgproc.h:55) [439]  (5.97 ns)

 <State 447>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_1', ./imgproc.h:55) [439]  (5.97 ns)

 <State 448>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_1', ./imgproc.h:55) [439]  (5.97 ns)

 <State 449>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_1', ./imgproc.h:55) [439]  (5.97 ns)

 <State 450>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_2', ./imgproc.h:55) [445]  (5.97 ns)

 <State 451>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_2', ./imgproc.h:55) [445]  (5.97 ns)

 <State 452>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_2', ./imgproc.h:55) [445]  (5.97 ns)

 <State 453>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_2', ./imgproc.h:55) [445]  (5.97 ns)

 <State 454>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_3', ./imgproc.h:55) [451]  (5.97 ns)

 <State 455>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_3', ./imgproc.h:55) [451]  (5.97 ns)

 <State 456>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_3', ./imgproc.h:55) [451]  (5.97 ns)

 <State 457>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_3', ./imgproc.h:55) [451]  (5.97 ns)

 <State 458>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_4', ./imgproc.h:55) [457]  (5.97 ns)

 <State 459>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_4', ./imgproc.h:55) [457]  (5.97 ns)

 <State 460>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_4', ./imgproc.h:55) [457]  (5.97 ns)

 <State 461>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_4', ./imgproc.h:55) [457]  (5.97 ns)

 <State 462>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_5', ./imgproc.h:55) [463]  (5.97 ns)

 <State 463>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_5', ./imgproc.h:55) [463]  (5.97 ns)

 <State 464>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_5', ./imgproc.h:55) [463]  (5.97 ns)

 <State 465>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_5', ./imgproc.h:55) [463]  (5.97 ns)

 <State 466>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_6', ./imgproc.h:55) [469]  (5.97 ns)

 <State 467>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_6', ./imgproc.h:55) [469]  (5.97 ns)

 <State 468>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_6', ./imgproc.h:55) [469]  (5.97 ns)

 <State 469>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_6', ./imgproc.h:55) [469]  (5.97 ns)

 <State 470>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_7', ./imgproc.h:55) [475]  (5.97 ns)

 <State 471>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_7', ./imgproc.h:55) [475]  (5.97 ns)

 <State 472>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_7', ./imgproc.h:55) [475]  (5.97 ns)

 <State 473>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_7', ./imgproc.h:55) [475]  (5.97 ns)

 <State 474>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_8', ./imgproc.h:55) [476]  (5.97 ns)

 <State 475>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_8', ./imgproc.h:55) [476]  (5.97 ns)

 <State 476>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_8', ./imgproc.h:55) [476]  (5.97 ns)

 <State 477>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_8', ./imgproc.h:55) [476]  (5.97 ns)

 <State 478>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_9', ./imgproc.h:55) [477]  (5.97 ns)

 <State 479>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_9', ./imgproc.h:55) [477]  (5.97 ns)

 <State 480>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_9', ./imgproc.h:55) [477]  (5.97 ns)

 <State 481>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_9', ./imgproc.h:55) [477]  (5.97 ns)

 <State 482>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_s', ./imgproc.h:55) [478]  (5.97 ns)

 <State 483>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_s', ./imgproc.h:55) [478]  (5.97 ns)

 <State 484>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_s', ./imgproc.h:55) [478]  (5.97 ns)

 <State 485>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_s', ./imgproc.h:55) [478]  (5.97 ns)

 <State 486>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_10', ./imgproc.h:55) [479]  (5.97 ns)

 <State 487>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_10', ./imgproc.h:55) [479]  (5.97 ns)

 <State 488>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_10', ./imgproc.h:55) [479]  (5.97 ns)

 <State 489>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_10', ./imgproc.h:55) [479]  (5.97 ns)

 <State 490>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_11', ./imgproc.h:55) [480]  (5.97 ns)

 <State 491>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_11', ./imgproc.h:55) [480]  (5.97 ns)

 <State 492>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_11', ./imgproc.h:55) [480]  (5.97 ns)

 <State 493>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_11', ./imgproc.h:55) [480]  (5.97 ns)

 <State 494>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_12', ./imgproc.h:55) [481]  (5.97 ns)

 <State 495>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_12', ./imgproc.h:55) [481]  (5.97 ns)

 <State 496>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_12', ./imgproc.h:55) [481]  (5.97 ns)

 <State 497>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_12', ./imgproc.h:55) [481]  (5.97 ns)

 <State 498>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_13', ./imgproc.h:55) [482]  (5.97 ns)

 <State 499>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_13', ./imgproc.h:55) [482]  (5.97 ns)

 <State 500>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_13', ./imgproc.h:55) [482]  (5.97 ns)

 <State 501>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_13', ./imgproc.h:55) [482]  (5.97 ns)

 <State 502>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8', ./imgproc.h:55) [483]  (5.97 ns)

 <State 503>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8', ./imgproc.h:55) [483]  (5.97 ns)

 <State 504>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8', ./imgproc.h:55) [483]  (5.97 ns)

 <State 505>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8', ./imgproc.h:55) [483]  (5.97 ns)

 <State 506>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_1', ./imgproc.h:55) [484]  (5.97 ns)

 <State 507>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_1', ./imgproc.h:55) [484]  (5.97 ns)

 <State 508>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_1', ./imgproc.h:55) [484]  (5.97 ns)

 <State 509>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_1', ./imgproc.h:55) [484]  (5.97 ns)

 <State 510>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_2', ./imgproc.h:55) [485]  (5.97 ns)

 <State 511>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_2', ./imgproc.h:55) [485]  (5.97 ns)

 <State 512>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_2', ./imgproc.h:55) [485]  (5.97 ns)

 <State 513>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_2', ./imgproc.h:55) [485]  (5.97 ns)

 <State 514>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_3', ./imgproc.h:55) [486]  (5.97 ns)

 <State 515>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_3', ./imgproc.h:55) [486]  (5.97 ns)

 <State 516>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_3', ./imgproc.h:55) [486]  (5.97 ns)

 <State 517>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_3', ./imgproc.h:55) [486]  (5.97 ns)

 <State 518>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_4', ./imgproc.h:55) [487]  (5.97 ns)

 <State 519>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_4', ./imgproc.h:55) [487]  (5.97 ns)

 <State 520>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_4', ./imgproc.h:55) [487]  (5.97 ns)

 <State 521>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_4', ./imgproc.h:55) [487]  (5.97 ns)

 <State 522>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_5', ./imgproc.h:55) [488]  (5.97 ns)

 <State 523>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_5', ./imgproc.h:55) [488]  (5.97 ns)

 <State 524>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_5', ./imgproc.h:55) [488]  (5.97 ns)

 <State 525>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_5', ./imgproc.h:55) [488]  (5.97 ns)

 <State 526>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_6', ./imgproc.h:55) [489]  (5.97 ns)

 <State 527>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_6', ./imgproc.h:55) [489]  (5.97 ns)

 <State 528>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_6', ./imgproc.h:55) [489]  (5.97 ns)

 <State 529>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_6', ./imgproc.h:55) [489]  (5.97 ns)

 <State 530>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_7', ./imgproc.h:55) [490]  (5.97 ns)

 <State 531>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_7', ./imgproc.h:55) [490]  (5.97 ns)

 <State 532>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_7', ./imgproc.h:55) [490]  (5.97 ns)

 <State 533>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_7', ./imgproc.h:55) [490]  (5.97 ns)

 <State 534>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_8', ./imgproc.h:55) [491]  (5.97 ns)

 <State 535>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_8', ./imgproc.h:55) [491]  (5.97 ns)

 <State 536>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_8', ./imgproc.h:55) [491]  (5.97 ns)

 <State 537>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_8', ./imgproc.h:55) [491]  (5.97 ns)

 <State 538>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_9', ./imgproc.h:55) [492]  (5.97 ns)

 <State 539>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_9', ./imgproc.h:55) [492]  (5.97 ns)

 <State 540>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_9', ./imgproc.h:55) [492]  (5.97 ns)

 <State 541>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_9', ./imgproc.h:55) [492]  (5.97 ns)

 <State 542>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_s', ./imgproc.h:55) [493]  (5.97 ns)

 <State 543>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_s', ./imgproc.h:55) [493]  (5.97 ns)

 <State 544>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_s', ./imgproc.h:55) [493]  (5.97 ns)

 <State 545>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_s', ./imgproc.h:55) [493]  (5.97 ns)

 <State 546>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_10', ./imgproc.h:55) [494]  (5.97 ns)

 <State 547>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_10', ./imgproc.h:55) [494]  (5.97 ns)

 <State 548>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_10', ./imgproc.h:55) [494]  (5.97 ns)

 <State 549>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_10', ./imgproc.h:55) [494]  (5.97 ns)

 <State 550>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_11', ./imgproc.h:55) [495]  (5.97 ns)

 <State 551>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_11', ./imgproc.h:55) [495]  (5.97 ns)

 <State 552>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_11', ./imgproc.h:55) [495]  (5.97 ns)

 <State 553>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_11', ./imgproc.h:55) [495]  (5.97 ns)

 <State 554>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_12', ./imgproc.h:55) [496]  (5.97 ns)

 <State 555>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_12', ./imgproc.h:55) [496]  (5.97 ns)

 <State 556>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_12', ./imgproc.h:55) [496]  (5.97 ns)

 <State 557>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_12', ./imgproc.h:55) [496]  (5.97 ns)

 <State 558>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_13', ./imgproc.h:55) [497]  (5.97 ns)

 <State 559>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_13', ./imgproc.h:55) [497]  (5.97 ns)

 <State 560>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_13', ./imgproc.h:55) [497]  (5.97 ns)

 <State 561>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_13', ./imgproc.h:55) [497]  (5.97 ns)

 <State 562>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9', ./imgproc.h:55) [498]  (5.97 ns)

 <State 563>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9', ./imgproc.h:55) [498]  (5.97 ns)

 <State 564>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9', ./imgproc.h:55) [498]  (5.97 ns)

 <State 565>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9', ./imgproc.h:55) [498]  (5.97 ns)

 <State 566>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_1', ./imgproc.h:55) [499]  (5.97 ns)

 <State 567>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_1', ./imgproc.h:55) [499]  (5.97 ns)

 <State 568>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_1', ./imgproc.h:55) [499]  (5.97 ns)

 <State 569>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_1', ./imgproc.h:55) [499]  (5.97 ns)

 <State 570>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_2', ./imgproc.h:55) [500]  (5.97 ns)

 <State 571>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_2', ./imgproc.h:55) [500]  (5.97 ns)

 <State 572>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_2', ./imgproc.h:55) [500]  (5.97 ns)

 <State 573>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_2', ./imgproc.h:55) [500]  (5.97 ns)

 <State 574>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_3', ./imgproc.h:55) [501]  (5.97 ns)

 <State 575>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_3', ./imgproc.h:55) [501]  (5.97 ns)

 <State 576>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_3', ./imgproc.h:55) [501]  (5.97 ns)

 <State 577>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_3', ./imgproc.h:55) [501]  (5.97 ns)

 <State 578>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_4', ./imgproc.h:55) [502]  (5.97 ns)

 <State 579>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_4', ./imgproc.h:55) [502]  (5.97 ns)

 <State 580>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_4', ./imgproc.h:55) [502]  (5.97 ns)

 <State 581>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_4', ./imgproc.h:55) [502]  (5.97 ns)

 <State 582>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_5', ./imgproc.h:55) [503]  (5.97 ns)

 <State 583>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_5', ./imgproc.h:55) [503]  (5.97 ns)

 <State 584>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_5', ./imgproc.h:55) [503]  (5.97 ns)

 <State 585>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_5', ./imgproc.h:55) [503]  (5.97 ns)

 <State 586>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_6', ./imgproc.h:55) [504]  (5.97 ns)

 <State 587>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_6', ./imgproc.h:55) [504]  (5.97 ns)

 <State 588>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_6', ./imgproc.h:55) [504]  (5.97 ns)

 <State 589>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_6', ./imgproc.h:55) [504]  (5.97 ns)

 <State 590>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_7', ./imgproc.h:55) [505]  (5.97 ns)

 <State 591>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_7', ./imgproc.h:55) [505]  (5.97 ns)

 <State 592>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_7', ./imgproc.h:55) [505]  (5.97 ns)

 <State 593>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_7', ./imgproc.h:55) [505]  (5.97 ns)

 <State 594>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_8', ./imgproc.h:55) [506]  (5.97 ns)

 <State 595>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_8', ./imgproc.h:55) [506]  (5.97 ns)

 <State 596>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_8', ./imgproc.h:55) [506]  (5.97 ns)

 <State 597>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_8', ./imgproc.h:55) [506]  (5.97 ns)

 <State 598>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_9', ./imgproc.h:55) [507]  (5.97 ns)

 <State 599>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_9', ./imgproc.h:55) [507]  (5.97 ns)

 <State 600>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_9', ./imgproc.h:55) [507]  (5.97 ns)

 <State 601>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_9', ./imgproc.h:55) [507]  (5.97 ns)

 <State 602>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_s', ./imgproc.h:55) [508]  (5.97 ns)

 <State 603>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_s', ./imgproc.h:55) [508]  (5.97 ns)

 <State 604>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_s', ./imgproc.h:55) [508]  (5.97 ns)

 <State 605>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_s', ./imgproc.h:55) [508]  (5.97 ns)

 <State 606>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_10', ./imgproc.h:55) [509]  (5.97 ns)

 <State 607>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_10', ./imgproc.h:55) [509]  (5.97 ns)

 <State 608>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_10', ./imgproc.h:55) [509]  (5.97 ns)

 <State 609>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_10', ./imgproc.h:55) [509]  (5.97 ns)

 <State 610>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_11', ./imgproc.h:55) [510]  (5.97 ns)

 <State 611>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_11', ./imgproc.h:55) [510]  (5.97 ns)

 <State 612>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_11', ./imgproc.h:55) [510]  (5.97 ns)

 <State 613>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_11', ./imgproc.h:55) [510]  (5.97 ns)

 <State 614>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_12', ./imgproc.h:55) [511]  (5.97 ns)

 <State 615>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_12', ./imgproc.h:55) [511]  (5.97 ns)

 <State 616>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_12', ./imgproc.h:55) [511]  (5.97 ns)

 <State 617>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_12', ./imgproc.h:55) [511]  (5.97 ns)

 <State 618>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_13', ./imgproc.h:55) [512]  (5.97 ns)

 <State 619>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_13', ./imgproc.h:55) [512]  (5.97 ns)

 <State 620>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_13', ./imgproc.h:55) [512]  (5.97 ns)

 <State 621>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_13', ./imgproc.h:55) [512]  (5.97 ns)

 <State 622>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_s', ./imgproc.h:55) [513]  (5.97 ns)

 <State 623>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_s', ./imgproc.h:55) [513]  (5.97 ns)

 <State 624>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_s', ./imgproc.h:55) [513]  (5.97 ns)

 <State 625>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_s', ./imgproc.h:55) [513]  (5.97 ns)

 <State 626>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10_1', ./imgproc.h:55) [514]  (5.97 ns)

 <State 627>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10_1', ./imgproc.h:55) [514]  (5.97 ns)

 <State 628>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10_1', ./imgproc.h:55) [514]  (5.97 ns)

 <State 629>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10_1', ./imgproc.h:55) [514]  (5.97 ns)

 <State 630>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10_2', ./imgproc.h:55) [515]  (5.97 ns)

 <State 631>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10_2', ./imgproc.h:55) [515]  (5.97 ns)

 <State 632>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10_2', ./imgproc.h:55) [515]  (5.97 ns)

 <State 633>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10_2', ./imgproc.h:55) [515]  (5.97 ns)

 <State 634>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10_3', ./imgproc.h:55) [516]  (5.97 ns)

 <State 635>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10_3', ./imgproc.h:55) [516]  (5.97 ns)

 <State 636>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10_3', ./imgproc.h:55) [516]  (5.97 ns)

 <State 637>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10_3', ./imgproc.h:55) [516]  (5.97 ns)

 <State 638>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10_4', ./imgproc.h:55) [517]  (5.97 ns)

 <State 639>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10_4', ./imgproc.h:55) [517]  (5.97 ns)

 <State 640>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10_4', ./imgproc.h:55) [517]  (5.97 ns)

 <State 641>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10_4', ./imgproc.h:55) [517]  (5.97 ns)

 <State 642>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10_5', ./imgproc.h:55) [518]  (5.97 ns)

 <State 643>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10_5', ./imgproc.h:55) [518]  (5.97 ns)

 <State 644>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10_5', ./imgproc.h:55) [518]  (5.97 ns)

 <State 645>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10_5', ./imgproc.h:55) [518]  (5.97 ns)

 <State 646>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10_6', ./imgproc.h:55) [519]  (5.97 ns)

 <State 647>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10_6', ./imgproc.h:55) [519]  (5.97 ns)

 <State 648>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10_6', ./imgproc.h:55) [519]  (5.97 ns)

 <State 649>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10_6', ./imgproc.h:55) [519]  (5.97 ns)

 <State 650>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10_7', ./imgproc.h:55) [520]  (5.97 ns)

 <State 651>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10_7', ./imgproc.h:55) [520]  (5.97 ns)

 <State 652>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10_7', ./imgproc.h:55) [520]  (5.97 ns)

 <State 653>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10_7', ./imgproc.h:55) [520]  (5.97 ns)

 <State 654>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10_8', ./imgproc.h:55) [521]  (5.97 ns)

 <State 655>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10_8', ./imgproc.h:55) [521]  (5.97 ns)

 <State 656>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10_8', ./imgproc.h:55) [521]  (5.97 ns)

 <State 657>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10_8', ./imgproc.h:55) [521]  (5.97 ns)

 <State 658>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10_9', ./imgproc.h:55) [522]  (5.97 ns)

 <State 659>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10_9', ./imgproc.h:55) [522]  (5.97 ns)

 <State 660>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10_9', ./imgproc.h:55) [522]  (5.97 ns)

 <State 661>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10_9', ./imgproc.h:55) [522]  (5.97 ns)

 <State 662>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10_s', ./imgproc.h:55) [523]  (5.97 ns)

 <State 663>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10_s', ./imgproc.h:55) [523]  (5.97 ns)

 <State 664>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10_s', ./imgproc.h:55) [523]  (5.97 ns)

 <State 665>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10_s', ./imgproc.h:55) [523]  (5.97 ns)

 <State 666>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10_10', ./imgproc.h:55) [524]  (5.97 ns)

 <State 667>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10_10', ./imgproc.h:55) [524]  (5.97 ns)

 <State 668>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10_10', ./imgproc.h:55) [524]  (5.97 ns)

 <State 669>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10_10', ./imgproc.h:55) [524]  (5.97 ns)

 <State 670>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10_11', ./imgproc.h:55) [525]  (5.97 ns)

 <State 671>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10_11', ./imgproc.h:55) [525]  (5.97 ns)

 <State 672>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10_11', ./imgproc.h:55) [525]  (5.97 ns)

 <State 673>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10_11', ./imgproc.h:55) [525]  (5.97 ns)

 <State 674>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10_12', ./imgproc.h:55) [526]  (5.97 ns)

 <State 675>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10_12', ./imgproc.h:55) [526]  (5.97 ns)

 <State 676>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10_12', ./imgproc.h:55) [526]  (5.97 ns)

 <State 677>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10_12', ./imgproc.h:55) [526]  (5.97 ns)

 <State 678>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10_13', ./imgproc.h:55) [527]  (5.97 ns)

 <State 679>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10_13', ./imgproc.h:55) [527]  (5.97 ns)

 <State 680>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10_13', ./imgproc.h:55) [527]  (5.97 ns)

 <State 681>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10_13', ./imgproc.h:55) [527]  (5.97 ns)

 <State 682>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10', ./imgproc.h:55) [528]  (5.97 ns)

 <State 683>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10', ./imgproc.h:55) [528]  (5.97 ns)

 <State 684>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10', ./imgproc.h:55) [528]  (5.97 ns)

 <State 685>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10', ./imgproc.h:55) [528]  (5.97 ns)

 <State 686>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11_1', ./imgproc.h:55) [529]  (5.97 ns)

 <State 687>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11_1', ./imgproc.h:55) [529]  (5.97 ns)

 <State 688>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11_1', ./imgproc.h:55) [529]  (5.97 ns)

 <State 689>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11_1', ./imgproc.h:55) [529]  (5.97 ns)

 <State 690>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11_2', ./imgproc.h:55) [530]  (5.97 ns)

 <State 691>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11_2', ./imgproc.h:55) [530]  (5.97 ns)

 <State 692>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11_2', ./imgproc.h:55) [530]  (5.97 ns)

 <State 693>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11_2', ./imgproc.h:55) [530]  (5.97 ns)

 <State 694>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11_3', ./imgproc.h:55) [531]  (5.97 ns)

 <State 695>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11_3', ./imgproc.h:55) [531]  (5.97 ns)

 <State 696>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11_3', ./imgproc.h:55) [531]  (5.97 ns)

 <State 697>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11_3', ./imgproc.h:55) [531]  (5.97 ns)

 <State 698>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11_4', ./imgproc.h:55) [532]  (5.97 ns)

 <State 699>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11_4', ./imgproc.h:55) [532]  (5.97 ns)

 <State 700>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11_4', ./imgproc.h:55) [532]  (5.97 ns)

 <State 701>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11_4', ./imgproc.h:55) [532]  (5.97 ns)

 <State 702>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11_5', ./imgproc.h:55) [533]  (5.97 ns)

 <State 703>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11_5', ./imgproc.h:55) [533]  (5.97 ns)

 <State 704>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11_5', ./imgproc.h:55) [533]  (5.97 ns)

 <State 705>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11_5', ./imgproc.h:55) [533]  (5.97 ns)

 <State 706>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11_6', ./imgproc.h:55) [534]  (5.97 ns)

 <State 707>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11_6', ./imgproc.h:55) [534]  (5.97 ns)

 <State 708>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11_6', ./imgproc.h:55) [534]  (5.97 ns)

 <State 709>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11_6', ./imgproc.h:55) [534]  (5.97 ns)

 <State 710>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11_7', ./imgproc.h:55) [535]  (5.97 ns)

 <State 711>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11_7', ./imgproc.h:55) [535]  (5.97 ns)

 <State 712>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11_7', ./imgproc.h:55) [535]  (5.97 ns)

 <State 713>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11_7', ./imgproc.h:55) [535]  (5.97 ns)

 <State 714>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11_8', ./imgproc.h:55) [536]  (5.97 ns)

 <State 715>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11_8', ./imgproc.h:55) [536]  (5.97 ns)

 <State 716>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11_8', ./imgproc.h:55) [536]  (5.97 ns)

 <State 717>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11_8', ./imgproc.h:55) [536]  (5.97 ns)

 <State 718>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11_9', ./imgproc.h:55) [537]  (5.97 ns)

 <State 719>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11_9', ./imgproc.h:55) [537]  (5.97 ns)

 <State 720>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11_9', ./imgproc.h:55) [537]  (5.97 ns)

 <State 721>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11_9', ./imgproc.h:55) [537]  (5.97 ns)

 <State 722>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11_s', ./imgproc.h:55) [538]  (5.97 ns)

 <State 723>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11_s', ./imgproc.h:55) [538]  (5.97 ns)

 <State 724>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11_s', ./imgproc.h:55) [538]  (5.97 ns)

 <State 725>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11_s', ./imgproc.h:55) [538]  (5.97 ns)

 <State 726>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11_10', ./imgproc.h:55) [539]  (5.97 ns)

 <State 727>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11_10', ./imgproc.h:55) [539]  (5.97 ns)

 <State 728>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11_10', ./imgproc.h:55) [539]  (5.97 ns)

 <State 729>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11_10', ./imgproc.h:55) [539]  (5.97 ns)

 <State 730>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11_11', ./imgproc.h:55) [540]  (5.97 ns)

 <State 731>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11_11', ./imgproc.h:55) [540]  (5.97 ns)

 <State 732>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11_11', ./imgproc.h:55) [540]  (5.97 ns)

 <State 733>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11_11', ./imgproc.h:55) [540]  (5.97 ns)

 <State 734>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11_12', ./imgproc.h:55) [541]  (5.97 ns)

 <State 735>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11_12', ./imgproc.h:55) [541]  (5.97 ns)

 <State 736>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11_12', ./imgproc.h:55) [541]  (5.97 ns)

 <State 737>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11_12', ./imgproc.h:55) [541]  (5.97 ns)

 <State 738>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11_13', ./imgproc.h:55) [542]  (5.97 ns)

 <State 739>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11_13', ./imgproc.h:55) [542]  (5.97 ns)

 <State 740>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11_13', ./imgproc.h:55) [542]  (5.97 ns)

 <State 741>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11_13', ./imgproc.h:55) [542]  (5.97 ns)

 <State 742>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11', ./imgproc.h:55) [543]  (5.97 ns)

 <State 743>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11', ./imgproc.h:55) [543]  (5.97 ns)

 <State 744>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11', ./imgproc.h:55) [543]  (5.97 ns)

 <State 745>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11', ./imgproc.h:55) [543]  (5.97 ns)

 <State 746>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12_1', ./imgproc.h:55) [544]  (5.97 ns)

 <State 747>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12_1', ./imgproc.h:55) [544]  (5.97 ns)

 <State 748>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12_1', ./imgproc.h:55) [544]  (5.97 ns)

 <State 749>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12_1', ./imgproc.h:55) [544]  (5.97 ns)

 <State 750>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12_2', ./imgproc.h:55) [545]  (5.97 ns)

 <State 751>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12_2', ./imgproc.h:55) [545]  (5.97 ns)

 <State 752>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12_2', ./imgproc.h:55) [545]  (5.97 ns)

 <State 753>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12_2', ./imgproc.h:55) [545]  (5.97 ns)

 <State 754>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12_3', ./imgproc.h:55) [546]  (5.97 ns)

 <State 755>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12_3', ./imgproc.h:55) [546]  (5.97 ns)

 <State 756>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12_3', ./imgproc.h:55) [546]  (5.97 ns)

 <State 757>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12_3', ./imgproc.h:55) [546]  (5.97 ns)

 <State 758>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12_4', ./imgproc.h:55) [547]  (5.97 ns)

 <State 759>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12_4', ./imgproc.h:55) [547]  (5.97 ns)

 <State 760>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12_4', ./imgproc.h:55) [547]  (5.97 ns)

 <State 761>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12_4', ./imgproc.h:55) [547]  (5.97 ns)

 <State 762>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12_5', ./imgproc.h:55) [548]  (5.97 ns)

 <State 763>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12_5', ./imgproc.h:55) [548]  (5.97 ns)

 <State 764>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12_5', ./imgproc.h:55) [548]  (5.97 ns)

 <State 765>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12_5', ./imgproc.h:55) [548]  (5.97 ns)

 <State 766>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12_6', ./imgproc.h:55) [549]  (5.97 ns)

 <State 767>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12_6', ./imgproc.h:55) [549]  (5.97 ns)

 <State 768>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12_6', ./imgproc.h:55) [549]  (5.97 ns)

 <State 769>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12_6', ./imgproc.h:55) [549]  (5.97 ns)

 <State 770>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12_7', ./imgproc.h:55) [550]  (5.97 ns)

 <State 771>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12_7', ./imgproc.h:55) [550]  (5.97 ns)

 <State 772>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12_7', ./imgproc.h:55) [550]  (5.97 ns)

 <State 773>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12_7', ./imgproc.h:55) [550]  (5.97 ns)

 <State 774>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12_8', ./imgproc.h:55) [551]  (5.97 ns)

 <State 775>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12_8', ./imgproc.h:55) [551]  (5.97 ns)

 <State 776>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12_8', ./imgproc.h:55) [551]  (5.97 ns)

 <State 777>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12_8', ./imgproc.h:55) [551]  (5.97 ns)

 <State 778>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12_9', ./imgproc.h:55) [552]  (5.97 ns)

 <State 779>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12_9', ./imgproc.h:55) [552]  (5.97 ns)

 <State 780>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12_9', ./imgproc.h:55) [552]  (5.97 ns)

 <State 781>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12_9', ./imgproc.h:55) [552]  (5.97 ns)

 <State 782>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12_s', ./imgproc.h:55) [553]  (5.97 ns)

 <State 783>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12_s', ./imgproc.h:55) [553]  (5.97 ns)

 <State 784>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12_s', ./imgproc.h:55) [553]  (5.97 ns)

 <State 785>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12_s', ./imgproc.h:55) [553]  (5.97 ns)

 <State 786>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12_10', ./imgproc.h:55) [554]  (5.97 ns)

 <State 787>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12_10', ./imgproc.h:55) [554]  (5.97 ns)

 <State 788>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12_10', ./imgproc.h:55) [554]  (5.97 ns)

 <State 789>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12_10', ./imgproc.h:55) [554]  (5.97 ns)

 <State 790>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12_11', ./imgproc.h:55) [555]  (5.97 ns)

 <State 791>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12_11', ./imgproc.h:55) [555]  (5.97 ns)

 <State 792>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12_11', ./imgproc.h:55) [555]  (5.97 ns)

 <State 793>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12_11', ./imgproc.h:55) [555]  (5.97 ns)

 <State 794>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12_12', ./imgproc.h:55) [556]  (5.97 ns)

 <State 795>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12_12', ./imgproc.h:55) [556]  (5.97 ns)

 <State 796>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12_12', ./imgproc.h:55) [556]  (5.97 ns)

 <State 797>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12_12', ./imgproc.h:55) [556]  (5.97 ns)

 <State 798>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12_13', ./imgproc.h:55) [557]  (5.97 ns)

 <State 799>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12_13', ./imgproc.h:55) [557]  (5.97 ns)

 <State 800>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12_13', ./imgproc.h:55) [557]  (5.97 ns)

 <State 801>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12_13', ./imgproc.h:55) [557]  (5.97 ns)

 <State 802>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12', ./imgproc.h:55) [558]  (5.97 ns)

 <State 803>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12', ./imgproc.h:55) [558]  (5.97 ns)

 <State 804>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12', ./imgproc.h:55) [558]  (5.97 ns)

 <State 805>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12', ./imgproc.h:55) [558]  (5.97 ns)

 <State 806>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13_1', ./imgproc.h:55) [559]  (5.97 ns)

 <State 807>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13_1', ./imgproc.h:55) [559]  (5.97 ns)

 <State 808>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13_1', ./imgproc.h:55) [559]  (5.97 ns)

 <State 809>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13_1', ./imgproc.h:55) [559]  (5.97 ns)

 <State 810>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13_2', ./imgproc.h:55) [560]  (5.97 ns)

 <State 811>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13_2', ./imgproc.h:55) [560]  (5.97 ns)

 <State 812>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13_2', ./imgproc.h:55) [560]  (5.97 ns)

 <State 813>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13_2', ./imgproc.h:55) [560]  (5.97 ns)

 <State 814>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13_3', ./imgproc.h:55) [561]  (5.97 ns)

 <State 815>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13_3', ./imgproc.h:55) [561]  (5.97 ns)

 <State 816>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13_3', ./imgproc.h:55) [561]  (5.97 ns)

 <State 817>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13_3', ./imgproc.h:55) [561]  (5.97 ns)

 <State 818>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13_4', ./imgproc.h:55) [562]  (5.97 ns)

 <State 819>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13_4', ./imgproc.h:55) [562]  (5.97 ns)

 <State 820>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13_4', ./imgproc.h:55) [562]  (5.97 ns)

 <State 821>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13_4', ./imgproc.h:55) [562]  (5.97 ns)

 <State 822>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13_5', ./imgproc.h:55) [563]  (5.97 ns)

 <State 823>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13_5', ./imgproc.h:55) [563]  (5.97 ns)

 <State 824>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13_5', ./imgproc.h:55) [563]  (5.97 ns)

 <State 825>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13_5', ./imgproc.h:55) [563]  (5.97 ns)

 <State 826>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13_6', ./imgproc.h:55) [564]  (5.97 ns)

 <State 827>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13_6', ./imgproc.h:55) [564]  (5.97 ns)

 <State 828>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13_6', ./imgproc.h:55) [564]  (5.97 ns)

 <State 829>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13_6', ./imgproc.h:55) [564]  (5.97 ns)

 <State 830>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13_7', ./imgproc.h:55) [565]  (5.97 ns)

 <State 831>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13_7', ./imgproc.h:55) [565]  (5.97 ns)

 <State 832>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13_7', ./imgproc.h:55) [565]  (5.97 ns)

 <State 833>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13_7', ./imgproc.h:55) [565]  (5.97 ns)

 <State 834>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13_8', ./imgproc.h:55) [566]  (5.97 ns)

 <State 835>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13_8', ./imgproc.h:55) [566]  (5.97 ns)

 <State 836>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13_8', ./imgproc.h:55) [566]  (5.97 ns)

 <State 837>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13_8', ./imgproc.h:55) [566]  (5.97 ns)

 <State 838>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13_9', ./imgproc.h:55) [567]  (5.97 ns)

 <State 839>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13_9', ./imgproc.h:55) [567]  (5.97 ns)

 <State 840>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13_9', ./imgproc.h:55) [567]  (5.97 ns)

 <State 841>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13_9', ./imgproc.h:55) [567]  (5.97 ns)

 <State 842>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13_s', ./imgproc.h:55) [568]  (5.97 ns)

 <State 843>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13_s', ./imgproc.h:55) [568]  (5.97 ns)

 <State 844>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13_s', ./imgproc.h:55) [568]  (5.97 ns)

 <State 845>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13_s', ./imgproc.h:55) [568]  (5.97 ns)

 <State 846>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13_10', ./imgproc.h:55) [569]  (5.97 ns)

 <State 847>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13_10', ./imgproc.h:55) [569]  (5.97 ns)

 <State 848>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13_10', ./imgproc.h:55) [569]  (5.97 ns)

 <State 849>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13_10', ./imgproc.h:55) [569]  (5.97 ns)

 <State 850>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13_11', ./imgproc.h:55) [570]  (5.97 ns)

 <State 851>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13_11', ./imgproc.h:55) [570]  (5.97 ns)

 <State 852>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13_11', ./imgproc.h:55) [570]  (5.97 ns)

 <State 853>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13_11', ./imgproc.h:55) [570]  (5.97 ns)

 <State 854>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13_12', ./imgproc.h:55) [571]  (5.97 ns)

 <State 855>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13_12', ./imgproc.h:55) [571]  (5.97 ns)

 <State 856>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13_12', ./imgproc.h:55) [571]  (5.97 ns)

 <State 857>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13_12', ./imgproc.h:55) [571]  (5.97 ns)

 <State 858>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13_13', ./imgproc.h:55) [572]  (5.97 ns)

 <State 859>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13_13', ./imgproc.h:55) [572]  (5.97 ns)

 <State 860>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13_13', ./imgproc.h:55) [572]  (5.97 ns)

 <State 861>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13_13', ./imgproc.h:55) [572]  (5.97 ns)

 <State 862>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13', ./imgproc.h:55) [573]  (5.97 ns)

 <State 863>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13', ./imgproc.h:55) [573]  (5.97 ns)

 <State 864>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13', ./imgproc.h:55) [573]  (5.97 ns)

 <State 865>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13', ./imgproc.h:55) [573]  (5.97 ns)

 <State 866>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14_1', ./imgproc.h:55) [574]  (5.97 ns)

 <State 867>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14_1', ./imgproc.h:55) [574]  (5.97 ns)

 <State 868>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14_1', ./imgproc.h:55) [574]  (5.97 ns)

 <State 869>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14_1', ./imgproc.h:55) [574]  (5.97 ns)

 <State 870>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14_2', ./imgproc.h:55) [575]  (5.97 ns)

 <State 871>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14_2', ./imgproc.h:55) [575]  (5.97 ns)

 <State 872>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14_2', ./imgproc.h:55) [575]  (5.97 ns)

 <State 873>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14_2', ./imgproc.h:55) [575]  (5.97 ns)

 <State 874>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14_3', ./imgproc.h:55) [576]  (5.97 ns)

 <State 875>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14_3', ./imgproc.h:55) [576]  (5.97 ns)

 <State 876>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14_3', ./imgproc.h:55) [576]  (5.97 ns)

 <State 877>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14_3', ./imgproc.h:55) [576]  (5.97 ns)

 <State 878>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14_4', ./imgproc.h:55) [577]  (5.97 ns)

 <State 879>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14_4', ./imgproc.h:55) [577]  (5.97 ns)

 <State 880>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14_4', ./imgproc.h:55) [577]  (5.97 ns)

 <State 881>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14_4', ./imgproc.h:55) [577]  (5.97 ns)

 <State 882>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14_5', ./imgproc.h:55) [578]  (5.97 ns)

 <State 883>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14_5', ./imgproc.h:55) [578]  (5.97 ns)

 <State 884>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14_5', ./imgproc.h:55) [578]  (5.97 ns)

 <State 885>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14_5', ./imgproc.h:55) [578]  (5.97 ns)

 <State 886>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14_6', ./imgproc.h:55) [579]  (5.97 ns)

 <State 887>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14_6', ./imgproc.h:55) [579]  (5.97 ns)

 <State 888>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14_6', ./imgproc.h:55) [579]  (5.97 ns)

 <State 889>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14_6', ./imgproc.h:55) [579]  (5.97 ns)

 <State 890>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14_7', ./imgproc.h:55) [580]  (5.97 ns)

 <State 891>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14_7', ./imgproc.h:55) [580]  (5.97 ns)

 <State 892>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14_7', ./imgproc.h:55) [580]  (5.97 ns)

 <State 893>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14_7', ./imgproc.h:55) [580]  (5.97 ns)

 <State 894>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14_8', ./imgproc.h:55) [581]  (5.97 ns)

 <State 895>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14_8', ./imgproc.h:55) [581]  (5.97 ns)

 <State 896>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14_8', ./imgproc.h:55) [581]  (5.97 ns)

 <State 897>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14_8', ./imgproc.h:55) [581]  (5.97 ns)

 <State 898>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14_9', ./imgproc.h:55) [582]  (5.97 ns)

 <State 899>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14_9', ./imgproc.h:55) [582]  (5.97 ns)

 <State 900>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14_9', ./imgproc.h:55) [582]  (5.97 ns)

 <State 901>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14_9', ./imgproc.h:55) [582]  (5.97 ns)

 <State 902>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14_s', ./imgproc.h:55) [583]  (5.97 ns)

 <State 903>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14_s', ./imgproc.h:55) [583]  (5.97 ns)

 <State 904>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14_s', ./imgproc.h:55) [583]  (5.97 ns)

 <State 905>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14_s', ./imgproc.h:55) [583]  (5.97 ns)

 <State 906>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14_10', ./imgproc.h:55) [584]  (5.97 ns)

 <State 907>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14_10', ./imgproc.h:55) [584]  (5.97 ns)

 <State 908>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14_10', ./imgproc.h:55) [584]  (5.97 ns)

 <State 909>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14_10', ./imgproc.h:55) [584]  (5.97 ns)

 <State 910>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14_11', ./imgproc.h:55) [585]  (5.97 ns)

 <State 911>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14_11', ./imgproc.h:55) [585]  (5.97 ns)

 <State 912>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14_11', ./imgproc.h:55) [585]  (5.97 ns)

 <State 913>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14_11', ./imgproc.h:55) [585]  (5.97 ns)

 <State 914>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14_12', ./imgproc.h:55) [586]  (5.97 ns)

 <State 915>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14_12', ./imgproc.h:55) [586]  (5.97 ns)

 <State 916>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14_12', ./imgproc.h:55) [586]  (5.97 ns)

 <State 917>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14_12', ./imgproc.h:55) [586]  (5.97 ns)

 <State 918>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14_13', ./imgproc.h:55) [587]  (5.97 ns)

 <State 919>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14_13', ./imgproc.h:55) [587]  (5.97 ns)

 <State 920>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14_13', ./imgproc.h:55) [587]  (5.97 ns)

 <State 921>: 5.97ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14_13', ./imgproc.h:55) [587]  (5.97 ns)

 <State 922>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('denom', ./imgproc.h:59) [588]  (8.35 ns)

 <State 923>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('denom', ./imgproc.h:59) [588]  (8.35 ns)

 <State 924>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('denom', ./imgproc.h:59) [588]  (8.35 ns)

 <State 925>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('denom', ./imgproc.h:59) [588]  (8.35 ns)

 <State 926>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('denom', ./imgproc.h:59) [588]  (8.35 ns)

 <State 927>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('denom', ./imgproc.h:59) [588]  (8.35 ns)

 <State 928>: 8.35ns
The critical path consists of the following:
	'fdiv' operation ('denom', ./imgproc.h:59) [588]  (8.35 ns)

 <State 929>: 7.31ns
The critical path consists of the following:
	'fmul' operation ('v_assign', ./imgproc.h:64) [589]  (7.31 ns)

 <State 930>: 7.31ns
The critical path consists of the following:
	'fmul' operation ('v_assign', ./imgproc.h:64) [589]  (7.31 ns)

 <State 931>: 6.69ns
The critical path consists of the following:
	'fpext' operation ('d_assign', ./imgproc.h:64) [590]  (2.66 ns)
	'sub' operation ('F2', ./imgproc.h:64) [602]  (1.27 ns)
	'add' operation ('tmp_155', ./imgproc.h:64) [604]  (1.27 ns)
	'select' operation ('sh_amt', ./imgproc.h:64) [606]  (0.557 ns)
	'icmp' operation ('icmp', ./imgproc.h:64) [612]  (0.946 ns)

 <State 932>: 8.48ns
The critical path consists of the following:
	'add' operation ('tmp_488_7_7', ./imgproc.h:64) [4447]  (1.27 ns)
	'select' operation ('sh_amt_7_7', ./imgproc.h:64) [4449]  (0.557 ns)
	'icmp' operation ('tmp_492_7_7', ./imgproc.h:64) [4453]  (1.12 ns)
	'select' operation ('p_Val2_234_7_7', ./imgproc.h:64) [4461]  (2.17 ns)
	'add' operation ('p_Val2_235_7_7', ./imgproc.h:64) [4481]  (1.58 ns)
	'select' operation ('newSel', ./imgproc.h:64) [4490]  (0 ns)
	'select' operation ('kernel.val[7].V[7]', ./imgproc.h:28) [4493]  (1.79 ns)
	'insertvalue' operation ('mrv_111', ./imgproc.h:67) [4606]  (0 ns)
	'insertvalue' operation ('mrv_112', ./imgproc.h:67) [4607]  (0 ns)
	'insertvalue' operation ('mrv_113', ./imgproc.h:67) [4608]  (0 ns)
	'insertvalue' operation ('mrv_114', ./imgproc.h:67) [4609]  (0 ns)
	'insertvalue' operation ('mrv_115', ./imgproc.h:67) [4610]  (0 ns)
	'insertvalue' operation ('mrv_116', ./imgproc.h:67) [4611]  (0 ns)
	'insertvalue' operation ('mrv_117', ./imgproc.h:67) [4612]  (0 ns)
	'insertvalue' operation ('mrv_118', ./imgproc.h:67) [4613]  (0 ns)
	'insertvalue' operation ('mrv_119', ./imgproc.h:67) [4614]  (0 ns)
	'insertvalue' operation ('mrv_120', ./imgproc.h:67) [4615]  (0 ns)
	'insertvalue' operation ('mrv_121', ./imgproc.h:67) [4616]  (0 ns)
	'insertvalue' operation ('mrv_122', ./imgproc.h:67) [4617]  (0 ns)
	'insertvalue' operation ('mrv_123', ./imgproc.h:67) [4618]  (0 ns)
	'insertvalue' operation ('mrv_124', ./imgproc.h:67) [4619]  (0 ns)
	'insertvalue' operation ('mrv_125', ./imgproc.h:67) [4620]  (0 ns)
	'insertvalue' operation ('mrv_126', ./imgproc.h:67) [4621]  (0 ns)
	'insertvalue' operation ('mrv_127', ./imgproc.h:67) [4622]  (0 ns)
	'insertvalue' operation ('mrv_128', ./imgproc.h:67) [4623]  (0 ns)
	'insertvalue' operation ('mrv_129', ./imgproc.h:67) [4624]  (0 ns)
	'insertvalue' operation ('mrv_130', ./imgproc.h:67) [4625]  (0 ns)
	'insertvalue' operation ('mrv_131', ./imgproc.h:67) [4626]  (0 ns)
	'insertvalue' operation ('mrv_132', ./imgproc.h:67) [4627]  (0 ns)
	'insertvalue' operation ('mrv_133', ./imgproc.h:67) [4628]  (0 ns)
	'insertvalue' operation ('mrv_134', ./imgproc.h:67) [4629]  (0 ns)
	'insertvalue' operation ('mrv_135', ./imgproc.h:67) [4630]  (0 ns)
	'insertvalue' operation ('mrv_136', ./imgproc.h:67) [4631]  (0 ns)
	'insertvalue' operation ('mrv_137', ./imgproc.h:67) [4632]  (0 ns)
	'insertvalue' operation ('mrv_138', ./imgproc.h:67) [4633]  (0 ns)
	'insertvalue' operation ('mrv_139', ./imgproc.h:67) [4634]  (0 ns)
	'insertvalue' operation ('mrv_140', ./imgproc.h:67) [4635]  (0 ns)
	'insertvalue' operation ('mrv_141', ./imgproc.h:67) [4636]  (0 ns)
	'insertvalue' operation ('mrv_142', ./imgproc.h:67) [4637]  (0 ns)
	'insertvalue' operation ('mrv_143', ./imgproc.h:67) [4638]  (0 ns)
	'insertvalue' operation ('mrv_144', ./imgproc.h:67) [4639]  (0 ns)
	'insertvalue' operation ('mrv_145', ./imgproc.h:67) [4640]  (0 ns)
	'insertvalue' operation ('mrv_146', ./imgproc.h:67) [4641]  (0 ns)
	'insertvalue' operation ('mrv_147', ./imgproc.h:67) [4642]  (0 ns)
	'insertvalue' operation ('mrv_148', ./imgproc.h:67) [4643]  (0 ns)
	'insertvalue' operation ('mrv_149', ./imgproc.h:67) [4644]  (0 ns)
	'insertvalue' operation ('mrv_150', ./imgproc.h:67) [4645]  (0 ns)
	'insertvalue' operation ('mrv_151', ./imgproc.h:67) [4646]  (0 ns)
	'insertvalue' operation ('mrv_152', ./imgproc.h:67) [4647]  (0 ns)
	'insertvalue' operation ('mrv_153', ./imgproc.h:67) [4648]  (0 ns)
	'insertvalue' operation ('mrv_154', ./imgproc.h:67) [4649]  (0 ns)
	'insertvalue' operation ('mrv_155', ./imgproc.h:67) [4650]  (0 ns)
	'insertvalue' operation ('mrv_156', ./imgproc.h:67) [4651]  (0 ns)
	'insertvalue' operation ('mrv_157', ./imgproc.h:67) [4652]  (0 ns)
	'insertvalue' operation ('mrv_158', ./imgproc.h:67) [4653]  (0 ns)
	'insertvalue' operation ('mrv_159', ./imgproc.h:67) [4654]  (0 ns)
	'insertvalue' operation ('mrv_160', ./imgproc.h:67) [4655]  (0 ns)
	'insertvalue' operation ('mrv_161', ./imgproc.h:67) [4656]  (0 ns)
	'insertvalue' operation ('mrv_162', ./imgproc.h:67) [4657]  (0 ns)
	'insertvalue' operation ('mrv_163', ./imgproc.h:67) [4658]  (0 ns)
	'insertvalue' operation ('mrv_164', ./imgproc.h:67) [4659]  (0 ns)
	'insertvalue' operation ('mrv_165', ./imgproc.h:67) [4660]  (0 ns)
	'insertvalue' operation ('mrv_166', ./imgproc.h:67) [4661]  (0 ns)
	'insertvalue' operation ('mrv_167', ./imgproc.h:67) [4662]  (0 ns)
	'insertvalue' operation ('mrv_168', ./imgproc.h:67) [4663]  (0 ns)
	'insertvalue' operation ('mrv_169', ./imgproc.h:67) [4664]  (0 ns)
	'insertvalue' operation ('mrv_170', ./imgproc.h:67) [4665]  (0 ns)
	'insertvalue' operation ('mrv_171', ./imgproc.h:67) [4666]  (0 ns)
	'insertvalue' operation ('mrv_172', ./imgproc.h:67) [4667]  (0 ns)
	'insertvalue' operation ('mrv_173', ./imgproc.h:67) [4668]  (0 ns)
	'insertvalue' operation ('mrv_174', ./imgproc.h:67) [4669]  (0 ns)
	'insertvalue' operation ('mrv_175', ./imgproc.h:67) [4670]  (0 ns)
	'insertvalue' operation ('mrv_176', ./imgproc.h:67) [4671]  (0 ns)
	'insertvalue' operation ('mrv_177', ./imgproc.h:67) [4672]  (0 ns)
	'insertvalue' operation ('mrv_178', ./imgproc.h:67) [4673]  (0 ns)
	'insertvalue' operation ('mrv_179', ./imgproc.h:67) [4674]  (0 ns)
	'insertvalue' operation ('mrv_180', ./imgproc.h:67) [4675]  (0 ns)
	'insertvalue' operation ('mrv_181', ./imgproc.h:67) [4676]  (0 ns)
	'insertvalue' operation ('mrv_182', ./imgproc.h:67) [4677]  (0 ns)
	'insertvalue' operation ('mrv_183', ./imgproc.h:67) [4678]  (0 ns)
	'insertvalue' operation ('mrv_184', ./imgproc.h:67) [4679]  (0 ns)
	'insertvalue' operation ('mrv_185', ./imgproc.h:67) [4680]  (0 ns)
	'insertvalue' operation ('mrv_186', ./imgproc.h:67) [4681]  (0 ns)
	'insertvalue' operation ('mrv_187', ./imgproc.h:67) [4682]  (0 ns)
	'insertvalue' operation ('mrv_188', ./imgproc.h:67) [4683]  (0 ns)
	'insertvalue' operation ('mrv_189', ./imgproc.h:67) [4684]  (0 ns)
	'insertvalue' operation ('mrv_190', ./imgproc.h:67) [4685]  (0 ns)
	'insertvalue' operation ('mrv_191', ./imgproc.h:67) [4686]  (0 ns)
	'insertvalue' operation ('mrv_192', ./imgproc.h:67) [4687]  (0 ns)
	'insertvalue' operation ('mrv_193', ./imgproc.h:67) [4688]  (0 ns)
	'insertvalue' operation ('mrv_194', ./imgproc.h:67) [4689]  (0 ns)
	'insertvalue' operation ('mrv_195', ./imgproc.h:67) [4690]  (0 ns)
	'insertvalue' operation ('mrv_196', ./imgproc.h:67) [4691]  (0 ns)
	'insertvalue' operation ('mrv_197', ./imgproc.h:67) [4692]  (0 ns)
	'insertvalue' operation ('mrv_198', ./imgproc.h:67) [4693]  (0 ns)
	'insertvalue' operation ('mrv_199', ./imgproc.h:67) [4694]  (0 ns)
	'insertvalue' operation ('mrv_200', ./imgproc.h:67) [4695]  (0 ns)
	'insertvalue' operation ('mrv_201', ./imgproc.h:67) [4696]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362
	State 363
	State 364
	State 365
	State 366
	State 367
	State 368
	State 369
	State 370
	State 371
	State 372
	State 373
	State 374
	State 375
	State 376
	State 377
	State 378
	State 379
	State 380
	State 381
	State 382
	State 383
	State 384
	State 385
	State 386
	State 387
	State 388
	State 389
	State 390
	State 391
	State 392
	State 393
	State 394
	State 395
	State 396
	State 397
	State 398
	State 399
	State 400
	State 401
	State 402
	State 403
	State 404
	State 405
	State 406
	State 407
	State 408
	State 409
	State 410
	State 411
	State 412
	State 413
	State 414
	State 415
	State 416
	State 417
	State 418
	State 419
	State 420
	State 421
	State 422
	State 423
	State 424
	State 425
	State 426
	State 427
	State 428
	State 429
	State 430
	State 431
	State 432
	State 433
	State 434
	State 435
	State 436
	State 437
	State 438
	State 439
	State 440
	State 441
	State 442
	State 443
	State 444
	State 445
	State 446
	State 447
	State 448
	State 449
	State 450
	State 451
	State 452
	State 453
	State 454
	State 455
	State 456
	State 457
	State 458
	State 459
	State 460
	State 461
	State 462
	State 463
	State 464
	State 465
	State 466
	State 467
	State 468
	State 469
	State 470
	State 471
	State 472
	State 473
	State 474
	State 475
	State 476
	State 477
	State 478
	State 479
	State 480
	State 481
	State 482
	State 483
	State 484
	State 485
	State 486
	State 487
	State 488
	State 489
	State 490
	State 491
	State 492
	State 493
	State 494
	State 495
	State 496
	State 497
	State 498
	State 499
	State 500
	State 501
	State 502
	State 503
	State 504
	State 505
	State 506
	State 507
	State 508
	State 509
	State 510
	State 511
	State 512
	State 513
	State 514
	State 515
	State 516
	State 517
	State 518
	State 519
	State 520
	State 521
	State 522
	State 523
	State 524
	State 525
	State 526
	State 527
	State 528
	State 529
	State 530
	State 531
	State 532
	State 533
	State 534
	State 535
	State 536
	State 537
	State 538
	State 539
	State 540
	State 541
	State 542
	State 543
	State 544
	State 545
	State 546
	State 547
	State 548
	State 549
	State 550
	State 551
	State 552
	State 553
	State 554
	State 555
	State 556
	State 557
	State 558
	State 559
	State 560
	State 561
	State 562
	State 563
	State 564
	State 565
	State 566
	State 567
	State 568
	State 569
	State 570
	State 571
	State 572
	State 573
	State 574
	State 575
	State 576
	State 577
	State 578
	State 579
	State 580
	State 581
	State 582
	State 583
	State 584
	State 585
	State 586
	State 587
	State 588
	State 589
	State 590
	State 591
	State 592
	State 593
	State 594
	State 595
	State 596
	State 597
	State 598
	State 599
	State 600
	State 601
	State 602
	State 603
	State 604
	State 605
	State 606
	State 607
	State 608
	State 609
	State 610
	State 611
	State 612
	State 613
	State 614
	State 615
	State 616
	State 617
	State 618
	State 619
	State 620
	State 621
	State 622
	State 623
	State 624
	State 625
	State 626
	State 627
	State 628
	State 629
	State 630
	State 631
	State 632
	State 633
	State 634
	State 635
	State 636
	State 637
	State 638
	State 639
	State 640
	State 641
	State 642
	State 643
	State 644
	State 645
	State 646
	State 647
	State 648
	State 649
	State 650
	State 651
	State 652
	State 653
	State 654
	State 655
	State 656
	State 657
	State 658
	State 659
	State 660
	State 661
	State 662
	State 663
	State 664
	State 665
	State 666
	State 667
	State 668
	State 669
	State 670
	State 671
	State 672
	State 673
	State 674
	State 675
	State 676
	State 677
	State 678
	State 679
	State 680
	State 681
	State 682
	State 683
	State 684
	State 685
	State 686
	State 687
	State 688
	State 689
	State 690
	State 691
	State 692
	State 693
	State 694
	State 695
	State 696
	State 697
	State 698
	State 699
	State 700
	State 701
	State 702
	State 703
	State 704
	State 705
	State 706
	State 707
	State 708
	State 709
	State 710
	State 711
	State 712
	State 713
	State 714
	State 715
	State 716
	State 717
	State 718
	State 719
	State 720
	State 721
	State 722
	State 723
	State 724
	State 725
	State 726
	State 727
	State 728
	State 729
	State 730
	State 731
	State 732
	State 733
	State 734
	State 735
	State 736
	State 737
	State 738
	State 739
	State 740
	State 741
	State 742
	State 743
	State 744
	State 745
	State 746
	State 747
	State 748
	State 749
	State 750
	State 751
	State 752
	State 753
	State 754
	State 755
	State 756
	State 757
	State 758
	State 759
	State 760
	State 761
	State 762
	State 763
	State 764
	State 765
	State 766
	State 767
	State 768
	State 769
	State 770
	State 771
	State 772
	State 773
	State 774
	State 775
	State 776
	State 777
	State 778
	State 779
	State 780
	State 781
	State 782
	State 783
	State 784
	State 785
	State 786
	State 787
	State 788
	State 789
	State 790
	State 791
	State 792
	State 793
	State 794
	State 795
	State 796
	State 797
	State 798
	State 799
	State 800
	State 801
	State 802
	State 803
	State 804
	State 805
	State 806
	State 807
	State 808
	State 809
	State 810
	State 811
	State 812
	State 813
	State 814
	State 815
	State 816
	State 817
	State 818
	State 819
	State 820
	State 821
	State 822
	State 823
	State 824
	State 825
	State 826
	State 827
	State 828
	State 829
	State 830
	State 831
	State 832
	State 833
	State 834
	State 835
	State 836
	State 837
	State 838
	State 839
	State 840
	State 841
	State 842
	State 843
	State 844
	State 845
	State 846
	State 847
	State 848
	State 849
	State 850
	State 851
	State 852
	State 853
	State 854
	State 855
	State 856
	State 857
	State 858
	State 859
	State 860
	State 861
	State 862
	State 863
	State 864
	State 865
	State 866
	State 867
	State 868
	State 869
	State 870
	State 871
	State 872
	State 873
	State 874
	State 875
	State 876
	State 877
	State 878
	State 879
	State 880
	State 881
	State 882
	State 883
	State 884
	State 885
	State 886
	State 887
	State 888
	State 889
	State 890
	State 891
	State 892
	State 893
	State 894
	State 895
	State 896
	State 897
	State 898
	State 899
	State 900
	State 901
	State 902
	State 903
	State 904
	State 905
	State 906
	State 907
	State 908
	State 909
	State 910
	State 911
	State 912
	State 913
	State 914
	State 915
	State 916
	State 917
	State 918
	State 919
	State 920
	State 921
	State 922
	State 923
	State 924
	State 925
	State 926
	State 927
	State 928
	State 929
	State 930
	State 931
	State 932


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
