// Seed: 1434914193
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  inout wor id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_10 = id_7 && id_10;
  assign id_9  = id_10;
  logic id_17;
  ;
endmodule
program module_1 #(
    parameter id_1 = 32'd0,
    parameter id_2 = 32'd53,
    parameter id_3 = 32'd97,
    parameter id_4 = 32'd32
) (
    _id_1,
    _id_2,
    _id_3[id_1 : id_3.id_1],
    _id_4,
    id_5["" : id_4],
    id_6
);
  output wire id_6;
  input logic [7:0] id_5;
  output wire _id_4;
  input logic [7:0] _id_3;
  input wire _id_2;
  input wire _id_1;
  wire [-1 'b0 : id_2] id_7;
  if (1'b0) wire id_8, id_9;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_9,
      id_8,
      id_8,
      id_6,
      id_7,
      id_9,
      id_8,
      id_9,
      id_7,
      id_9,
      id_8,
      id_8,
      id_8,
      id_9
  );
  logic [7:0][1 'd0 : ""] id_10;
  ;
endprogram
